# Microchip NMAT TXT File

# Version: 2023.1 2023.1.0.6

# Design Name: BaseDesign 

# Input Netlist Format: EDIF 

# Family: PolarFire , Die: MPF300TS , Package: FCG1152 , Speed grade: -1 

# Date generated: Thu May 25 14:08:13 2023 


#
# I/O constraints
#

set_io LED_4 F22
set_io LED_5 B26
set_io LED_6 C26
set_io LED_7 D25
set_io RX H18
set_io SW_7 B27
set_io SW_8 C21
set_io SYS_CLK E25
set_io TX G17
set_io USER_RST K22

#
# Core cell constraints
#

set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/reg_RW0_addr_Z[6] 759 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_771[2] 905 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[19] 1738 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[43] 1669 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[19] 763 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_342_cZ[6] 1067 54
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_5_RNO[14] 1282 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][9] 925 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_671[28] 920 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2372[36] 1149 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_5_RNO 1073 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[62] 1613 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/flushCounter_RNO[0] 646 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_7[31] 968 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc[19] 829 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_grow_param_1_0_.m5 896 57
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_718 1329 87
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_219 1142 72
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_0[20] 1278 87
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un17_i_a2_5_RNIIT611 1391 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiAbstractDataAccessVec_0 826 21
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[33] 1219 103
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_m[33] 1224 87
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HBURSTInt_d_cnst_i_i[1] 1163 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[42] 1669 82
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/countnextzero_0_o3 610 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[51] 919 111
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDRInt_d_1_sqmuxa_6 1459 42
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_491 1230 54
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HADDRInt_d_0_sqmuxa_1 1187 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[10] 1227 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[25] 1196 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[26] 1785 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram2_[2] 1381 88
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m18 1112 54
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_4_0[5] 1255 87
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_1_iv[31] 1287 84
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[17] 1657 27
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_605 1185 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_14_v[12] 785 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536.N_14767_i 1033 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIMVGV[61] 1247 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIT7U7V2[2] 1643 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_T_457[0] 1121 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_86 696 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[23] 666 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI4PC61[54] 1207 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[4] 983 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_687_1_RNI7JGSE 707 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[43] 1590 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31_7[1] 848 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[10] 826 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram2_[2] 1420 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/maybe_full 1241 115
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_iv[39] 1460 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_4 1353 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[10] 1393 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNI9BMK[9] 1060 72
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_7_sqmuxa_2 1270 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/bypass_mux_2_3_cZ[14] 1065 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12_7[5] 290 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[48] 966 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_39 775 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[18] 870 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_data[15] 647 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/value_RNO[2] 1286 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/_T_714_4 1043 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_19/q_RNO 763 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIBCGQ[31] 1118 51
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_validByteCntInt_14_i_a2 1165 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_size[1] 763 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[25] 615 93
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_AhbToApbSM/HREADYOUT 1509 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[4] 909 82
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_HSIZEInt_d173 1162 78
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_181 1209 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata[3] 815 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROLNxt_hartsel_i_m3[9] 764 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][19] 1051 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1482[2] 807 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_0[6] 983 33
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/currState_tr18_0_a3_0_o2 1098 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNISGC61[50] 1295 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[4] 1671 55
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/un4_UTDODRV_4 443 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_2[26] 892 84
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.nxtState_cnst_0_4[2] 1191 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_ctrl_fence_i 810 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_o3_0[28] 971 27
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_wrFIFORdAddr_d113_5_i_o5_3 1186 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_641[14] 1072 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIOGIM[11] 1019 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[34] 1651 64
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rcv_cnt.receive_count_3_i_0_a2[3] 1332 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/enables_0_8 1283 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[7] 1661 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_2[18] 686 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_12[10] 931 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[53] 1014 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_0[23] 719 75
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/count[2] 823 109
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_wen[0] 1253 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0__RNI0GKT[5] 1255 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_1[2] 966 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_valid_masked 866 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[11] 1592 88
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_4/R_ADDR_0_inst 1246 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[124] 712 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[22] 703 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[47] 1782 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[19] 826 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNI9DBV_1[6] 659 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_T_1587[1] 1080 18
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[5] 1432 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[75] 596 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[15] 1759 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[41] 1602 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45_7[1] 959 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[40] 1275 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_4[16] 685 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[9] 1289 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43[2] 906 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[14] 690 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_2_0[22] 686 69
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/nxtState155 1450 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[28] 656 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31[1] 670 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_cause[3] 734 97
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_bit_cnt_RNO[1] 1392 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_1[22] 866 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/empty 1051 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_133 653 63
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/SDATASELInt_RNO[3] 1191 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr[2] 911 75
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/beatCnt_RNIGT7A3[2] 1388 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.awe1 1430 87
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA[27] 1269 19
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[10] 1157 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/io_imem_resp_bits_data_RNI86KA1[20] 707 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[34] 1723 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/un2_DMSTATUSRdData_allnonexistentlto9_6 624 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/in1_xor_in2[15] 815 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[56] 1802 85
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HWDATA_cZ[9] 1377 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[17] 1587 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_6[22] 923 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34[2] 873 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[11] 1204 4
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d_2[17] 1245 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_59741 793 24
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg[6] 1219 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[5] 1248 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[28] 996 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53_7[4] 1013 18
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[26].BUFD_BLK 729 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/req_tag[4] 680 127
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_wrFIFORdAddr_d115_1 1235 87
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un42_f1_2[1] 1415 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1_7[0] 1070 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/mem_reg_rs2_16_cZ[19] 609 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram0_[13] 1195 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[23] 957 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[48] 1621 70
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByteCnt_iv_2_RNO_0[3] 1127 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[38] 1507 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[24] 1792 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_74261 900 12
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDRInt[11] 1263 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/io_cpu_resp_bits_has_data 888 60
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_716 1342 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[28] 896 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[6] 1711 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf[9] 882 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_0[17] 977 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_0[30] 960 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_o2[5] 972 33
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HWDATA[29] 1233 72
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_addrOffset_1[0] 1055 57
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.validByteCntInt_d_1_sqmuxa_5 1163 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[5] 1026 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[44] 1713 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[10] 1638 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/mem_reg_rs2_16_cZ[9] 986 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[45] 1568 49
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a6_4_3[0] 1295 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0_1[26] 783 81
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_0_i[24] 1235 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[28] 1496 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_20 735 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/do_enq 1401 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[17] 1265 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[7] 1090 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_7[14] 1007 18
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[13] 1578 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[43] 1644 91
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/HRDATA_7[28] 1236 72
set_location CoreTimer_C1_0/CoreTimer_C1_0/Load[3] 1421 34
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/HWDATA[1] 1401 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1025[3] 953 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_17[10] 959 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[17] 1619 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/genblk1.axi_bridge/conditioned_ARSIZE[1] 1306 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/reg_RW0_addr_0[7] 865 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_0[19] 813 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[14] 1276 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[49] 1606 61
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/AHBErrorReg_d_0_sqmuxa_1_i 952 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[5] 972 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[30] 1044 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8[4] 1062 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/saved_address[10] 963 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_27 891 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data[23] 859 127
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_93_5_RNO 815 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/un1__T_266_1.SUM[3] 922 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_9/ram_awe0 1164 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[14] 1063 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_626 755 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_179[5] 919 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1919[21] 1076 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id_ram6_[0] 1473 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_19 907 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/da_valid 1079 99
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/PREGATEDHADDR[30] 1329 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/isHi 753 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor[22] 845 130
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[2] 989 58
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXIOutReg/BID[3] 1201 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/_T_1549_0[26] 779 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[14] 1336 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14_7_i_m2[6] 881 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_114_1_sqmuxa 726 69
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[15] 1402 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[24] 1779 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[23] 1699 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[23] 737 76
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/HRDATA_7_d1_0_a2_4_RNIBD4V 1230 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[15] 701 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[22] 1634 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram0_[9] 1265 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_44 645 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[8] 1277 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[4] 943 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[36] 1708 67
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[37] 1424 34
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/SDATASELInt_RNO[0] 1306 99
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_677 1380 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[41] 1536 76
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[60] 1336 88
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv[51] 1692 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_data[22] 1073 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id_ram6_[2] 1439 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3_7[0] 857 24
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_671 1342 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[36] 1723 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/logic$[14] 1005 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/un1__T_972_1_1 973 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/_T_205_0_a2 731 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[20] 1700 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_wen[0] 1166 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3[7] 852 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op2_1_1[12] 844 99
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByte_2_0_iv[5] 1319 48
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv[44] 1324 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNI61LM[27] 1015 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_8[31] 959 27
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/HTRANS_d[1] 1245 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[38] 1514 97
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UIREG_7 426 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[16] 1714 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram2_[2] 1437 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_0_a2[26] 816 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[68] 1010 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNIMFA51[7] 1298 33
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[4] 1183 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[25] 1673 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_0_6_0_i_0_0_a2_1 742 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_awe0 1126 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[44] 1213 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI9BJ6V2[0] 1583 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram1_[4] 1002 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2192_cZ[13] 721 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[12] 1121 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[26] 1028 34
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_635 1339 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21_7[5] 941 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_590[80] 1028 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[26] 727 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[15] 1653 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[10] 738 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1411 891 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[16] 833 82
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/state_0_2_iv_i_RNO_3[2] 504 39
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg[12] 1191 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[16] 1065 48
set_location CoreTimer_C0_0/CoreTimer_C0_0/PreScale[9] 1588 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49[0] 979 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[3] 1783 88
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HWDATA_cZ[14] 1353 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc[2] 677 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI19O5V2[0] 1457 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[53] 1795 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[65] 675 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[9] 782 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[84] 639 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[29] 1683 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[13] 925 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dtmInfoChain/regs_17 508 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_616[7] 1310 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/wdata[23] 839 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[9] 730 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[17] 1593 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14_7_i_m2[1] 911 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferWrEnMaybe_32_RNIGO2C 712 51
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HADDR[30] 1195 69
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[5] 1271 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc[30] 821 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[6] 1167 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0[7] 791 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1432 892 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45_7[4] 971 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_753_7_1[0] 952 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id_ram0_[0] 1494 91
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.un1_validahbcmd 1242 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor[18] 990 127
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_377_0 1117 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[26] 1049 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[38] 1520 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[44] 1556 97
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/IDReg[0] 1418 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/tag_array_RW0_addr[4] 749 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/ex_reg_rs_msb_0_6_1[22] 801 87
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/txrdy_int 1547 4
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_345 1084 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[33] 1435 58
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/HRDATA_3[15] 1524 36
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HSIZEInt_d86_i_a2 1140 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[6] 641 81
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/AHBRdDoneReg 1026 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[60] 1795 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[27] 1309 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_T_561 1050 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36[2] 1014 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1502[9] 898 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[0] 824 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNIC65Q[17] 1057 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_6[2] 951 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[16] 1064 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_inst[10] 635 130
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[29] 608 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_address_Z[5] 818 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[1] 869 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_3[2] 726 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_346_3_0_sqmuxa_1_1 990 57
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[38] 1314 58
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_iv[46] 1523 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7[6] 859 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[11] 1115 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc_8[15] 735 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27_7[6] 913 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/release_ack_wait 1222 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[37] 1565 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[30] 1757 91
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_RNO[5] 1200 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNIA23O1[19] 778 108
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_192 1342 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[126] 668 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[26] 1152 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[57] 1052 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIFA12Q2[0] 1427 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[26] 981 121
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_2[16] 920 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_req_typ_11[1] 934 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1336[67] 900 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram[0][3] 1215 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIT6AIV[1] 1734 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_212_0_sqmuxa_2 759 102
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/INVBLKY0[0] 1286 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2158_1[14] 738 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[16] 1114 30
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv[37] 1287 69
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HRDATA_RNIOU6S[16] 1577 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2276_0 873 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[32] 1453 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_18_6_0_0 779 24
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDRInt[22] 1439 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[41] 1527 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_T_1691_4_sqmuxa_2 1088 18
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HWDATA[9] 1295 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4[15] 818 21
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_3[44] 1291 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[9] 1164 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/do_enq 1166 96
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[9] 1224 127
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram5_[6] 1413 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_error_0.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_error_ram0_[0] 1402 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[24] 1825 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[20] 636 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc_9[24] 693 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[60] 1515 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_796[3] 918 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[5] 1022 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2192_cZ[31] 609 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1[10] 746 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s1_hit_way 872 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/selectedHartReg[5] 939 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[36] 866 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[11] 912 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNISEVV[4] 1013 27
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d_2[28] 1491 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171[9] 773 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/id_wb_hazard_0 759 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_3/reg_0/q 887 13
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_3[36] 1559 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/io_cpu_req_ready 872 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_71501 873 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5_7[7] 935 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/logic$[2] 934 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dtmInfoChain/regs_16_RNI78UO1 759 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNI1CCI[11] 962 69
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UIREG_4 442 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[11] 1079 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[31] 1503 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/pstore2_storegen_mask[0] 1044 76
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_399 1079 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[28] 903 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_76421_0_a2 935 33
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.wrFIFORdAddr_d123 1203 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_1[12] 924 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0[25] 732 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[26] 959 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[39] 1510 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIP2PAQ2[2] 1389 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[6] 1763 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2192_cZ[24] 716 105
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_4[34] 1140 69
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/d_masterRegAddrSel_0_o2 1402 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_1[30] 753 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_221 810 75
set_location CoreTimer_C1_0/CoreTimer_C1_0/Count[23] 1484 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_data[12] 1087 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/wdata[3] 784 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[10] 1666 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26_7[1] 910 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[1] 1555 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/hartHaltedWrEn 712 57
set_location CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/m40_0 1323 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram2_[5] 1315 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/wdata[8] 851 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[47] 1761 55
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_AhbToApbSM/un1_pending_1_sqmuxa_0_0_0_a2 1401 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[38] 1615 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[2] 1659 97
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/un1_state_6 611 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.awe2 1428 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[20] 1208 43
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_0_0[63] 1529 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[22] 983 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_2753_7[7] 963 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2192_cZ[15] 636 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_616[4] 969 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full 1433 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp_ram_resp_ram0_[1] 1259 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[119] 747 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/reg_RW0_addr[8] 891 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_801[5] 912 39
set_location CoreTimer_C0_0/CoreTimer_C0_0/Count[26] 1639 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[15] 921 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[13] 1278 31
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_HSIZEInt_d_1_sqmuxa 1162 75
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/rdFIFORdAddr_i_o2_RNIR53H1[2] 1282 99
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrEnReg 1334 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram0__RNI93111[8] 930 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[26] 1790 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[46] 1556 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/pstore1_cmd[1] 1073 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[32] 1498 64
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_1[44] 1285 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_2_0[21] 702 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][29] 1067 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][29] 1045 4
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/pauselow_RNO 517 3
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_358 1338 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[1] 1019 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/m0_0_2 1091 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/logic$[29] 950 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[18] 1469 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data[22] 735 121
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un74_validByteCnt_d_i_x2[2] 1115 57
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[26] 1266 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_30[0] 843 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_6[0] 822 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12_7[7] 986 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[2] 884 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[9] 953 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferWrEnMaybe_16_RNIHQAH1 904 9
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_validByteCntInt_d_4_sqmuxa_3_RNIDJBG 1215 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48[0] 1013 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_pc[8] 788 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr_i_m3[2] 1160 102
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_0_0[49] 1594 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_453_7 1021 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2_7_i_m2[2] 899 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[12] 795 139
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE_1/maybe_full_RNO_0 1009 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[16] 1010 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[68] 988 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[53] 1768 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_rs2[11] 946 76
set_location CoreTimer_C1_0/CoreTimer_C1_0/PreScale[9] 1363 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[8] 1283 90
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_432 1264 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_data[5] 527 118
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[23] 1363 55
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.nxtState_cnst_0_a6_1[0] 1187 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_771[0] 842 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[47] 1805 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op2_1_1[24] 838 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_17_RNI4K3R1 1049 18
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_11_sqmuxa_0 1169 78
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/HSIZE_d[1] 994 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_93_6_RNO 791 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_1625 791 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[28] 536 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_sn_m6_i_o2_RNIPEQ96 867 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[90] 628 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[15] 907 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_trace_0_exception_RNI7PLJ1 718 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.awe5 1429 87
set_location CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15 743 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[16] 1063 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_lut[1] 1217 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/state_srsts_i_0_o2_0[3] 866 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram0_[1] 1398 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/io_imem_resp_bits_data_RNIEO3G_0[10] 707 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[45] 1676 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[17] 699 58
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un32lto9_1 1403 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[77] 779 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[2] 819 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata[6] 837 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1919[23] 1100 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47_7[2] 883 30
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_780 1507 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[15] 1083 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_data_RNO[14] 864 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[35] 1087 33
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HADDRInt[12] 1270 82
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[58] 1341 27
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_572 1351 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[7] 1354 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[55] 921 126
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[9] 967 70
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UIREG_6 441 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_reg_rs_lsb_1_6_i_m2[1] 790 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_last_ram7_[0] 1393 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[50] 1774 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1__RNI3PKP[18] 1074 60
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/tx_hold_reg[0] 1391 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[9] 1161 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[23] 1109 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/replay_ex 787 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[16] 858 76
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[27] 1475 49
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/HRDATA[15] 1771 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_622_RNIOF29 686 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[1] 1479 70
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA_RNO[7] 1481 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_pc[22] 795 130
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[9] 1023 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/full_RNO 945 39
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/nxtState_0[2] 1439 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata[29] 900 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[24] 987 42
set_location CoreTimer_C1_0/CoreTimer_C1_0/p_NextCountPulseComb.NextCountPulse59_m_0_a2 1393 33
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[45] 1474 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[20] 1134 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1_7[3] 880 21
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByte_2_1_iv[1] 1319 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[15] 924 61
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_321 1522 9
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbcurr_state_RNO[1] 1241 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_ctrl_csr[1] 1023 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171_i_m2_1[7] 758 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_1[27] 850 90
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByteCnt_d_2_sqmuxa_2 1382 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0[7] 1006 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_1[4] 808 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_513 1041 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram0_[2] 1574 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][18] 1013 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11_7[7] 919 30
set_location CoreTimer_C0_0/CoreTimer_C0_0/Load[17] 1523 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_2034 794 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[25] 1091 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/busyReg_2 738 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[19] 1484 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[54] 1482 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_969_0_o2 726 96
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HSIZEInt_d16 1175 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[24] 831 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[60] 1781 82
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/haddrReg_5[14] 1542 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1691_iv_0[1] 1103 18
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HBURSTInt_d_cnst_i[2] 1161 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_data_tag[2] 899 147
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[38] 1536 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89305_5 863 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[62] 1692 97
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/un1_read_rx_byte_0_a2_0 1460 30
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_AhbToApbSM/ahbToApbSMState_RNO[3] 1291 24
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/countnextzero_0_a2_2_1 609 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_1[25] 815 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_174_7[9] 716 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mscratch[22] 687 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[1] 1315 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_93_2 790 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1854_1_0[19] 764 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr[0] 679 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram1_[3] 1124 25
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_wrFIFORdAddr_d113_5_i_a2 1439 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[38] 1519 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[23] 618 73
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_10_sqmuxa_0 1487 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[25] 962 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[19] 1712 85
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_AhbToApbSM/clrPenable_0_0_0 1408 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[3] 1017 64
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_0_1[40] 1377 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[10] 1189 49
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_iv[49] 1596 45
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_reg32_m[26] 1266 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNIL8192_8[6] 671 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/cause_1[3] 820 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1608.ALTB[0] 1067 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_5/ram[0][1] 1045 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNIDHBV[8] 669 69
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/masterDataInProg_RNI697K[1] 1197 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[4] 973 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[57] 1562 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2160[11] 718 105
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HSIZEInt_d[0] 1551 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_1[30] 685 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[19] 1112 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_source[1] 832 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[1] 921 9
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[41] 1395 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[3] 1526 82
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/masterDataInProg_RNI8C8K[1] 1300 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ready_i_x3_0 758 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram0_[9] 1057 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/auto_master_out_d_valid_or 914 72
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[28] 1648 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[62] 1555 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[21] 1680 64
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/BURSTReg[0] 1161 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/_T_875 1042 33
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_1_iv_0_tz[24] 1391 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_685_2 707 93
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/_T_1115 1059 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[36] 1156 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_4_RNO[31] 958 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1[25] 989 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_221_0_state[1] 885 34
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_527 1259 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[30] 1703 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_5_RNO[4] 993 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_opcode_ram1_[7] 1052 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[16] 1716 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[23] 1088 58
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/rdAddrReg_r[3] 1280 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI0DQFC1[1] 1507 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram1__RNIKM6V[5] 1339 57
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_794 1492 69
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d[10] 1249 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_req_tag_11[1] 845 132
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/value[6] 1122 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[8] 829 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1057[2] 932 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[3] 959 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20[0] 965 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_6_RNO[1] 934 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[6] 984 13
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HSIZEInt_d_0_sqmuxa_1 1319 27
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HSIZEInt[0] 1551 55
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[26] 1217 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_179[23] 966 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[27] 1777 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc_8[21] 681 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIGM0TC1[1] 1582 87
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/HRDATA[10] 1577 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[8] 1179 7
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbsram_addr_t[2] 1297 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_4[2] 817 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2137[2] 1031 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIHHVKV2[0] 1762 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36[6] 634 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data[15] 727 169
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[24] 1778 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[7] 945 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s1_req_addr[14] 856 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/lrscAddr[25] 856 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[31] 1237 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[55] 1471 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[7] 842 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[26] 1044 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIAC57[7] 1026 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[5] 1476 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/completer_0_4 1019 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/maybe_full_RNO 1402 78
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_state[4] 1366 55
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_HWDATA_1_sqmuxa 1227 87
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_0_5_RNI2DKF[56] 1278 96
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_306 1342 63
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByte_2_0_iv_RNO[6] 1117 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/do_enq 1044 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[63] 1520 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[13] 1697 91
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_3[34] 1548 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_xcpt_ae_inst 770 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[8] 723 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[7] 1169 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIRC3O[7] 963 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1__RNIFH4V[16] 1203 21
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/SADDRSEL_i_0_o2[9] 1197 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[9] 565 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_788 1391 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/bypass_mux_2_3_cZ[20] 802 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIGF6V[13] 1278 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_3/reg_0/q 674 7
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrAddr_Z[1] 1287 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram5_[7] 1442 97
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_344 1328 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2192_cZ[22] 600 99
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_i_0[2] 1295 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81301_i_o2_RNI6UUF 865 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIJIEQ[26] 1165 15
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_rdFIFOWrData_5_sqmuxa_RNILA8H 1575 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21_7[1] 1019 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[67] 671 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_2[13] 898 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/enables_0_29 1148 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNI693C[10] 876 69
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/AHBErrorReg_d51 1109 81
set_location CoreTimer_C0_0/CoreTimer_C0_0/CountPulse_RNI4FPK3 1487 36
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_27_sqmuxa_0 1258 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_1296_0_a2_4_15_2 707 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shift_logic_1[29] 827 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/io_resp_bits_data[30] 921 96
set_location CoreTimer_C0_0/CoreTimer_C0_0/Load[21] 1583 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/ex_pc_valid 893 66
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_0[12] 1290 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4[9] 642 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[20] 1207 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/auto_out_2_a_bits_mask[1] 981 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[28] 1514 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0__RNI7UIP[26] 945 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16_7[4] 943 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[38] 1637 76
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_i_m6[2] 1043 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNI4TIM[17] 1009 21
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/beatCnt_RNINQOQ6_0[4] 1096 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/genblk1.axi_bridge/conditioned_AWSIZE_0[0] 1058 78
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/regHTRANS_Z[1] 1272 64
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[47] 1335 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/_T_27 1322 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[49] 1602 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11_7[2] 882 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_T_1539[1] 1079 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE/value_1 997 118
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_1/reg_0/q 652 67
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.haddr_incr[2] 1294 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_ctrl_csr[0] 751 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0__RNI36PP[27] 1165 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_0_RNO[14] 983 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/flushing_8 1098 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/un1_reset_debug 812 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s1_req_addr[23] 865 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram1_[2] 919 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_T_483_2.SUM[0] 1045 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[2] 1646 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25[6] 936 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[48] 1049 121
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[15] 976 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc[24] 854 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[5] 974 22
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState[0] 1394 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram0_[0] 1590 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4[31] 654 93
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[63] 1544 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[54] 1366 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[53] 1778 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.awe0 906 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_0[15] 988 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[2] 1586 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39_7[3] 695 39
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.validByteCntInt_d_1_sqmuxa_10 1094 84
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/AHBRdDone_Z 1203 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram7_[7] 1401 88
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[30] 942 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mtvec[6] 839 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[7] 1653 73
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[19] 1378 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_reg_rs_msb_0_6_i_m2_1[29] 818 87
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HBURSTInt_d_cnst_i_o4_i_a3[1] 1160 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[16] 887 52
set_location CoreTimer_C1_0/CoreTimer_C1_0/Count[1] 1522 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7[5] 961 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_b_bits_user[4] 1099 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/tlb/_T_237_i_a3 896 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/un1_ibuf_io_inst_0_bits_inst_bits_35_0_a2_0 738 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ctrl_stalld_1_0_a2_0_RNO_15 694 99
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.nxtState_cnst_i_a6_0[1] 1186 75
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[13] 1719 49
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_BURSTReg_d_0_sqmuxa_0 1367 54
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/SDATASELInt[8] 1354 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1084_1_0[12] 725 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[25] 1090 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/empty 1064 24
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/currState_ns_0[6] 1111 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_93_2_RNO_3 789 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][17] 1227 64
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HADDRInt_d_3_sqmuxa_1_0 1175 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr[21] 759 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[30] 1301 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8[7] 846 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[7] 1149 18
set_location CoreTimer_C1_0/CoreTimer_C1_0/un2_CountIsZero_0_o2_20 1547 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14_7_i_m2[0] 857 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1825[3] 824 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_4[29] 1054 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48_7_i_m2[3] 827 60
set_location CoreTimer_C1_0/CoreTimer_C1_0/NextCountPulse_0_sqmuxa_3_0_a2 1248 30
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/validByteCntInt[11] 1386 28
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_563 1351 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/auto_in_1_a_ready_i_a3 841 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/req_tag[2] 725 151
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/a_data_Z[10] 772 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_extra[0][7] 1019 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[20] 1099 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/c_first_0_a2_1 918 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_74301_RNIDNBF 891 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54_7[4] 900 21
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[46] 1535 45
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d[1] 1339 45
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[15] 1667 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/io_resp_bits_data[25] 896 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[15] 1095 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_607_6[0] 793 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram6_[6] 1401 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNIHI5Q[58] 1650 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram1_[9] 1328 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_pc[20] 431 121
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[19] 1204 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp_ramout[3] 1378 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_16_0[21] 823 24
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_state_ns_0[0] 1453 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[6] 588 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_1[20] 865 99
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/state7_RNIIKB61 598 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[6] 1215 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/state_m2 776 99
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_113 1208 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc[9] 641 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_size[0] 1284 57
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ARREADYOut_0 1379 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[3] 930 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_724_0 926 97
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/tckgo_RNO 594 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[67] 624 78
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2[0] 1309 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1919[24] 1042 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[32] 1516 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[5] 1016 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[14] 792 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dtmInfoChain/regs_31 723 22
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrAddr_Z[0] 1427 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc_9[13] 688 78
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0_0[46] 1528 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[24] 1165 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_reg_rs_msb_0_6_i_m2[28] 831 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_address[14] 1118 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[55] 1509 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[29] 1189 96
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/SDATASELInt[4] 1377 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_46_i_0_o3 962 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38_7[4] 911 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE/value 947 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor[24] 1005 127
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[53] 1027 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc_8[14] 700 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram2_[3] 1411 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_rs2[12] 827 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_opcode_ram0_[7] 1097 85
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByteCnt_iv_2[3] 1331 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_0[18] 1173 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[41] 973 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[25] 1703 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[2] 1608 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2207_0 746 96
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/state_RNO_3[1] 599 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNIL8192_2[8] 647 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[48] 1622 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id_ram2_[0] 1495 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/completer_0 1018 30
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1[2] 1590 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[38] 1533 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROLNxt_hartsel_i_m3[1] 757 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[11] 682 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s1_req_cmd[3] 1027 109
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[13] 1306 139
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[51] 1671 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3327[10] 923 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[11] 1121 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[49] 1206 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram0_[6] 1276 52
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a6_4_3[0] 1043 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mtvec[8] 839 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr_m1_2[12] 740 42
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/currState_tr2_0_a3 1521 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/uncachedReqs_0_tag[1] 844 76
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/UTDO_2_i_m3 613 12
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[45] 1239 124
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_6[16] 1278 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[10] 708 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[8] 1755 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg_ns_0_a3[1] 793 12
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/validByteCntInt[4] 1299 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_8/maybe_full 1313 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_90_RNIS3QD4 814 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_T_1593[2] 1084 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[4] 1042 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_error 1251 154
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_rdFIFOWrData_5_sqmuxa_RNINC8H 1494 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[18] 733 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_780[2] 1367 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31[2] 853 28
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDR_cZ[2] 1382 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[33] 614 49
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.validByteCntInt_d_0_sqmuxa_9 1169 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[4] 1348 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3[6] 1091 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/m0_4_2_0 659 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[110] 614 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[27] 1785 79
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un35lto3 1402 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[0] 1393 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/value 1285 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[3] 1305 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[28] 920 124
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNIUGA61[42] 1242 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data[6] 819 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[0] 1435 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id_ram4_[2] 1413 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_ctrl_mem_cmd[0] 730 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_217_1 1067 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_174[0] 871 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_453 1024 78
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HSIZEInt_d86 1389 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[13] 1206 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5_7[5] 993 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[48] 1127 70
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/make_parity_err.parity_err_12_iv_0_a2 1493 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram[0]_RNIJB4N2[2] 1402 75
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrEn_cnst_i_o8 1439 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2140_i_0 1129 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_2/un1_value_1_2 1116 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNIT6UJ[21] 911 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/enables_0_22 1065 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[105] 617 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[13] 1601 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/_T_1540[4] 787 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0__RNIRL8P[9] 1314 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNIAO3G3[13] 779 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/auto_in_0_d_bits_size[1] 964 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_4[13] 935 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_51 802 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[1] 1449 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/io_out[31] 843 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_pc[6] 687 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_inst[11] 624 121
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/regHADDR_Z[3] 1162 46
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_753 1309 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1__RNICMRN[17] 1355 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[16] 887 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[17] 999 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_2/reg_0/q 754 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[4] 748 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_93_12 827 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/tlb/s2_req_cmd_10_cZ[0] 892 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[17] 1053 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[21] 727 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0__RNI4I6G[2] 955 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[13] 1617 79
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/SDATASELInt[15] 1382 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/pstore1_cmd[3] 827 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[54] 1518 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_0_address_0_sqmuxa_1_1 822 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[40] 1580 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[31] 786 21
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/AHBErrorReg 1356 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/irChain/regs_0_1 718 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[112] 678 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_i_0[12] 873 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_rs2[17] 877 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[34] 1013 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47[6] 1006 16
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m79 1355 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_xcpt_ae_inst 743 139
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/state_RNO[3] 797 156
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[11] 1054 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc[4] 716 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1638 895 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/tlb/un1__T_186_14 859 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_1[16] 959 24
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[27] 1548 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_7 788 55
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d144.rdFIFOWrDataReg_d144_RNI8TKM 1246 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/cause_1_0_a2[2] 816 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_590[75] 1013 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/_T_28_NE 1408 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_3[8] 995 18
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/un1_framing_error15_i_0 1447 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0_1[24] 752 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_93_2_RNO_0 788 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][24] 1289 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1823_0[2] 974 51
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/overflow_1_sqmuxa_i_0 1464 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[35] 1777 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram3_[6] 1441 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[42] 1660 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[22] 1047 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[61] 1531 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNI6K6L8[20] 776 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[4] 1323 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_154[1] 827 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_801[34] 975 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/maybe_full_RNO 1248 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[29] 913 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/id_ctrl_mem_0_a2_3 731 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[7] 1088 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIPMG7V2[2] 1506 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43[7] 859 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17[5] 915 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[10] 739 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata[9] 829 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[21] 1675 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/pstore2_addr[12] 726 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[14] 1019 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151[11] 906 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_9/do_enq 1363 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id_ram5_[0] 1442 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_21 565 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s1_pc[16] 564 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_cause[0] 899 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[44] 989 139
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIMTEV[52] 1285 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[31] 966 49
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_2_RNI0UQA[48] 1295 87
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/validByteCnt_Z[1] 1218 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0[26] 997 33
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[35] 1072 30
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrAddr_d_1_sqmuxa_4 1469 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_616_7_0[3] 1041 96
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv[50] 1615 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/un1_s2_uncached_1 911 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[10] 1258 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[47] 1097 52
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[37] 1570 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/lrscAddr[3] 843 61
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_260 1276 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/_GEN_60_0_0 1019 33
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[55] 1360 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_332 994 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/hartResumingWrEn 828 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_inst_RNIL9C31_4[7] 748 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[33] 1468 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_T_298_Z[1] 944 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[22] 1512 73
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[8].BUFD_BLK 635 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1[13] 1000 81
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXIOutReg/RID[2] 1489 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[17] 1081 52
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_583 1357 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11[5] 854 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_93_2_RNO_2 803 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1211[0] 1054 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_1/reg_0/q 1039 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171_1[12] 757 60
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/SADDRSEL_i_0_o2_0[9] 1214 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[39] 1167 45
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d142 1186 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[53] 969 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/value[1] 1570 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/value_RNO[1] 1473 78
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByteCnt_iv[3] 1335 48
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/masterDataInProg_RNI7B8K[1] 1276 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[16] 859 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[59] 1162 48
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[18] 1171 115
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/AXIBurstInt[0] 1386 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_179[20] 965 105
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_10 1378 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[29] 1572 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2192_cZ[1] 685 132
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[34] 1665 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/pstore2_storegen_mask[2] 852 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_hartsel[3] 818 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_INT_XING/MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3/sync_0_2[30] 953 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[3] 1737 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0__RNISETH[6] 1366 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89297_RNIRGTB 875 9
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[31] 1532 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11[7] 919 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51[6] 895 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1196[5] 792 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[9] 1657 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[60] 1795 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0__RNIUFO9[9] 992 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_address[7] 714 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1817 989 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr[29] 777 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[32] 1521 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1808_RNID19H 1019 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[30] 1723 79
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HRDATA_RNI6VJB[7] 1515 48
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[14] 1682 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[16] 1136 46
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[25] 1550 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[26] 1133 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id_ram7_[2] 1342 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[57] 1536 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536._T_1889_i 1042 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc[27] 566 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram1_[7] 1392 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.awe7 1411 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47[2] 878 46
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[44] 1620 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/ex_reg_rs_msb_0_6_1[5] 786 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1057[1] 857 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49_7[1] 958 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1381 762 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[56] 1774 85
set_location CoreGPIO_OUT_C0_0/CoreGPIO_OUT_C0_0/GPOUT_reg_0_sqmuxa_0_a2_0_0 1439 36
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_0_iv[44] 1264 90
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/haddrReg_1_sqmuxa_i_0_0 1399 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[107] 629 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/uncachedReqs_0_typ[2] 759 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[20] 1323 55
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv[41] 1319 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_size[2] 1341 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1084_1[8] 829 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_590[77] 934 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0__RNIQR4P[11] 1250 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[4] 1761 61
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg[19] 1030 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[16] 1303 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[6] 1715 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[44] 1651 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_1495_1_0[0] 973 81
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HWDATA[5] 1225 72
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_HBURSTInt_d_0_sqmuxa_2 1435 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[22] 1534 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_15[9] 980 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0__RNI3OGP[15] 924 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[22] 926 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[28] 1177 25
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[35] 1565 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[31] 767 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/value_1_0_0[0] 1304 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[50] 1260 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0[3] 653 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51_7[5] 898 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53[3] 707 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[26] 904 58
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HBURSTInt_d_14[1] 1161 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_reg_rs_lsb_0_8_iv_0_m2_0[1] 788 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[9] 1531 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_r_bits_user[2] 1115 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[52] 1091 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[12] 1066 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536._T_1929_i 1034 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data[28] 875 121
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.awe0 1013 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp_ram_resp_ram0_[2] 1167 85
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByteCnt_0_iv_1[5] 1139 57
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_5[9] 1306 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[56] 650 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram3_[7] 1449 88
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.validByteCntInt_d[0] 1237 60
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_16_sqmuxa 1257 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81101_RNI4F6G 892 9
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_375 1378 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[20] 749 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[49] 1588 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[13] 676 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0][3] 958 49
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HWDATA[13] 1289 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/lrscAddr[23] 987 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_164 781 61
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/currState[2] 1112 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[41] 1539 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[55] 1447 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[29] 1111 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNIJE6B[8] 1147 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15[0] 979 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[5] 1550 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45_7[7] 636 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_4[20] 831 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIN6SNR2[2] 1619 84
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByteCnt_d142_0 1307 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[33] 1626 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[1] 716 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_a2[9] 982 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_61 717 57
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_nxtState_0_sqmuxa_3_RNO 1175 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_RNO[8] 1180 9
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.nxtState_0[2] 1036 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv[17] 1134 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[17] 832 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/ex_reg_rs_msb_0_6_1[8] 825 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram7_[2] 1475 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[2] 1451 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNILNOP3[20] 775 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_581_0 897 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[49] 1576 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferRdEn_36_0 815 18
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA_RNO[8] 1239 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op2_1_1[23] 837 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_4[17] 833 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_req_tag_11[3] 807 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[16] 980 130
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0__RNIO9O9[6] 998 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_12[18] 935 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_rs2[8] 958 70
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrEn_cnst_i_a8_0_0 1388 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc_8[3] 746 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[30] 1706 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/value_0[5] 1224 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_2[22] 687 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNIA67Q[25] 1020 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_53461_RNIGKFO 903 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_93_9 814 108
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m36 1045 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/data_hazard_mem_i_o2_2_3 745 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536.m77 1060 15
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_146 1269 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_11_6_0_0 803 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_last_ram0_[0] 1244 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[18] 878 27
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[1] 1253 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3316[2] 887 81
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UDRCAP 443 6
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a6_1[1] 1031 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id_ram4_[1] 1441 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[12] 1275 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[16] 872 10
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_3_sqmuxa 1458 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_14_v[20] 779 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNIL8192_8[8] 659 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0_1[27] 799 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_7/ram[0][4] 1100 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5[0] 927 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_4/maybe_full 1366 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_9/ram_ram_ram0_[3] 1109 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_1[23] 959 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI9C4SR[1] 1426 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[56] 1194 48
set_location CoreTimer_C0_0/CoreTimer_C0_0/Count[21] 1481 58
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/AHBWrDoneReg 1488 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor_6[20] 796 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[14] 1123 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][63] 1176 46
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d140 1234 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIJL3MV2[2] 1565 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_1[4] 937 87
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HRDATA_RNIAJVL[12] 1444 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/maybe_full 802 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_8[21] 935 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[28] 1497 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/un1_intnode_out_0_1_cry_63_RNI0AN8 803 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[26] 590 4
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/SDATASELInt[12] 1128 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc_9[3] 595 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[9] 1632 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[8] 1705 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_0[16] 945 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0_[12] 1275 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_GEN_1391_15_sqmuxa_0_o3 959 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram[0][2] 1402 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[19] 1717 79
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/validByteCnt_Z[9] 1351 37
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_280 1201 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][0] 1033 118
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[17] 1401 115
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv[55] 1456 81
set_location CoreTimer_C0_0/CoreTimer_C0_0/Load[20] 1209 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[47] 1786 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[9] 975 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[32] 1473 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1__RNINU3L[3] 1099 63
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.validByteCntInt_d_2_sqmuxa_4_RNIG9OH1 1150 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_80 812 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][46] 1143 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNI3I7L8[21] 803 111
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_728 1286 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[9] 834 57
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_3[46] 1281 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[6] 1723 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[4] 966 3
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_validByteCntInt_d_1_sqmuxa_1_3_1 1449 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_extra[0][5] 902 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_10[1] 1006 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[42] 1173 19
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[10] 1664 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_ctrl_fence_i 984 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[25] 1691 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/un1_value_1_2 1359 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171[21] 654 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI8N0QC1[1] 1435 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_id_ram0_[1] 1430 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[26] 1117 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr_m1_2[11] 859 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[14] 956 76
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[34] 1603 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[15] 1416 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81381_i_o2_RNIEEOJ 875 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/ramout[4] 1131 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIJBCPP2[0] 1382 84
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/HRDATA_7[19] 1264 72
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbsram_addr_t[16] 1314 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[44] 1291 70
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/validByteCnt_d10_4 1196 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/un1__GEN_281 783 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mstatus_mpie_0_sqmuxa 722 63
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[49] 1431 97
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_0_tz[0] 1508 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[55] 1378 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_T_1691_0_sqmuxa_1 1096 18
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un17_i_a2_4_RNO 1124 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc_8[20] 693 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_1[29] 803 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[42] 922 63
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1[40] 1511 48
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/validByteCnt_Z[5] 1358 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[9] 709 58
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_iv[51] 1588 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/logic$[5] 956 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNISNPF_0[26] 1005 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13_7[4] 922 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[11] 709 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[5] 1457 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2_7[1] 908 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/logic$[3] 960 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[43] 1482 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[37] 1567 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[7] 1097 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_400[0] 1060 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_1_control_w 807 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[33] 1454 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[21] 896 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[26] 730 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_strb[0][1] 1396 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3316_0_2[0] 896 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][22] 1240 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1145_RNIQD29 813 66
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[21] 1344 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[13] 1608 64
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/SIZEReg_d[2] 1384 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[11] 1017 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[5] 816 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[2] 1868 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram0__RNIEMTS[11] 1285 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_0[23] 804 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_14_v[23] 790 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/auto_out_a_valid_RNIUJJ31 1115 48
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_1[46] 1286 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_32 599 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0_7_i_m2[4] 1024 12
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m77_0 1333 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id_ram1_[2] 1410 82
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m42 1355 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36_7[0] 1067 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[48] 1630 91
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_506 1312 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_TAG_ARRAY/MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT/reg_RW0_addr_0[0] 887 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/lrscAddr[8] 878 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_2[16] 687 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[45] 661 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram1__RNI5JPN[0] 1058 75
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m32 1091 54
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/RIDOut_0_a2[1] 1127 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram1_[5] 1296 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_16[9] 803 27
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDRInt_d_3_sqmuxa_3 1450 42
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_473 1326 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNITO1V[29] 1014 78
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrAddr_Z[2] 1221 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_298 1042 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[26] 1482 78
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_rdFIFOWrData_4_sqmuxa 1457 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][26] 1055 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s2_pc[23] 610 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_320[5] 938 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[51] 1659 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferRdEn_12_0 802 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_801[4] 816 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[1] 1064 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[11] 1324 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[43] 1599 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[4] 1235 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1336[63] 798 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/pstore1_mask[0] 872 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/mem_cfi_taken_1 603 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram1_[8] 1292 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2192_cZ[19] 728 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_16[29] 982 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_5/ram[0][0] 1079 124
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_346[4] 761 69
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[14].BUFD_BLK 671 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/value[1] 1385 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[25] 1764 28
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/regHADDR[31] 1503 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_36 635 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_rs_1_1_1[31] 841 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[27] 1433 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_2753_3_cZ[4] 934 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_sn_m12_0_o3 790 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0_[6] 1032 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/m3_2_3 743 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_47061 901 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI18SI[5] 1626 81
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_185 1414 90
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg[14] 1161 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram6_[2] 1637 106
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[15] 1298 106
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[41] 1436 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_T_298_3[0] 1052 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[29] 679 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[33] 1472 70
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/dut_tms_int 621 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[50] 1788 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7147_0_a2_1_a2_RNI92433 862 24
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[7] 1187 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/ram_param.SystemBus_slave_TLBuffer.Queue_5.ram_param_ram0_[8] 1078 91
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_2_0[16] 1256 99
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/SDATASELInt_RNO[2] 1309 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_GEN_13_sn_m4 1295 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[26] 999 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_1[12] 660 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_6092_23 800 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram3_[2] 1438 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[9] 1645 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/value_1 998 136
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[16] 1138 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id_ram0_[0] 1510 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6[6] 956 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc[6] 812 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/saved_opcode_Z[1] 835 46
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_726 1277 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_ctrl_div 881 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[12] 1179 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_15[23] 1032 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/selectedHartReg[6] 742 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram1_[12] 978 106
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_1_sqmuxa_1 1234 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25[1] 1015 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[18] 1065 126
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/AHBWrDone_Z 1211 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/value_1_rep[0] 1419 112
set_location CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_3 931 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/auto_in_d_bits_source[1] 1412 114
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/SDATASELInt[7] 1518 28
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[32] 1640 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29_7[3] 935 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE/un1_value_4 1030 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[58] 1794 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[4] 611 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/state[4] 798 127
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_1_0[0] 815 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_out_1_a_bits_mask[7] 1262 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_616_7_0[5] 1036 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNILQKQ[54] 1052 30
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2[10] 1308 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[3] 799 88
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4_0[16] 1594 48
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/receive_count[1] 1576 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/ll_waddr_cZ[3] 764 90
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[11].BUFD_BLK 658 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/un1_ibuf_io_inst_0_bits_inst_bits_0_a2 769 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_2[24] 743 43
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1[19] 1580 45
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbsram_addr_t[8] 1316 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2192_cZ[7] 838 114
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/SDATASELInt_RNO[4] 1092 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[23] 905 27
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA[4] 1411 10
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_488 1354 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[41] 1510 73
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[23] 1598 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin[31] 850 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_lsb_1[0] 682 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[19] 1285 31
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[28] 1046 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_641[19] 1091 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[19] 757 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI92TP[18] 1489 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[30] 1166 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171[20] 707 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[18] 1035 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_3[8] 839 66
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_i_0[2] 1042 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[55] 841 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[2] 1421 76
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m47 1367 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[55] 940 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIDEPDV2[0] 1625 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_26_i 751 21
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[37] 1644 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[11] 1540 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv[26] 1000 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[77] 660 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_837_1_3 969 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[5] 1448 70
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m76_1_0 1354 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_58 634 75
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg_d_i_m2[8] 951 45
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_17_sqmuxa 1499 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0[19] 704 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_address[7] 931 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/value_1[0] 1384 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIED6V[12] 1274 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNIOHA51[8] 1285 33
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[24] 1553 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/io_deq_bits_size[0] 968 39
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv[55] 1280 81
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HWDATA[17] 1221 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIQVCV[45] 1310 27
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/HWDATA[19] 1377 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_inst_RNIL9C31[7] 742 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_12 365 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_37_6_0_0 739 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[56] 1630 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_rs2[0] 941 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNIEA7Q[27] 1019 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[7] 1009 52
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d141 1475 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[36] 1722 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s2_pc[25] 893 139
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[6] 800 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[20] 788 88
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[15] 1515 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28_7[4] 1016 12
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_5_sqmuxa 1243 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[6] 837 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[11] 1250 49
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_374 1410 87
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_0_tz[32] 1263 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_1296_0_a2_5_13_10 706 93
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[57] 1569 85
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/beatCnt_RNIFPCP4_0[4] 1387 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[58] 1759 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][47] 864 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/a_data_Z[27] 819 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_584_5 1208 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[33] 1491 64
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C/U0_RGB1 581 148
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_i_o3_1[12] 988 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin[1] 840 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_data[29] 1230 97
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d[16] 1258 102
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_180 1246 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[2] 1378 118
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[44] 987 4
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HSIZEInt_d[1] 1450 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[9] 566 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data[8] 760 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[62] 1302 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_8[0] 1007 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[26] 1294 46
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2[12] 1259 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIA7MU[3] 1044 36
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/HADDR_0_a2[15] 1223 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNI3R5N1[2] 802 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s1_xcpt_valid 878 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv[19] 890 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_size[0][0] 1209 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_2/ram[0][3] 1094 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/io_cpu_s2_xcpt_ma_ld 880 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[10] 1190 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr_8[0] 714 45
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_254 1355 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[1] 750 102
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_1_iv_0_tz_1[0] 1270 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_validc_0 789 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIS2PQC1[1] 1553 75
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_441 1364 96
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a6_0_0[0] 1281 48
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/HRDATA_3[2] 1442 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2380[39] 1060 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51_7[1] 875 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[16] 1015 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_T_1691_4_sqmuxa 1097 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/claimer_0_i_o3 1017 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[7] 1582 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNI2S4Q[12] 1057 45
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_0[23] 1287 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[9] 1623 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[63] 1499 100
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_o2[1] 1042 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNIBMCI[16] 858 57
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_0_0[55] 1589 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2200_NE_1 732 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc_9[23] 904 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[69] 1131 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_1[21] 853 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_97 644 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[59] 1773 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mstatus_mpie_13_u 727 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[58] 1129 121
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv[23] 1128 63
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_beatCnt_1_1.nxtState_3_sqmuxa_i_o4 1314 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][19] 777 40
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[38] 1571 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[20] 1090 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[9] 699 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/bypass_mux_2_3_cZ[29] 675 90
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_536 1330 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[10] 1098 7
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/validByteCntInt[11] 1065 55
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[39] 1270 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[18] 1429 103
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/BURSTReg[1] 977 109
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mtvec[14] 854 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_address[5] 1042 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[21] 1225 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s1_pc[17] 511 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[53] 1735 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_8/do_enq_0_a3 1087 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr_cnst_i[0] 804 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[57] 997 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[29] 1061 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/m0_0_0 1389 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNIL8192_13[6] 635 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_14 1078 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[56] 1407 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/genblk1.axi_bridge/conditioned_AWSIZE[1] 1276 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/maybe_full_RNO 1009 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[8] 1050 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id_ram2_[1] 1514 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_4[23] 928 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNIR5R04_0[26] 802 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[3] 1783 91
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/validByteCntInt_d_1_sqmuxa_9 1440 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151[19] 634 106
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[35] 1686 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[31] 1554 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[39] 714 79
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/regHADDR[30] 1416 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor_6[32] 950 102
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA_RNO[18] 1318 21
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_0_2[48] 1247 96
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_0_0[58] 1539 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[37] 1620 88
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_795 1507 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_ctrl_mem 807 40
set_location CoreTimer_C0_0/CoreTimer_C0_0/NextCountPulse_0_sqmuxa_1_0_a2 1486 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor[27] 984 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_size[0][1] 1040 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_0[13] 790 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s1_pc[6] 840 106
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg_d_i_m2[17] 1116 90
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg_d_i_m2[26] 1115 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[22] 710 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_616_7_0[0] 1055 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mcause_10[1] 826 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[16] 774 76
set_location CoreTimer_C0_0/CoreTimer_C0_0/PrdataNext_1_0_iv_i_a2_1[3] 1482 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[36] 1704 64
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_2[3] 1293 78
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/SDATASELInt[3] 1209 70
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByteCnt_0_iv_1[4] 1009 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1[5] 959 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/value_1 1070 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_25 974 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1691_iv_2[1] 1057 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[21] 1020 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][44] 1346 7
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HBURSTInt_d_14[2] 1437 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[8] 1132 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[30] 1057 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[2] 1004 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26[5] 906 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[60] 1781 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mtvec[20] 829 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op1_1_0[18] 778 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[14] 1443 64
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_594 1389 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/_T_205_0_a2_RNI2TNP4 729 24
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/AHBRdTranPendReg 1434 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[11] 1122 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/selectedHartReg[2] 632 10
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_UIREG_7 425 3
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/nxtState_cnst_0_a6_0_5[2] 1426 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[37] 1393 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3_7[5] 859 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data[19] 565 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[22] 708 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/auto_out_r_ready_1 1304 69
set_location CoreTimer_C0_0/CoreTimer_C0_0/IntClrEn_0_a2 1497 9
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_3[36] 1271 78
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/currState_ns_0[2] 1382 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_12[16] 1107 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45_7[6] 966 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_616_7_0[4] 969 111
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HWDATA[14] 1232 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/io_out[19] 833 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[10] 1647 61
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_0_0[40] 1486 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/ex_reg_rs_msb_0_6[19] 894 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1_7[6] 926 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[13] 1068 33
set_location CoreTimer_C0_0/CoreTimer_C0_0/Count[7] 1575 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_2768 927 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1_7[3] 662 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[30] 1481 91
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_0_iv[52] 1311 87
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.nxtState_cnst_0_a2_0[2] 1186 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1[22] 723 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[35] 1723 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[9] 1132 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[20] 1099 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2158[4] 1162 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_2[9] 942 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_4[10] 683 72
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_1/R_ADDR_1_inst 1554 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0[6] 465 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[14] 699 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/do_enq_0 1079 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE/ram[0][2] 1271 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/un3__T_703_1 1365 87
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HADDRInt[25] 1057 58
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[6] 1269 121
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[15] 1643 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_272_RNIV8L81 987 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[59] 1777 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s1_req_addr[31] 895 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_data[19] 1111 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[15] 1761 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[4] 996 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[16] 993 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s1_pc[29] 543 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/un1_auto_in_a_bits_address_1 959 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[9] 1229 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram1_[2] 1094 82
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg[20] 1133 25
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrEn_0_sqmuxa_3 1219 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/bypass_mux_2_3_cZ[28] 629 105
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByte_2_0_iv_RNO[6] 1318 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/io_cpu_replay_next_i_1_o2_RNIOVSA 845 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1575_0 766 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/value[2] 1509 115
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_665 1096 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[16] 652 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3327[12] 922 87
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_AhbToApbSM/pending 1276 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/pstore2_addr[3] 834 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_id.awe3 1435 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/auto_in_d_bits_data_0_iv_0_cZ[4] 1031 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171_1[10] 748 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_victim_tag[6] 944 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2160[10] 714 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[47] 724 94
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[1] 1077 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[11] 841 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_ctrl_csr[2] 813 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/maybe_full_RNI3NNR 1194 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1911[32] 1032 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNI506B[1] 1124 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[26] 745 118
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[36] 1320 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_done 771 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv[13] 781 105
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/receive_count_RNO[3] 1535 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/maxDevs_0_4[0] 1102 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/un1_RW0_wmask_2_i_m3_2_0 935 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1819[1] 997 42
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/rdFIFORdAddr_i_a2_RNITS5K1[1] 1278 99
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_addrOffset[1] 1024 51
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/nxtState_cnst_0[0] 1439 48
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_18 1263 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[23] 789 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[26] 1115 36
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/AHBRdTranPend_edge 1444 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_replayc_2 776 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[45] 1225 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/auto_out_aw_valid 1351 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[20] 677 16
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[55] 1192 82
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/HRDATA[25] 1672 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_421 1159 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_816_1.CO1 953 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35_7[3] 975 9
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/un1_wrFIFORdAddr_q_1.CO1 1138 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/downgradeOpReg_5_i_i_a2 734 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNILG1V[25] 1061 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/io_imem_resp_bits_data_RNIFOSA2[22] 719 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op2_1_1[15] 847 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_342_cZ[4] 1051 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[3] 748 112
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/RIDOut_cZ[1] 1561 51
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[33] 1069 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/causeIsDebugBreak 777 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536._T_1919_i 1073 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[6] 1049 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv[14] 844 129
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1[30] 990 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[0] 1046 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_90_RNI732Q1 813 114
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d139_1 1220 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_1[20] 771 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_inst[26] 726 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_mask[0][1] 728 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_2[27] 800 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1__RNI8KTN[24] 1234 36
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrAddrReg[2] 1166 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s1_pc[9] 864 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_21 671 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_57 645 48
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5[28] 1545 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/logic$[31] 1006 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3327[5] 903 81
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/wrFIFORdAddr_d113 1425 51
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[47] 1537 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/tlb/io_resp_cacheable_0_0 775 57
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg[27] 1223 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[1] 715 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[61] 1668 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_ctrl_sel_imm[0] 777 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_705_1 695 93
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[17] 819 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_2753[4] 861 121
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2137[9] 1036 127
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_29 967 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_46981 909 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_161[16] 826 102
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[35] 1072 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[10] 895 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[26] 1163 46
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_2_0[40] 1258 96
set_location I_1/U0_RGB1 583 206
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[10] 1345 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1055_6[0] 987 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1717_5[1] 830 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram0__RNIQ0MU[4] 1155 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNIH82O1[19] 777 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_last_ram5_[0] 1391 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[27] 1798 85
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d42_i_o3 1360 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s1_hit_way_RNIKFE01 865 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1719_RNIHC1A 1091 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[10] 1659 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mtvec[2] 817 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[58] 1758 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor_6[25] 967 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNI6PVV[9] 1037 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[35] 1066 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_7/do_deq_0 1088 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[28] 921 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_param_ram0_[7] 1149 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44[6] 981 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[50] 652 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_param_ram1__RNIKUSC[10] 1410 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[9] 1054 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[23] 970 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[53] 1707 55
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.nxtState_1_sqmuxa_11 1174 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[16] 954 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram1_[7] 1288 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6[2] 670 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1[28] 958 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/_T_1540[12] 688 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[5] 1633 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[10] 1121 25
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrAddr_d[2] 1365 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/lrscCount[4] 901 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536.N_14754_i 1036 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_reg_rs_lsb_0_8_iv_0_o2[1] 794 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[8] 1165 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1482[7] 979 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[4] 1000 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[1] 1389 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_user[0][3] 1097 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data[19] 551 40
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrEn 1359 45
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[9] 1430 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/pstore2_storegen_mask[1] 935 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_9 669 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536.N_14755_i 1040 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIML6V[16] 1155 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data[7] 669 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_user[3] 1290 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_grow_param_1_0_.m3_e 898 57
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_142 1353 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[4] 1088 76
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByteCnt_iv[3] 1126 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data[8] 801 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[27] 1778 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram1_[3] 1478 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_1[21] 705 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_377_1_10_0_1 1069 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[50] 1726 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_address[3] 858 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.N_52_i 1321 96
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/validByteCnt_d_2_sqmuxa_2_i 1105 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIR9NTV2[2] 1651 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[5] 794 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[31] 1494 85
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/HRDATA[20] 1305 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/io_out[12] 850 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_r_bits_user_0_cZ[4] 1458 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[40] 1610 70
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.validByteCntInt_d_3_sqmuxa 1139 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_144 1084 102
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[1] 1383 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_1[6] 960 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram7_[6] 1396 130
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33_7[2] 936 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_ctrl_sel_alu2[1] 664 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_9/ram_ram_ram1_[5] 1113 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[17] 880 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[24] 776 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_lut_RNO[3] 1042 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47_7[1] 850 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_opcode_ram0__RNIVPIR[2] 1003 57
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDRInt[12] 1506 49
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_0[48] 1511 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151[20] 857 118
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/io_out[29] 816 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_22/q 767 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_29 644 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_0_control_dmode 793 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_cZ[22] 683 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[23] 1198 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_3_RNO_0 1037 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_0[26] 808 24
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/controlReg2[1] 1318 55
set_location CoreTimer_C0_0/CoreTimer_C0_0/Count[13] 1373 76
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m4 608 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_pc[28] 702 4
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[58] 1330 139
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[11] 658 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[51] 1674 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[25] 733 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_1[20] 927 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[44] 1715 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/a_data_Z[0] 897 7
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_462 1257 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_8[28] 996 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[3] 1075 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_42 647 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_131_0_I_10 628 57
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrAddrReg[0] 1307 79
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_349 1048 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[25] 1709 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[9] 724 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2_7[6] 896 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata[5] 830 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0__RNINPOP[21] 1421 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49[7] 725 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIJOKQ[53] 1141 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46[3] 899 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2160[25] 719 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[30] 1771 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data[29] 608 67
set_location CoreTimer_C0_0/CoreTimer_C0_0/NextCountPulse_0_sqmuxa_1_0_a2_0 1484 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_data_tag[18] 916 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.awe0 1022 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[32] 1487 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[39] 1436 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op2_1_cZ[7] 792 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferAccessVec_48 799 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_1296_0_o2_0_8 719 93
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[46] 992 51
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[45] 1416 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram0_[2] 1425 73
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_UIREG_6 440 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_address[18] 1066 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_inst_RNIL9C31_0[7] 738 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_0/reg_0/q 358 94
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[0] 1579 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[17] 730 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_size[1] 1076 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[59] 1381 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_cause_4_0_m2[3] 803 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2158_0[16] 734 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[13] 1022 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[25] 1722 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/errorUnsupported_iv 839 24
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_1_iv_0_tz[0] 1269 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[12] 803 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[6] 1717 64
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[31] 1077 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/auto_out_a_bits_mask_f1_cZ[0] 1007 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0][18] 882 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_hit_state_state_2[1] 874 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram1_[2] 1306 49
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[49] 1677 28
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg[0] 1278 19
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG3_10 1317 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/a_data_Z[30] 1101 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1717_5[2] 1016 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[42] 1317 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42_7_i_m2[4] 910 24
set_location CoreGPIO_OUT_C0_0/CoreGPIO_OUT_C0_0/xhdl1.GEN_BITS[3].APB_32.GPOUT_reg[3] 1555 49
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.last_nibble_RNO[1] 1228 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[29] 1133 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_data[18] 844 142
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram1_[2] 1300 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26_7[0] 818 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram1_[7] 1089 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[23] 1097 43
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d_2[29] 1314 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[23] 737 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[11] 1519 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[20] 1651 55
set_location CoreTimer_C1_0/CoreTimer_C1_0/Load[24] 1698 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_22 653 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[46] 1586 46
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_176 1341 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[27] 958 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[82] 524 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_1[14] 683 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[25] 1108 43
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d[0] 1259 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[23] 1584 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[42] 1710 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[12] 922 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/_T_671[9] 902 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1219[2] 963 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/SUM[0] 738 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[59] 1759 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[0] 1086 142
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[11] 1545 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mie[11] 613 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/release_state_ns_0_a3_2_1[5] 949 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[61] 1535 76
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[44] 1381 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[42] 763 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_14_v_RNICBL51[10] 790 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1[8] 1035 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[47] 1803 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[26] 1807 64
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/SDATASELInt[6] 1223 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ready_reg/reg_0/q 692 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/io_deq_bits_address[10] 938 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[8] 1210 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[5] 787 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/id_ctrl_mem_0_o2_0 727 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNI81JM[19] 1025 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/idcodeChain/regs_14 982 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1__RNIJ9VO[9] 1097 24
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbsram_addr_t[6] 1258 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_inst[24] 745 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[28] 943 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[8] 1120 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNIVNSP[13] 1494 69
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[5] 1495 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/un3__T_814 1383 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/value_1_0_0[1] 1301 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[21] 961 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_618_RNITVNF 1029 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data[17] 876 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[25] 838 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[11] 1579 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/pstore2_addr[5] 776 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_298[1] 1350 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIKGQ0D1[1] 1652 78
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/validByteCnt_Z[8] 1161 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_43941 781 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram0__RNIRJ941[5] 1309 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_1[8] 802 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_303_6_0[9] 951 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41_7[3] 920 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[29] 1295 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_305_5 1063 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[61] 1294 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2153[1] 846 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[13] 1618 64
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/masterRegAddrSel 1036 43
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/un1_HREADY_M_pre73_RNIUKHI3 1232 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45[4] 971 13
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_123 1275 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[44] 1079 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[2] 1605 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/un1_value_4 1378 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_294_7[2] 1020 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[12] 1076 48
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/rdAddrReg[3] 1176 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[8] 1348 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[7] 1677 73
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_0_i_0[10] 1233 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_0_o3[26] 915 21
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_0_0[50] 1590 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_17[22] 959 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/mem_reg_rs2_16_cZ[18] 1021 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/_T_1540[11] 778 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49[3] 758 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[14] 1444 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[22] 642 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_697_2_0 695 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_6718 796 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNIEB6JD[29] 813 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536.m110 1078 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[3] 875 4
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/xmit_clock 1660 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram4_[6] 1463 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1[31] 875 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram[0][1] 1395 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data[4] 624 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[12] 1714 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30_7[5] 874 15
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[8] 973 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[61] 1518 85
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv[5] 1357 105
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_0_i_2[16] 1232 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_victim_tag[3] 963 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32_7[2] 728 42
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HSIZEInt_d144 1472 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2205_0 744 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[23] 1120 118
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNIL8192_9[6] 662 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_1_sqmuxa 872 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc[18] 657 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/auto_out_a_bits_mask_1024_i_0_a2_0 1079 54
set_location CoreTimer_C0_0/CoreTimer_C0_0/Load[29] 1494 31
set_location CoreTimer_C0_0/CoreTimer_C0_0/Count[25] 1175 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[24] 1090 73
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un17_i_a2_3_RNO 1389 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0[16] 701 75
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByte_2_1_iv_0[2] 1110 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_180 659 57
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/RIDOut_0_a2[3] 1134 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNIES3G3[15] 778 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[39] 1527 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv[6] 979 24
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/masterDataInProg_RNI9D8K[1] 1285 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[68] 640 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/io_dmem_invalidate_lr_0_RNIFTAI1 863 69
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA_RNO[27] 1426 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/pstore1_addr[4] 562 13
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrAddr_d[3] 1254 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram2_[3] 1399 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dtmInfoChain/N_14651_i_0_o2 728 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[45] 1571 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_5[13] 991 9
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_5[8] 1238 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_inst[22] 572 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dtmInfoChain/regs_27 813 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNIM1S04_0[27] 809 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[7] 1524 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/count[4] 850 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_711 1391 75
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.validByteCntInt_d_2_sqmuxa_3 961 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[28] 1173 10
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/HRDATA[8] 1419 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_user[0][4] 1334 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[54] 1425 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/io_out[22] 645 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[118] 653 64
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv[8] 1240 90
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[7].BUFD_BLK 635 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op2_1_1[30] 858 102
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/AHBErrorReg_d51_RNI2JRO 1108 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0__RNI465P[16] 1225 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[20] 1104 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_size[0]_RNO[1] 1079 75
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_744 1390 69
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_482 1292 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[9] 1638 70
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HSIZEInt_d143_i_1_o2_RNIJ3UE 1174 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_18 655 78
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_rdFIFOWrData_6_sqmuxa 1486 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_136_3[2] 1078 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[4] 1709 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_7/ram[0][1] 1385 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_8/ram[0][2] 1100 88
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/HRDATA[13] 1435 19
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_618 1233 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[2] 1077 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/bypass_mux_2_3_cZ[15] 850 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0__RNIQCTH[5] 1359 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[25] 1147 142
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[29] 1045 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[33] 1074 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43[5] 922 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_372_2_RNO 1088 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_1/reg_0/q 715 16
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/currState_ns_0_0[5] 1372 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19[2] 860 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dscratch[26] 831 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[28] 1579 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[46] 1557 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/in1_xor_in2[26] 697 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[40] 1563 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/ctrl_stalld 760 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_372_3_8 1085 111
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[2].BUFD_BLK 634 15
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_HWDATA_1_sqmuxa 1474 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[21] 1119 43
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[1] 1218 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.awe0 1022 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[20] 690 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_data[21] 648 148
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[30] 1127 130
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[23] 1691 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNINGVU[17] 867 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1453 845 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_2[25] 914 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[22] 1201 45
set_location CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/m103_0 1521 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full_RNO_0 1082 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[18] 990 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_100 636 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_INT_XING/MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3/sync_0_2[29] 961 10
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA[26] 1465 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24[4] 681 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full 1359 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_reg_rs_lsb_0_8_iv_0[0] 862 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_681_2.CO0 1358 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI9TFDV[1] 1581 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1055[3] 971 52
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/beatCnt[4] 1214 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_12[8] 958 18
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbsram_addr_t_RNIH29L1[1] 1313 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_cZ[20] 699 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[16] 964 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata[22] 727 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_796[2] 902 39
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXIOutReg/RID[0] 1201 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[10] 1647 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[31] 1115 45
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDRInt_d_0_sqmuxa_5 1463 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_GEN_13_2_d_2_0 1023 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[14] 854 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram2_[5] 1317 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/auto_out_a_valid 889 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1328_0[77] 921 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[46] 1572 91
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_rdFIFOWrEn_0_sqmuxa 1214 81
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/SDATASELInt_RNO[14] 1291 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[10] 1279 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[35] 1090 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171_i_m2[7] 758 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_id_ram7_[2] 1411 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49[5] 948 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[12] 1062 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_T_564_1 1049 81
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA[4] 1393 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[45] 1678 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_hartsel[9] 926 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_pc[23] 782 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151_RNI4LTH[20] 695 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[22] 945 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[14] 575 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[59] 1809 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1911[1] 1023 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_12_RNO[6] 977 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[39] 1488 73
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_3[37] 1571 54
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/AHBWrDone_d2 1514 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[27] 1786 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[46] 1602 97
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/rdFIFORdAddr_i_o2_0_RNI5JL81[0] 1308 126
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[19] 894 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[21] 1675 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full_3 1115 54
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA[5] 1507 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_r_bits_user[1] 1113 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNIQCA61[40] 1129 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536.m58 1033 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[16] 684 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/id_rs_1_cZ[19] 834 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[56] 1568 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11_7[5] 854 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data[25] 674 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][54] 1135 76
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[11] 1222 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[9] 1396 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[2] 1027 46
set_location CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/m85_0 1301 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_1[3] 968 90
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[4] 1611 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[35] 1170 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI4J661[27] 1277 126
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[14] 1059 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram1_[10] 1311 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_2[17] 922 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_error_0.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error_ram1_[0] 1182 124
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/ex_reg_rs_msb_0_6[15] 836 90
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_657 1270 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[7] 784 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[94] 696 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[15] 1638 79
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_1/R_ADDR_2_inst 1567 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[10] 1090 85
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/SDATASELInt_RNO[1] 1204 69
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_651 1325 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/value_RNO[0] 1488 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[15] 1694 61
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d[14] 1269 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[111] 628 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[40] 1058 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[59] 1770 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_cZ[5] 814 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNITLSP[12] 1616 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr_m1_2[5] 837 33
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/validByteCnt_Z[9] 1212 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[8] 641 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_1[8] 837 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/un1__T_377_7 1078 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[3] 1638 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_10[10] 801 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_4/maybe_full_RNO 1374 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram1_[3] 1338 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_41 616 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[29] 1155 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[45] 1552 46
set_location CoreTimer_C0_0/CoreTimer_C0_0/Load[13] 1712 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[1] 1106 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[54] 1431 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[43] 1418 115
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByte_2_0_iv_1_0[4] 1317 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI1J77V[1] 1703 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram1_[11] 1087 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/_T_31 1014 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[60] 1793 85
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HBURSTInt_d_5[0] 1447 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_904_0 755 102
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/HRDATA_7[25] 1291 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0[10] 713 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2192_cZ[2] 622 117
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data_1_0 1030 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51[5] 898 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_10 1085 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[52] 1763 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[18] 1466 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNICCT31[8] 1348 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_data[7] 712 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/ramout[22] 857 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[41] 1603 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1502[12] 897 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_id.awe5 1434 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[3] 839 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr[10] 780 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[113] 669 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_590[38] 1265 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_a3_1[5] 979 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[15] 1197 49
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/SDATASELInt_RNO[2] 1378 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[5] 825 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[53] 1770 58
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv_2[54] 1317 84
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_AhbToApbSM/un1_pending_1_sqmuxa_0_0_0 1394 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17_7[6] 934 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[55] 1280 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_326_5 1055 96
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.wrFIFORdAddr[3] 1253 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0[17] 703 72
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv[46] 1224 72
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_rdFIFOWrDataReg_d_2_sqmuxa 1474 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[18] 1470 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51[7] 865 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_671[16] 1189 54
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_471 1377 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[43] 1213 87
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_3[35] 1493 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNIGBPF[20] 1074 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/enables_0_2 926 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_6_RNO[22] 921 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mtvec_RNO[2] 817 66
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_366 1341 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ctrl_stalld_1_0_a2_0_RNO_21 719 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_0[9] 835 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[21] 1151 58
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_validByteCntInt_d98_1_1_0 1403 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_1[8] 813 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/commandRegIsAccessRegister_4 682 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[25] 966 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/empty 1148 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI983Q[45] 1627 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIQAE0D1[1] 1738 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2[4] 876 40
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[18] 1585 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_replay_4 786 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[40] 1603 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[63] 971 42
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_4_sqmuxa 1245 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s2_pc[31] 1050 124
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mscratch[5] 838 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][14] 1321 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[22] 1158 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_T_513 717 79
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrEn_22_sqmuxa 1228 96
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/validByteCnt_Z[4] 1356 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_29_RNI7L3R1 1181 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_641[11] 1076 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIJ43O[3] 960 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_b_bits_user[5] 1382 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1__RNIIUTN[29] 1177 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/haltedBitRegs_0_RNO_0 835 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[33] 1492 58
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/BURSTReg_d[1] 1285 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/mem_reg_rs2_16_0[11] 938 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[39] 1541 76
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[51] 1592 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0__RNI7SGP[17] 938 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/id_ctrl_mem_0 665 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNIJK5Q[59] 1616 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mscratch[16] 687 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[1] 966 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNI7GIS[31] 810 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[18] 1445 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_b_bits_user_3[2] 1107 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[30] 1233 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/value_1 799 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_2[17] 830 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI5MKOU2[0] 1570 87
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/state_0_2_iv_i_RNO_5[2] 597 9
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HSIZEInt_d178 1487 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[51] 1645 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_232 676 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2293_3 961 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16_7[1] 1009 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/idcodeChain/regs_24 599 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25_7[3] 1226 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[7] 1062 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_strb[0][7] 1206 28
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/nextHaddrReg[12] 1317 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIBCT11[25] 1144 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[2] 1129 48
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv_1[56] 1267 84
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/regHADDR[12] 1378 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[9] 1047 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_377_1_10_0_2 1054 96
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a6_1_2[1] 1294 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[9] 822 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr[23] 891 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][12] 962 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[27] 1117 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[10] 648 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNILT0AV[1] 1507 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1502[6] 930 78
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_HBURSTInt_d_2_sqmuxa 1413 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/empty 1395 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3027[4] 949 94
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55[0] 906 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[35] 1527 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROLNxt_hartsel_i_m3[5] 756 24
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/currState_tr4_2_a3_0_a2 1097 81
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HADDR[1] 1307 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[127] 509 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[24] 1776 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/pstore2_addr[11] 946 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44[3] 698 58
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_iv[40] 1514 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_645_v_0[2] 1052 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc_8[23] 697 72
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_0[0] 1041 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1567.ALTB[0] 1082 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_rs2[16] 985 130
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_6 876 4
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/wrFIFORdAddr_d67_0_0 1402 54
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HBURSTInt_d_3[0] 1424 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_147 792 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_6/do_deq_2 1375 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mscratch[0] 820 67
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un41_0_iv[1] 1163 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_2/reg_0/q 820 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_address[13] 757 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_43981 894 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_1[6] 980 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_8/maybe_full 1168 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1_7[4] 921 15
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[21].BUFD_BLK 658 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[10] 1093 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[22] 1504 73
set_location CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_10 873 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][16] 880 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1919[10] 1041 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNI0Q4Q[11] 1040 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_753_7_1[2] 957 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[21] 1042 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2_7_i_m2[6] 926 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1[7] 901 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2253[3] 1088 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_inst[16] 860 130
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv[16] 945 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0][12] 757 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_victim_tag[0] 941 52
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG3_6 1305 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[25] 1157 87
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_494 1350 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/ram_param.SystemBus_slave_TLBuffer.Queue_5.ram_param_ram0_[5] 965 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_strb[0][3] 1416 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram1_[6] 1447 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[18] 1472 85
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m34 1090 54
set_location CoreTimer_C1_0/CoreTimer_C1_0/p_NextCountPulseComb.un1_NextCountPulse75_0_0 1400 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data[11] 590 121
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op1_1_0[28] 796 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_167 730 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[3] 814 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[57] 1578 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[13] 1066 109
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_data[26] 777 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[15] 997 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_212_0_sqmuxa_1 767 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram4_[6] 1282 61
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2[3] 1300 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[27] 1806 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIL63O[4] 962 72
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HSIZEInt_d143_RNIH6D71 1593 48
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/beatCnt_RNIELH86[5] 1386 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[63] 1519 97
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[16].BUFD_BLK 657 15
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_1[35] 1277 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[35] 1075 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81301_i_o2 871 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_718_1.CO1 1359 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_42 614 75
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m51_1_0 1102 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/pstore1_addr[8] 1048 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_940_7[1] 1124 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][2] 1346 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2139[1] 790 72
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HWDATA_cZ[15] 1372 36
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d[48] 1256 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_2[5] 943 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[27] 811 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[50] 1784 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_2/maybe_full_RNO 1088 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[0] 1476 70
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_313 1483 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[7] 1137 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/value_1_0_0[1] 1385 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/ex_reg_rs_msb_0_6_1[4] 782 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2293_2 1085 76
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/LENReg_d_i_m2[2] 1347 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0[22] 812 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[28] 1160 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_93_15_RNO_0 801 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[62] 1678 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/maybe_full_3 1047 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[13] 1328 46
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m63 1353 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[26] 1479 82
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.validByteCntInt_d98 1173 78
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HBURSTInt_d_0_sqmuxa 1173 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[2] 895 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferWrEnMaybe_16_RNIVNNH1 796 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s1_pc[8] 560 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_580_1 910 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1[1] 768 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[40] 1578 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0__RNI6K6G[3] 858 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[34] 1649 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[27] 514 93
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[39] 1557 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[22] 1529 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s1_nack 894 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNI849Q3[27] 803 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_584_1 1335 85
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv[53] 1316 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_342_cZ[2] 1062 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_a2[4] 995 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[8] 919 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[15] 1388 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23_7[2] 911 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[125] 661 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI8N661[29] 1190 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[16] 1708 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[21] 846 10
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_552 1068 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mcause[2] 796 91
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXIOutReg/WREADY 1305 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_150[27] 782 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[12] 1707 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0__RNIUGTH[7] 1356 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[3] 1286 37
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_3_1[37] 1565 54
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/NxtPrdata_5_0_0[2] 1463 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_179[2] 917 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_o3[23] 972 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[11] 1544 82
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_bit_cnt_RNO[2] 1422 36
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HRDATA_RNIKKHO[13] 1562 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[30] 1151 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_30 668 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNI88T31[6] 1148 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[7] 661 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/value 1060 37
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m7 1352 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3316_0_1[3] 949 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[4] 1685 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[62] 1673 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[20] 1667 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc[7] 623 73
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/validByteCntInt[7] 1170 91
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.nxtState_cnst_0_m2_0_1[0] 1221 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram0_[5] 1281 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[37] 1173 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_8 724 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[1] 1423 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_179[4] 915 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[8] 974 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_796[4] 904 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_req_typ[1] 934 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/a_data_Z[8] 747 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[20] 1149 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34_7_i_m2[4] 865 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNI7ICI[14] 857 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[35] 1709 97
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[50] 1162 103
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_0[48] 1255 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[23] 1107 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[16] 1006 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_victim_tag[5] 875 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[12] 806 25
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbsram_addr_t_RNIK4K81[0] 1254 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[12] 1626 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s2_pc[20] 1132 46
set_location CoreTimer_C1_0/CoreTimer_C1_0/PrdataNext_1_0_iv_0_i_o2[31] 1467 30
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[1] 1668 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1488[6] 993 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_718_2.CO0 1366 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_opcode_ram1_[0] 1061 85
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[31] 1294 81
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/HRDATA_7_d1_0_a2_4_RNIA9E51 1229 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op2_1_cZ[13] 1034 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_3[27] 795 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_debug_ld_u 805 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[61] 1086 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc_1_sqmuxa_i 779 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_2/un1_value_4 1149 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[42] 1704 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1219[1] 1060 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_641[28] 1058 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIJF6VU2[0] 1676 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_id_ram6_[1] 1415 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_ctrl_branch 511 151
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102621 840 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_1[23] 770 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_data_tag[0] 862 57
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.nxtState_cnst_0_1[2] 1198 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_805_0 738 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_8[9] 984 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1__RNI0CTN[20] 1250 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[22] 1038 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[7] 1185 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[31] 1540 97
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByteCnt_d_1_sqmuxa_1 1330 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[5] 1164 48
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[47] 1520 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_data_tag[12] 1001 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536.N_14760_i 1062 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_9/ram_awe1 1114 84
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_3[22] 1280 96
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/NxtPrdata_5_0[0] 1562 36
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[8].BUFD_BLK 633 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO 658 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNILVRO3[8] 791 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/idcodeChain/regs_1_1 921 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[8] 707 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_1[5] 1106 57
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_194 1352 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[8] 1065 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_174_7[6] 774 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[25] 1684 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_cZ[8] 838 96
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.nxtState[0] 1188 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[51] 1731 58
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByteCnt_d_2_sqmuxa_8_iv_RNO[0] 1308 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_1[29] 673 75
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_wrFIFORdAddr_d_1_sqmuxa 1199 81
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[6] 1056 28
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_1/R_ADDR_0_inst 1259 88
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/currState_RNO_1[9] 1397 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1_7[7] 794 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292_7_1[0] 1043 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[43] 1603 55
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_172 1365 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_2[7] 603 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][34] 1112 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[37] 1074 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[3] 734 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/_T_22 950 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[10] 773 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[13] 1122 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11_7[1] 951 54
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HBURSTInt_d_4_1[2] 1449 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_inst[25] 767 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[23] 1133 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/un1__GEN_3503_1_sqmuxa_1 981 30
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_0/R_ADDR_0_inst 1235 85
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/tx_byte[1] 1318 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[26] 671 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_7[16] 941 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_6092_28 814 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNIPIVU[18] 988 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12[6] 976 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[9] 1659 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[9] 945 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[14] 575 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/value_1_rep[0] 1499 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[16] 1688 85
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv_2[53] 1293 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[58] 1024 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0][2] 783 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[21] 1725 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_a3_2[4] 994 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_1296_0_a2_17 718 93
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_940_7_0[1] 901 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[49] 1551 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[16] 943 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[127] 663 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/ramout[24] 968 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_param_ram0__RNISAMR[5] 1057 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_27_6_0_0 851 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmi2tl/dmi2tl_auto_out_a_bits_mask_i_0_x3_i[0] 738 39
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_AhbToApbSM/nextWrite 1276 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_11[7] 961 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[20] 1644 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_36061 886 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ctrl_stalld_1_0_o2_2 763 90
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/count[5] 1011 106
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/LENReg[3] 1128 139
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0_[10] 1245 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31[6] 969 16
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/SDATASELInt[9] 1219 70
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/un1_state_0_sqmuxa 610 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[29] 1576 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_rs2[10] 681 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[28] 668 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_93_15_RNO 800 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_GEN_13_2_d 1029 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_extra[0][9] 849 16
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/HRDATA_7[3] 1297 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_535_1_RNI7PBR4 1023 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_14_v[31] 856 105
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_2/R_ADDR_1_inst 1568 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[15] 1198 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[16] 1071 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_3/maybe_full 1323 103
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_379 1315 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc_9[17] 801 102
set_location CoreTimer_C1_0/CoreTimer_C1_0/Count[5] 1468 43
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbsram_addr_t[9] 1209 51
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_nxtState_9_sqmuxa_RNI7I0K 1436 51
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[7] 1521 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[78] 645 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[11] 1233 31
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/hwdataReg[5] 1223 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2192_cZ[14] 633 93
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/value[0] 1365 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[18] 781 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1__RNI7B6V[21] 1021 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/_T_26_i_o3_RNIQ0IL1 750 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/auto_in_a_ready 1311 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20_7[5] 967 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22_7[2] 902 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferAccessVec_16 817 21
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[45] 1433 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/value_RNII0GQ_0 1130 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_2/reg_0/q 762 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292_or[9] 916 51
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/validByteCnt_d_2_sqmuxa_2_i 1358 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_0[20] 864 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_718_1.SUM[2] 1367 84
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByteCnt_d_1_sqmuxa_2_1 1112 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_user[0][2] 1243 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[5] 1449 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_data[27] 991 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50_7_i_m2[1] 873 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_inst_RNIL9C31[9] 746 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[13] 1074 82
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[49] 1392 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram0_[3] 1106 100
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg_d_i_m2[9] 1131 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_1[5] 948 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_r_bits_user_0_2[4] 1241 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[16] 924 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[12] 1857 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/auto_in_1_d_bits_size[1] 924 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[21] 723 58
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_0_1[48] 1485 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/ex_reg_rs_msb_0_6_1[6] 789 90
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[57] 1194 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[24] 886 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiReqReg_data[22] 870 22
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA[29] 1588 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[1] 1039 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[5] 864 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[29] 831 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[26] 1270 36
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/validByteCnt_d_7_sqmuxa_0_a2 1127 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/ram_param.SystemBus_slave_TLBuffer.Queue_5.ram_param_ram0_[9] 1015 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9[3] 782 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33[3] 984 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[36] 889 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[2] 888 22
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[35] 1225 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[60] 1724 82
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_WSRTBAddrOffset/addrOffset_i_x2[2] 1199 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/value_1_0_0[1] 1306 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102605_2 794 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[5] 1038 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[3] 1782 91
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_byte[6] 1519 7
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_0_4[40] 1570 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/un1__T_931_0_1 1009 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[12] 1182 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_2[4] 880 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_ctrl_sel_imm[2] 701 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI5BGPS[1] 1508 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[13] 1698 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[47] 1462 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[4] 984 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34_7_i_m2[7] 873 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_0[24] 990 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[29] 910 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[27] 789 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNIB4TP[19] 1633 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[0] 1143 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/_T_203_0_a2 727 24
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[39] 1340 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiReqReg_addr[4] 699 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[34] 1181 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[61] 1576 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[13] 869 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/_T_448_RNI9T9Q 1124 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][19] 1010 148
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/invalidated 957 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/tlb/prot_x_0_0_RNI7OOD 779 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_4/_T_31 1371 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[60] 1795 82
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/SIZEReg_d_i_m2[0] 1076 78
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_1_iv[13] 1285 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/in1_xor_in2[31] 851 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_671[2] 812 132
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.nxtState199_0_o2_0 1151 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[39] 1583 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0_[5] 1377 85
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/validByteCnt_d_3_sqmuxa_1 1325 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_len[0][2] 1372 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[40] 1663 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[24] 1766 85
set_location CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/GPOUT_reg_0_sqmuxa_0_a2 1489 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_opcode_ram0_[0] 1060 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[29] 1104 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9[7] 501 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37[0] 980 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un2__GEN_1153_0_a3 958 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/selectedHartReg[8] 929 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_14_v[11] 846 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_179[31] 958 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[18] 694 57
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_rdFIFORdAddr_q_1.CO0 1514 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data[16] 799 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/lrscAddr[10] 795 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0__RNIPJ8P[8] 994 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s1_req_addr[29] 975 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_inst[10] 629 100
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HRDATA_RNIMT7S[23] 1573 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/io_imem_resp_bits_data_RNIKAKJ2[10] 742 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/goReg_r 753 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[60] 1800 76
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_50 1443 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_2/ram[0][0] 1099 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][9] 1251 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram4_[2] 1463 76
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HBURSTInt_d_14_1[1] 1435 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[50] 1764 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/state_srsts_i_0_a2_0[3] 869 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_inst[19] 882 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[33] 1455 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[11] 1545 88
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_0_iv[54] 1327 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_1[17] 934 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[35] 1778 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1096[3] 811 66
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HADDR[15] 1330 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/_GEN_67_3_1 1089 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[2] 1050 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram0_[11] 1169 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/a_data_Z[26] 851 121
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_reg_rs_msb_0_6_i_m2[27] 795 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[60] 1575 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/do_deq 1467 78
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_rdFIFOWrAddr_d_1_sqmuxa 1449 45
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_12_sqmuxa_0 1484 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/_GEN_22_6_0_a3_0 1078 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/saved_address[9] 969 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_940_7[2] 1039 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[5] 1183 88
set_location CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/m88_0 1408 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram2_[7] 1459 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram7_[2] 1411 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_0_a2_0_1[26] 810 24
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg[21] 1109 109
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[52] 1016 33
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/validByteCnt_d_10_sqmuxa_0_a2 1126 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[19] 1006 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_GEN_26_0 1292 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0__RNI12NP[17] 1165 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram0_[12] 1068 58
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv_5[52] 1313 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc[3] 595 109
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/nxtState_1_sqmuxa_11 1439 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[3] 720 81
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[7] 1030 103
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_AhbToApbSM/un1_pending_1_sqmuxa_0_0_a3_2_a2_1 1403 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[9] 890 54
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[58] 1562 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram3_[4] 1391 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data[23] 650 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40[3] 1172 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_2[10] 804 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[6] 781 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1476[5] 971 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_size[2] 940 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39_7[2] 858 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[9] 839 88
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/AXIBurstInt[1] 1168 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_error_0.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_error_ram1_[0] 1421 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIUV8V[29] 1321 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1__RNI4ERN[13] 1206 81
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_AhbToApbSM/ahbToApbSMState_ns_0_0[4] 1407 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNI5IN01[4] 1146 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_0[0] 813 87
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[6] 1612 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23[6] 903 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor[1] 943 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[20] 1137 16
set_location CoreTimer_C0_0/CoreTimer_C0_0/PreScale[5] 1653 58
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/HWDATA_0_a2[7] 1266 69
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg[12] 1088 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI7A5NU2[0] 1526 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/value_1 1012 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNI605Q[14] 947 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[56] 1766 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[29] 833 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/_T_671[7] 712 75
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[16].BUFD_BLK 670 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1[14] 998 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[4] 953 85
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_390 1268 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[31] 1517 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_8_6_0_0 807 39
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_774 1244 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22[7] 904 28
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[3] 1371 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/saved_size[1] 995 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/_T_1540[14] 786 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data[20] 702 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[31] 1013 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_473 1022 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_GEN_26_0 1086 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[29] 1114 45
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HADDR[31] 1138 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[12] 630 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171[26] 754 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_inst[25] 740 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/io_cpu_s2_xcpt_ma_st 886 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[6] 1220 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_6[11] 939 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[10] 1212 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_1[27] 677 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[43] 1679 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[22] 1302 13
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HBURSTInt_d6 1389 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_89 646 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[29] 1171 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[24] 850 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/genblk1.axi_bridge/un1_conditioned_AWSIZE16_RNI09221 1268 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[19] 737 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][7] 1202 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_cZ[20] 863 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata[12] 921 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_0[13] 863 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[23] 1365 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[27] 1776 82
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByteCnt_0_iv[10] 1137 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1527_9 881 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNIN1SO3[8] 779 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[47] 861 91
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_2[32] 1257 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1[24] 728 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/wdata[1] 823 69
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_AhbToApbSM/d_psel_i_0_0_o2 1414 36
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/validByteCnt_Z[3] 1151 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[24] 1161 13
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_624 1367 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[30] 1691 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47[7] 913 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47_7[7] 913 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram1__RNIFNHK[2] 1063 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[7] 892 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2262_0_1[3] 1138 90
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_wrFIFORdAddr_d89 1583 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[14] 1060 52
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HBURSTInt_d6 1052 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_6092_29 796 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][0] 1090 31
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/nxtState_cnst_0_4[2] 1425 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_93_2_RNO_1 796 111
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_566 1265 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2192_cZ[12] 856 120
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[28] 1623 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6[7] 720 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_31_iv_0_RNO[0] 969 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/wdata[2] 929 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/_T_1195 1055 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[52] 1385 6
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[9] 1518 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[2] 1037 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[31] 1090 34
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/mem_ren_i_m4 1256 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/m0_2_03_0_0 812 114
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HWDATA[15] 1307 72
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/p_CtrlReg1Seq.controlReg15_0_a2 1432 30
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/IDReg[2] 1647 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[58] 1758 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][24] 1000 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s1_pc[2] 705 52
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrAddr_Z[1] 1113 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_23_RNI1L3R1 1067 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/widx_bin/reg_0/q_RNO 745 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][3] 1242 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[7] 1192 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[5] 991 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[4] 726 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[46] 613 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s1_req_addr[5] 989 118
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2160[19] 726 102
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[51] 1702 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[24] 740 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1825[0] 859 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_address[23] 1083 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/auto_in_d_bits_size[0] 1353 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39_7[7] 920 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38_7[3] 909 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[6] 779 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/auto_out_a_bits_mask_0_1010_i_0_a2_0 1078 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[57] 1551 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s1_pc[31] 1082 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[61] 1225 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_last_ram1_[0] 1410 109
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/BIDOut_0_a2[1] 1064 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram1_[7] 1405 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/ex_reg_rs_msb_0_6_1[15] 838 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[61] 1523 76
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/receive_full_int_1_sqmuxa_i_a2_3 1463 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/nextActiveInstruction[4] 719 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0__RNIQ9KT[2] 1357 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op1_1_0[12] 787 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[61] 1648 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4[4] 597 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151[7] 909 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_940[3] 979 46
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[46] 1534 42
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/nxtState_cnst_0_2[3] 1416 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[29] 799 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[3] 1013 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_592_1 751 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_4[0] 986 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[20] 1764 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[12] 1628 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[14] 1419 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[5] 1182 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_36_6_0_0 738 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dtmInfoChain/regs_6 588 34
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_215 1383 99
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/NxtPrdata_5_0[6] 1316 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv[6] 876 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_1[10] 742 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[112] 660 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_3[30] 971 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_398 1267 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[52] 1208 87
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[34] 1282 31
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/HRDATA_3[23] 1570 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_55 622 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_1[3] 846 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_4[5] 994 18
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG3_3 1303 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[41] 978 36
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg[19] 1281 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[51] 768 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[31] 764 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/_T_671[1] 1114 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8[1] 949 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36_7[5] 958 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_23 667 60
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/validByteCntInt_d[11] 1342 51
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg[8] 951 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[16] 1148 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/un1_auto_in_a_bits_address_2 954 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[26] 652 120
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_inst[20] 754 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_strb_i_0[0] 1042 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/probe_bits_address[11] 1227 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[10] 1041 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_T_519 1054 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/auto_in_d_bits_data_0_iv_0_cZ[1] 944 36
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_rdFIFORdAddr_d_0_sqmuxa_0 1405 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_1/ram[0][5] 1101 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata[5] 906 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[19] 993 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shift_logic_1[23] 803 105
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/currState[5] 1440 79
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4_0[20] 1591 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18[1] 648 88
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_48 1275 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[4] 852 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/auto_out_1_a_valid 1028 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_12_6_0_0 776 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3327_0_1 923 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/tlb/un1__T_186_3 889 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_valid_miss_0 870 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536._T_1854_i 1038 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_size[0] 1353 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/full_RNO 1331 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[48] 1639 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[25] 1704 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_957 996 51
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_rdFIFOWrData_7_sqmuxa_RNILCND 1316 81
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/HRDATA_3[1] 1552 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[56] 968 105
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_745 1391 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[20] 1216 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram[0]_RNILD4N2[3] 1315 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIFUOUU2[0] 1618 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_377_4_13_0 1070 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_T_1684[0] 1091 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[56] 1803 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_last_ram1_[0] 1410 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNIHG0B8[13] 711 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_2[23] 795 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[32] 802 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr[18] 734 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151_RNI844D3[28] 706 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_0[17] 924 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/probe_bits_address[14] 679 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_298[2] 1355 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[2] 1579 85
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/LENReg_d_i_m2[2] 1191 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171_1[23] 706 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[17] 1043 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIPEEAV[1] 1702 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[6] 1100 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNIAD3C[12] 1052 33
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/count_0_sqmuxa_2 599 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_74381_RNILVBF 866 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0_7_i_m2[1] 997 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_25 1178 43
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HWDATA_cZ[8] 1368 33
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UIREG_3 442 6
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m61 1106 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[8] 1728 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/value_1 1006 136
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI506QS[1] 1715 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171[22] 814 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[38] 976 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_inst[26] 834 139
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0__RNIJJMP[10] 1387 48
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4_0[21] 1591 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1084_1[21] 731 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[13] 1615 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[13] 1615 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151[5] 764 106
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_wrFIFORdAddr_d112_1 1408 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[19] 1620 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0__RNICQ6G[6] 964 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_b_bits_user[3] 1383 78
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_355 1367 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/bypass_mux_2_3_cZ[11] 744 69
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[4].BUFD_BLK 634 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[41] 745 73
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[29] 1262 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/ex_reg_rs_msb_0_6[16] 833 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[7] 1031 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[18] 907 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op2_1_1[16] 854 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_cause[31] 800 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram5_[6] 1444 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[38] 1555 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[27] 968 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[31] 1088 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536._T_1924_i 1059 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[55] 1456 58
set_location CoreTimer_C1_0/CoreTimer_C1_0/Load[14] 1462 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/ramout[12] 1165 90
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un17_i_a2_2 1123 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_sn_m11_i_o3 789 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_1471_u_2_0 842 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/do_enq 1029 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[22] 813 73
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/HWDATA_0_a2[20] 1288 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_298_5 1031 81
set_location CoreTimer_C0_0/CoreTimer_C0_0/Load[18] 1375 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full 939 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_2[0] 896 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[10] 1664 70
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_692 1360 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data[17] 723 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[16] 1437 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_RNO[10] 1212 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/_GEN_43_1_0_i_m2_i_m2 830 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_T_1691_18[1] 1038 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_pc[3] 563 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc_9[7] 623 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[60] 1211 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[6] 1713 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[33] 1187 46
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[12] 1534 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_2760_0 903 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[62] 1724 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[49] 1602 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][4] 1285 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48_7_i_m2[6] 994 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[37] 1315 28
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_HSIZEInt_d16 1160 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram6_[5] 1436 46
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/currState[4] 1219 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[15] 756 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[18] 1464 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[54] 1499 79
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_586 1348 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNID2UTV2[2] 1524 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1__RNIVMMP[25] 1062 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNIFA1V[22] 867 57
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/state_1_sqmuxa_4 593 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_51 645 78
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_bit_cnt[1] 1321 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dscratch[22] 844 70
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[7].BUFD_BLK 633 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_imem_flush_icache 780 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_697 694 90
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_UIREG_5 424 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[13] 1207 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/a_data_Z[15] 1044 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55_7[3] 874 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0__RNI9K531[9] 944 69
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_199 1410 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram0_[3] 1457 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43_7[0] 912 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_cnt[4] 782 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0__RNIQ6TM[30] 953 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[29] 1600 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_2[28] 684 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_pc[23] 743 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[47] 1807 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc[13] 695 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_139 804 75
set_location CoreTimer_C1_0/CoreTimer_C1_0/un2_CountIsZero_0_o2_13 1499 27
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXIOutReg/BID[1] 1329 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiReqReg_data[10] 659 4
set_location CoreTimer_C0_0/CoreTimer_C0_0/PrescaleEn_0_a2 1457 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[37] 1597 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1__RNIJ8KP[10] 1099 60
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk1.RXRDY 1490 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNINQKJ[14] 1019 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_T_304 1125 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/ex_reg_rs_msb_0_6_1[9] 788 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[30] 1009 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[25] 863 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1291lto4 850 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[17] 1098 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[9] 1109 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[34] 1719 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram0_[0] 1111 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[48] 1687 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_9/ram_ram_ram1_[2] 1365 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151[8] 930 106
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_4_0[0] 1268 78
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[46] 1427 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_1[23] 681 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[54] 1068 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[5] 928 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1__RNIAKRN[16] 1257 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/wdata[14] 682 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[25] 932 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[11] 1556 91
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_4_0[6] 1252 87
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HRDATA_RNIPV6S[17] 1560 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[14] 1002 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/_T_1549_0[25] 777 27
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByteCnt_0_iv_1[6] 1161 72
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[2] 1594 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[27] 1101 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[34] 971 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/_T_1549_0[23] 776 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dscratch[4] 718 76
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[27].BUFD_BLK 723 15
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_2/R_ADDR_2_inst 1558 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[22] 1513 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNIB81Q[37] 1495 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[30] 972 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg[0] 902 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/io_imem_resp_bits_data_i_0[15] 718 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_671[23] 1121 117
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[10] 1094 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47_7[3] 917 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_address[7] 1021 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[20] 1681 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/m0_2_03_2_0 811 114
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HSIZEInt_d66 1427 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_1296_0_o2_3 714 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1[4] 970 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[7] 1168 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[50] 1768 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_6092_34 801 18
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[44] 1532 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_0[3] 677 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[12] 1066 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[11] 1409 7
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/SDATASELInt[2] 1309 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_641[22] 1089 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[13] 1600 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_12[31] 981 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[33] 1434 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_ctrl_sel_alu1_4_i_o2[0] 775 96
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/state135_2 602 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNIOHNF[15] 1016 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_data[1] 1122 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[19] 1484 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/id_rs_1_cZ[8] 837 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[1] 690 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[29] 743 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52_7_i_m2[1] 936 6
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_2[58] 1537 45
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/un1_state134_2 609 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_data[25] 567 130
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/io_dmem_invalidate_lr_0_a2 806 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/saved_source_Z[1] 1106 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[28] 1588 61
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_308 1325 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor_6[3] 905 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram5_[7] 1312 103
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_rdFIFOWrDataReg_d_2_sqmuxa 1266 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[14] 1474 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_1/q_RNIPR8P 709 24
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_rdFIFOWrData_5_sqmuxa_RNII89H 1564 39
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[22] 1447 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[16] 799 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[48] 1715 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNI32R11[12] 1059 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/_T_1414_i 732 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_data[21] 959 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[4] 1689 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_36181 860 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[67] 945 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3503_18_sqmuxa_0_a2 989 15
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/d_masterRegAddrSel_0_a2_2_0 1382 42
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByteCnt_iv_0[3] 1320 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_cZ[24] 887 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_valid 1138 87
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/validByteCntInt[8] 1343 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[9] 890 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/slt_1_u_2_0 830 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[6] 1168 46
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_453 1336 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNI0JVV[6] 996 24
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[0] 1498 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[11] 1590 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[52] 1794 64
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_wrFIFORdAddr_d36_0 1185 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1[6] 967 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_2[25] 745 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[58] 961 132
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_30 982 16
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_1_iv[35] 1238 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[19] 805 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53_7[2] 944 15
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/HRDATA[23] 1301 91
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_628 1332 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0[30] 785 81
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_248 1353 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_reg_rs_msb_0_6_i_m2[10] 826 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536.N_14771_i 1032 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[10] 1191 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[6] 997 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19_7[3] 868 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor_6[14] 918 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[8] 876 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIPAIIV[1] 1535 90
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a6_3_2[0] 1040 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_2[17] 626 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[30] 1724 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNI946B[3] 1253 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_829_2.SUM[0] 1340 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[3] 1654 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_data[6] 634 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[24] 1623 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/saved_size[0] 961 40
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/un1_HREADY_M_pre73_RNID0HR 1233 69
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[52] 1432 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[13] 1111 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_reg_rs_msb_0_6_i_m2[12] 825 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[43] 1295 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[49] 1549 91
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[12] 1392 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[19] 1074 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[3] 1038 73
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_byte[0] 1031 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_cZ[0] 812 87
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_548 1250 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[24] 1758 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s1_pc[22] 873 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[24] 985 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_93_11_RNO_0 798 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[8] 1808 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_3_sqmuxa_i 873 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/enables_0_19 996 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1827_1.CO2 1017 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[26] 1355 76
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv[25] 1310 90
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[24] 1310 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[47] 1182 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[16] 1638 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[52] 1793 64
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_211 1607 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_GEN_69_31_1_0_wmux_RNO 1054 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1665.ALTB[0] 1115 15
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_18_sqmuxa 1485 48
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a6[1] 1323 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_2[28] 871 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[13] 1613 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/value_1[2] 1292 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[15] 844 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[76] 920 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0[24] 751 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/probe_bits_address[21] 1133 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc_9[27] 682 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/m0_2_03_1_0 815 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[11] 1205 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNIB61V[20] 961 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[28] 1611 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/maxDevs_0_4[1] 1204 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNIQV5C[29] 1018 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_6/do_enq_0_a3_0 1082 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[13] 1599 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNIL8192_5[8] 657 69
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByteCnt_0_iv_RNO[4] 1098 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[24] 1118 36
set_location CoreTimer_C1_0/CoreTimer_C1_0/NextCountPulse_iv_5 1392 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[10] 848 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_8[3] 922 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_273[1] 1130 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0__RNIG2TH[0] 1328 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[48] 893 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[58] 1759 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ctrl_stalld_1_0_a2_0_RNO_4 693 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_1[5] 981 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/logic$[24] 1067 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[3] 1547 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[47] 1776 70
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_419 1331 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1328_0[44] 907 60
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[42] 932 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc_9[12] 640 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0_1[20] 796 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0][5] 1053 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[36] 1726 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[61] 1662 61
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[46] 1196 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_pc[9] 668 40
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[29] 1738 85
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/un10_countnext_axbxc3 614 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[3] 930 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/probe_bits_address[24] 989 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_0[21] 862 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[13] 1612 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_inst_RNIL9C31_2[7] 740 102
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.nxtState[1] 1186 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/value_1 1463 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[18] 872 12
set_location CoreTimer_C0_0/CoreTimer_C0_0/Load[2] 1355 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/in1_xor_in2[16] 825 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/_T_1417 1353 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIL5RPS[1] 1690 60
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/SADDRSEL_i_o2_0[7] 1379 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3027_7[3] 657 93
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1919[25] 1015 27
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HWDATA[11] 1302 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNIG9A51[4] 1207 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21[0] 978 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id_ram7_[2] 1473 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32_7[4] 957 6
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[3] 1239 52
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.nxtState_cnst_0_0[2] 1197 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_618_RNIGOOI 1130 87
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HRDATA_RNIJJHO[12] 1576 54
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrAddr_d[0] 1468 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536.N_14768_i 1072 21
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[39] 1322 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_valid_RNIPP211 816 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[5] 1156 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[23] 899 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/un3__T_1574_0 967 54
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un42_f0[1] 1412 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3[3] 703 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_b_bits_user[1] 1096 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_389 1268 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/irChain/regs_3_1 769 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin[6] 802 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor_6[11] 903 96
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/regHADDR_Z[2] 1344 73
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_97 1232 75
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[41] 1374 124
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_354 1340 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[19] 1770 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[21] 848 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferWrEnMaybe_16_RNI6BO6 849 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIHKIQ[43] 1178 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12[0] 968 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[62] 1031 78
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/SDATASELInt[4] 1092 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[2] 1518 109
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[49] 1606 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1[6] 970 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[1] 1461 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[28] 817 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiReqReg_data[3] 659 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[2] 1389 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[2] 1609 58
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_5_sqmuxa_2 1217 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNI7V5N1[4] 800 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_data[11] 1100 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_reg_rs_lsb_0_8_iv_0[1] 798 90
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_58 1083 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shift_logic_1_1[10] 803 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_179[8] 924 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata[31] 718 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0][0] 1033 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_993_0_a2_2 823 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[11] 982 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram1_[1] 1407 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15[3] 797 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[17] 713 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[9] 1016 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram1_[11] 1079 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29_7[2] 933 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_12[13] 946 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNIAVC61[57] 1178 84
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/receive_count_RNO[2] 1455 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr[7] 726 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[38] 1499 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[14] 1481 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[43] 1595 82
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_validByteCntInt_13 1401 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram2_[1] 1395 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_cZ[3] 861 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[55] 1479 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram6_[2] 1412 73
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.wrFIFORdAddr_d59 1197 84
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/currState_RNO_0[9] 1398 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[3] 1054 45
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByteCnt_0_iv[11] 1135 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_154[24] 839 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI54JPP2[0] 1425 84
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_2_3[16] 1273 81
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un74_validByteCnt_d_i_x2[3] 1316 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/do_enq_0_i_o2 1021 69
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[48] 1196 112
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_68 1245 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[4] 643 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_pc[9] 741 112
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un74_validByteCnt_d_i_x2[3] 1114 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNIL8192_6[8] 658 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81381_i_o2_RNI0HBJ 872 15
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_338 1330 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s1_pc[5] 940 19
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/nxtState_0_sqmuxa_13 1424 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op2_1_cZ[22] 836 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[30] 1113 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/ramout[14] 944 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/mem_reg_rs2_16_cZ[24] 946 84
set_location CoreTimer_C0_0/CoreTimer_C0_0/Load[8] 1649 49
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[53] 1120 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[16] 960 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram0_[5] 1406 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[16] 1016 7
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[5] 1485 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_b_bits_user_3[4] 1115 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[13] 1688 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][48] 1113 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[28] 1042 43
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[10] 1195 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/tlb/ae_st_array[5] 711 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1084_1[25] 685 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[42] 1096 30
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv[61] 1568 42
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c14_7 1233 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_1296_0_a2_8 721 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_1296_0_a2_5_13_5 664 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[55] 1456 106
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a6_3[1] 1292 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[29] 893 70
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[31].BUFD_BLK 670 21
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_296 1476 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[27] 1730 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_hartsel_ldmx[8] 750 18
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[6] 1597 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_sn_m3 788 24
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2[5] 1258 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_address[9] 881 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[11] 957 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[51] 1710 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_13_RNO[14] 983 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/_T_1549_0_a2[1] 739 27
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[55] 1066 79
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[36] 1598 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_93_1_RNO_0 799 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[27] 1728 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data[3] 722 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_19 977 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[19] 1088 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/_T_22 816 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[59] 1716 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42[2] 687 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[40] 1173 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_cZ[21] 701 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/tlb/un1_misaligned 955 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_T_410 1086 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_319 1077 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_0[26] 995 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/m1_0_0 963 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_0/reg_0/q_RNIFVS71 661 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/enables_0_12 1286 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_199_2 1081 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_2/reg_0/q 732 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0__RNIQSAM_0[10] 1037 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[0] 1174 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[1] 1353 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[58] 1215 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_rs2[14] 813 70
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/masterAddrClockEnable_i_0_a2 1190 69
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[22] 1319 115
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_4 1377 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[20] 776 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[21] 864 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42[4] 910 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_6[18] 933 30
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/haddrReg_5[7] 1205 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv[24] 987 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_512_RNO[0] 1019 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s1_pc[7] 919 76
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[14] 1296 75
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4_0[22] 1593 45
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_2_0[10] 1303 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[31] 1548 97
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv_0_0[56] 1260 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0__RNIDMJM[8] 903 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[29] 820 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_0[6] 832 57
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_1[34] 1230 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[54] 1491 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3316_0_1[1] 1011 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3[2] 887 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29_7[7] 932 18
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA[0] 1565 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.awe6 1481 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28_7[3] 1135 21
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[9] 1264 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0_[7] 1436 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[1] 1441 58
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrAddrReg[1] 910 127
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[24] 1157 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/tlb/_T_883 947 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[6] 1710 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[53] 943 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/release_ack_wait_0_sqmuxa 902 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[56] 1801 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[26] 1156 48
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_WSRTBAddrOffset/addrOffset_i_o5[1] 1270 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/blockProbeAfterGrantCount_0_sqmuxa_i_o2_0_RNIRPIP2 1007 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[50] 1805 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49[4] 972 13
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/nextHaddrReg[14] 1436 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[115] 659 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[63] 1534 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr[3] 833 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[2] 1673 97
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[25] 1480 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[58] 1509 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_671[18] 916 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNI407Q[22] 1268 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram1_[4] 1463 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_2[12] 973 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1827_1.SUM[1] 1013 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_3[2] 983 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_5/ram[0][0] 1366 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[35] 1723 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[53] 1503 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_252_i_o2 934 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[58] 1055 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNIIBNF[12] 880 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_9[7] 985 21
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[29].BUFD_BLK 700 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[40] 614 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_T_1679[0] 1045 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[20] 893 111
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_323 1236 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26_7[5] 906 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNI2457[3] 1021 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[21] 1650 52
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/HRDATA_3[8] 1505 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1854_1_0[16] 762 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[17] 1600 88
set_location CoreTimer_C1_0/CoreTimer_C1_0/Count[6] 1575 49
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.nxtState_cnst_0_a6[3] 1199 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_150[2] 825 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[2] 1053 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[6] 741 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_9/do_deq_0 1080 84
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/validByteCntInt_d[6] 1272 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[7] 1031 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89401_0_a2 934 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_14[29] 861 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/maxDevs_0_RNIUR9P1_0[3] 1076 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[29] 1449 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/_T_671[0] 914 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[34] 1674 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_cause[3] 649 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[36] 964 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[39] 1513 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv[25] 1079 21
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/AHBError_Z 1117 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_969_0_0 746 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNI506O1_0[30] 791 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_645_v[20] 1110 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[29] 926 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/un1_value_4 989 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/downgradeOpReg_5_i_o2_i 737 24
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrAddrReg[1] 1785 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][13] 1122 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_695_1 693 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dscratch[24] 715 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[71] 650 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[24] 1789 76
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_2[1] 1231 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[23] 839 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_req_addr_11[1] 914 75
set_location CoreTimer_C0_0/CoreTimer_C0_0/un2_CountIsZero_0_o2 1511 36
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[29] 1345 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_2_RNIHRLB7[10] 836 129
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_36141_RNIUB4H 867 15
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[43] 1470 4
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[56] 1785 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram1_[1] 1247 124
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXIOutReg/RLAST 1649 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/wb_cause_0_a2_1[1] 830 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_150[3] 831 108
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/AHBErrorReg 1020 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data[21] 814 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_2992_u_i_0_a1_1 993 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_param_ram0_[8] 1334 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/enables_0_23 1159 46
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG3_15 1329 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/tlb/_T_882 793 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_1[19] 953 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_1[10] 872 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_2/do_enq 1373 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_1[11] 837 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[6] 1707 61
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_217 1116 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48[2] 668 106
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_3_sqmuxa 1244 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.awe1 1482 99
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/HADDR_d[5] 1127 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[28] 779 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIFGH5V2[0] 1455 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/_T_755 1041 33
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_703 1351 96
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[26] 1546 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_TAG_ARRAY/MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT/reg_RW0_addr_0[5] 883 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[15] 1735 88
set_location CoreTimer_C1_0/CoreTimer_C1_0/PrdataNext_1_iv_0_i_a2_4[0] 1468 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[17] 923 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[47] 1369 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata[29] 717 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_b_bits_user_3[4] 1372 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23[2] 911 31
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[45] 1231 13
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByte_2_1_iv_2_RNICCIM1[0] 1318 51
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/masterDataInProg[1] 1283 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_14_v_RNI5R261[25] 801 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536._T_1914_i 1034 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[4] 1689 58
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_byte[4] 1447 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[0] 1466 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[55] 1508 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81341_RNIKP8G 976 12
set_location CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/m109_0 1658 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[14] 767 118
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id_ram2_[1] 1473 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/_GEN_17_1_sqmuxa_i_a3_8 756 21
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXIOutReg/RID[0] 1297 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_681_2.SUM[0] 1364 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram3_[5] 1410 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id_ram3_[2] 1444 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1646.ALTB[0] 1100 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[30] 1113 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1336[45] 969 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[14] 1450 61
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByteCnt_0_iv[9] 1139 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[10] 1502 13
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_1_iv[30] 1301 78
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[47] 1345 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[1] 1367 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram0_[7] 1275 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[58] 1262 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_0[15] 945 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][8] 1401 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[18] 820 76
set_location CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15_rep 891 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[6] 1038 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_2[0] 877 84
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d141_1 1151 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[30] 1725 79
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv[63] 1304 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/bypass_mux_2_3_cZ[9] 785 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_266[1] 835 49
set_location CoreTimer_C0_0/CoreTimer_C0_0/Count[22] 1350 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[5] 1229 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0__RNI4J2M[6] 956 15
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_2_1[10] 1499 45
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/rdFIFORdAddr_cZ[1] 1397 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_9[10] 958 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1854_1_0[18] 757 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[27] 1161 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536.m65_1 1094 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[9] 1658 85
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HBURSTInt_d_4_2[1] 1033 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_2[28] 596 130
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[9] 1064 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op1_1_0[22] 842 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3327[21] 922 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id_ram4_[2] 1409 82
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_bit_cnt[3] 1657 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[8] 1800 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_136[6] 1197 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferWrEnMaybe_44_RNI7EO6 819 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv[21] 956 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_671[21] 1075 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op2_1_cZ[2] 821 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_1[26] 730 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[24] 761 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14_7_i_m2[4] 905 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3238_ma_ld 880 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[34] 1653 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_2638_8 949 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[3] 1781 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[17] 1606 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/do_deq 1431 72
set_location CoreTimer_C1_0/CoreTimer_C1_0/TimerPre[0] 1420 31
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/raddr_c_6[1] 1271 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_2[8] 914 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI5USP[16] 1537 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37_7[5] 956 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/id_ex_hazard_0_1 756 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[26] 1153 10
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d_2[14] 1263 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIJLENR2[2] 1676 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[25] 1483 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[11] 1032 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_4/value 1491 85
set_location CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg_RNI988UE[1] 1324 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_162 772 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[30] 1695 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47[1] 850 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/_T_27_0 941 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mtvec[10] 793 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[61] 1323 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram1_[6] 1067 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[30] 932 79
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_validByteCntInt_d_0_sqmuxa 1437 54
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_775 1108 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[61] 1654 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[51] 1713 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[52] 1006 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8_7[6] 738 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37[5] 956 13
set_location CoreTimer_C1_0/CoreTimer_C1_0/un2_CountIsZero_0_o2_19 1498 36
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/currState[7] 1036 58
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_3[6] 1618 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/maybe_full_RNO_1 1191 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIT0JQ[49] 1156 30
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[14] 1376 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[50] 1086 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_address[11] 1055 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[24] 1298 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_1[30] 994 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_680 930 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_0/reg_0/q 790 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[19] 1699 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNIPHSP[10] 1573 72
set_location CoreTimer_C0_0/CoreTimer_C0_0/Count[10] 1554 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_data[20] 810 58
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HADDRInt_d45 1196 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data[25] 893 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[5] 1450 70
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_HREADYIN_2 1198 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1580_2 909 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16_7[0] 1015 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram5_[6] 1394 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][15] 1118 76
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_574 1290 84
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/tckgo_2_sqmuxa_1_1 590 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[1] 1141 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[19] 1023 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3_7[3] 703 42
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_x2_3[0] 1039 54
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[26] 1202 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151_RNI6NDC[16] 694 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[4] 1760 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[92] 621 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_3[0] 820 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_4[30] 969 21
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv_1[59] 1306 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[28] 1589 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[2] 652 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31[5] 967 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1__RNIJL4V[18] 1122 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_cZ[16] 680 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[56] 1571 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_2[9] 900 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52[6] 836 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42_7_i_m2[5] 908 24
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[25].BUFD_BLK 669 21
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/validByteCntInt_d_1_sqmuxa_5 1441 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_2043 796 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_320[7] 1138 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[50] 1729 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4[0] 964 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2[4] 564 49
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_1_sqmuxa_1_RNIJTSC1 1483 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/bypass_mux_2_3_cZ[24] 759 39
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_444 1071 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0__RNIF98P[3] 1088 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/do_enq 1441 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[15] 1221 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1488[1] 1042 109
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI2TCQC1[1] 1689 60
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/hwdataReg[10] 1428 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_id_ram0_[2] 1426 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[21] 642 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/value_1 984 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[11] 1052 48
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_WSRTBAddrOffset/addrOffset_i_o5[1] 1053 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_9/ram_ram_ram1_[3] 1112 85
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/state[4] 563 139
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[61] 729 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor[8] 1016 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc_8[26] 628 81
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/overflow 1322 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/auto_out_2_a_bits_mask[0] 975 42
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_o2[1] 1174 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram0__RNI95431[3] 1008 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data[13] 686 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31[7] 854 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[11] 1012 79
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HADDR[28] 1175 42
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0_0[47] 1513 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[63] 1517 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[16] 1275 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/N_366_i 524 141
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_currState_9 1328 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[18] 679 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_10 819 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_5/ram[0][4] 1369 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[20] 1250 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_243 949 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_19_6_0_0 778 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[62] 1396 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNINA2403[2] 1526 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[38] 1490 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_T_1691_6_sqmuxa 1064 21
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/PREGATEDHADDR[28] 1331 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[88] 543 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[15] 864 108
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_2[40] 1256 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[49] 1611 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[29] 1120 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_cZ[10] 799 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[27] 1058 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[50] 723 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29[0] 920 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[36] 1760 73
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv[52] 1374 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3292[11] 894 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[11] 850 73
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HWDATA_cZ[21] 1346 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[6] 1012 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_3/ram[0][4] 1096 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_cZ[4] 814 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_2[31] 875 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_inst[30] 810 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/dcache_blocked 873 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536.N_14756_i 1037 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id_ram3_[1] 1435 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[4] 1156 142
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[26] 1121 37
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_156 1350 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[30] 1378 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1911[27] 1042 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[11] 1546 88
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[4] 1737 21
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_711 1255 72
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[11] 1211 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_req_tag[1] 766 136
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0_[5] 1058 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/un1_ibuf_io_inst_0_bits_inst_bits_50_0_a2 784 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_590[71] 940 45
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/validByteCnt_d_1_sqmuxa_1_0_a2_1 1125 63
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrAddr_d[1] 1442 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_ctrl_jal 830 142
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_346_3_0_sqmuxa 998 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNIGC7Q[28] 1106 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_495 1295 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op2_1_cZ[0] 802 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536._T_1844_i 1085 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[47] 1778 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_29_17 832 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIKTGV[60] 1236 33
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/AHBWrTranPend_d2_0 1360 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_53 618 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_132 667 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ctrl_stalld_1_0_a2_0_RNO_10 705 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[44] 1698 79
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_6_sqmuxa 1498 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/id_ctrl_wxd_0_1 725 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][45] 1274 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[22] 1123 33
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HWDATA[26] 1312 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_8[11] 955 15
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_733 1065 69
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/SADDRSEL_i_o2_0_RNIR26R[7] 1383 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNI0257[2] 878 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data[31] 630 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[10] 775 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[59] 1802 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[46] 1574 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_154[8] 804 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram1_[10] 1004 82
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[19] 1581 45
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HBURSTInt_d_4[0] 1451 51
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/haddrReg_5[15] 1204 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[49] 1315 109
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1__RNI2ETN[21] 1234 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_address[16] 864 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.awe1_0_a6 1049 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[30] 680 109
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[27] 1305 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/genblk1.axi_bridge/un1_conditioned_AWSIZE_016_RNIAVSL 965 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35[0] 436 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[20] 1258 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[21] 997 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[5] 838 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_1[10] 980 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[45] 1061 30
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/txrdy_int_RNO 1433 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[55] 1470 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[25] 694 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[50] 1020 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1__RNI0ARN[11] 1225 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiReqReg_addr[6] 833 7
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rcv_cnt.receive_count_3_i_0_o2[3] 1512 6
set_location CoreTimer_C0_0/CoreTimer_C0_0/Load[0] 1450 49
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m64_1_0 1351 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[1] 1062 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/auto_out_1_a_bits_mask[1] 973 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0_[2] 1063 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1__RNI574V[11] 1427 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_strb[7] 1150 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[14] 1189 79
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/validByteCntInt[5] 1246 76
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_HADDRInt_d_3_sqmuxa 1162 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[3] 1362 52
set_location CoreTimer_C1_0/CoreTimer_C1_0/CtrlReg[0] 1458 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0__RNI47BM[15] 1148 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data[16] 990 100
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.N_55_i 1103 54
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_2_0[10] 1235 99
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_byte[2] 1302 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_r_bits_user_0_RNI2OIM1[4] 1398 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[47] 1096 52
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDRInt_d139_0 1422 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[35] 1733 97
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_RNO[17] 1604 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s2_pc[22] 628 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[29] 1553 73
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_AhbToApbSM/ahbToApbSMState[0] 1519 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[13] 1661 106
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[42] 1268 127
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s2_speculative 898 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1[9] 981 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dtmInfoChain/regs_0 779 73
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/SDATASELInt[7] 1220 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_935_0_o2_0 722 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shift_logic_1_1[8] 814 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shift_logic_1[14] 839 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_inst[29] 681 148
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNIMFNF[14] 1005 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram4_[2] 1427 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_9[30] 933 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op2_1_1[27] 861 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[29] 1333 10
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/haddrReg_5[6] 1217 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_681_2.N_13923_i 1361 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/_T_1549_0[29] 776 21
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/nxtState_cnst_0_1[3] 1412 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1186_RNO_0[0] 878 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_data[10] 818 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_1296_0_a2_3 784 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][14] 848 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_174[3] 668 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40_7[7] 1143 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_inst_RNIL9C31_1[7] 750 99
set_location CoreTimer_C0_0/CoreTimer_C0_0/NextCountPulse_0_sqmuxa_4_0_a2 1470 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[21] 360 91
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[37] 1195 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_0[3] 851 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata[12] 815 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22_7[4] 906 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[56] 1520 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[6] 1769 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/m0_0_03_3_0 790 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[26] 1789 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[26] 1757 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[48] 1620 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[22] 1453 109
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_83 657 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_223 1012 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI0NED81[1] 1424 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81421_RNI1NMG 839 18
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[20] 1589 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[30] 838 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[31] 1498 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[13] 1161 55
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/hwdataReg[31] 1539 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0_1[25] 803 69
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_HADDRInt_d_3_sqmuxa_0 1161 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[28] 1028 55
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_2[4] 1267 81
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/d_masterRegAddrSel_i_0_1 1208 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[29] 850 27
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByteCnt_iv_2_RNO[3] 1125 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_622_3_0 752 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_252_i_o6_RNITV7G2 955 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[28] 831 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_b_bits_user_3[1] 1374 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][16] 1234 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram0__RNIQI5B[9] 1057 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1876_0 1017 36
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_validByteCntInt_14_i_a2_0 1122 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_346_2_RNO_0 985 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[16] 1716 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3008 872 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/value_1_0_0[0] 1404 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[10] 927 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s1_nack_RNIGHOG3 889 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[26] 1013 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_reg_rs_msb_0_6_i_m2[11] 778 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[35] 615 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_94 663 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28[0] 1018 13
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/validByteCnt_d_1_sqmuxa_1_0_0 1124 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[1] 836 58
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/AHBErrorReg_d_iv_i 1267 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[13] 1628 97
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/un1_parity_err_0_sqmuxa_1_0_a2 1472 27
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[4] 1466 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[0] 778 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[7] 1026 49
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[58] 1262 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc_9[22] 672 60
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/framing_error_int 1413 19
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_HBURSTInt_d_2_sqmuxa_0_tz 1415 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[17] 1298 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[28] 1577 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1084_1[26] 729 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_1296_0_o2_0_4 716 93
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[52] 1109 30
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/nxtState[0] 1301 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_724_2_RNIJEA32 1020 87
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_12 1329 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full 1319 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/_T_27_0 1323 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_53421_RNIUI2O 908 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][24] 1016 46
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/validByteCnt_d_0_sqmuxa_2_i 1170 63
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m71_1_0 1350 45
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_iv[50] 1593 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_257 1017 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_9[21] 955 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[23] 1445 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_data_RNO[31] 927 90
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_578 1372 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[13] 723 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram0_[3] 1343 103
set_location CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15_rep_RNIR3J8 1163 163
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[2] 1323 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[34] 1675 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[57] 1537 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[24] 1769 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[10] 1410 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[106] 728 76
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/validByteCnt_d_1_sqmuxa 1115 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[41] 1594 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_data[2] 812 133
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[53] 1768 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7_7[3] 847 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/_T_1549_0[18] 777 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[6] 1712 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[55] 1113 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_602_RNIMD29 721 69
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.nxtState_cnst_0_2[3] 1193 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[3] 726 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[11] 1216 25
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByte_2_1_iv_2_1[0] 1318 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/_T_1540[10] 775 18
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_validByteCntInt_14_i_a3_0 1173 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/value[1] 1064 64
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.last_nibble[4] 1217 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[11] 835 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[41] 1538 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[35] 1777 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNID42O1[16] 767 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_len[0][1] 1374 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[37] 1623 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[21] 973 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[16] 853 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/saved_address[11] 962 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_inst_RNIL9C31_3[7] 739 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/mem_breakpoint 814 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/slt_1_u 829 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.awe4 1484 99
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/validByteCnt_RNIBCAM[0] 1331 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[46] 1094 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[15] 1480 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1911[5] 1028 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[5] 1533 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[6] 1719 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_5/maybe_full_RNO 1084 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/reg_RW0_addr_0[4] 756 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/io_resp_bits_data[19] 895 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1249_a0_0[5] 967 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[57] 1539 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_7[3] 947 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[56] 1775 85
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_0[40] 1484 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[4] 722 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_346[9] 763 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_1[22] 973 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_3 851 58
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HBURSTInt_d_2[0] 1138 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full_RNI4O9M 1031 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE/do_enq 1365 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_1[13] 996 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[51] 1733 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI99E2V2[2] 1669 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/m0_4_3_0 780 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[47] 1762 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/un1__GEN_279_1_a3 803 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[4] 973 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[4] 1180 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[44] 1653 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_39 659 81
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByte_2_0_iv_1[5] 1116 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[12] 914 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[23] 1588 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_26_6_0_0 656 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[3] 1048 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0[15] 942 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_inst[22] 720 109
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_1[31] 843 109
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][11] 1131 55
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[11] 1327 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[2] 981 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_29_23 802 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[3] 1013 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_T_1563[1] 783 15
set_location CoreTimer_C1_0/CoreTimer_C1_0/Count[12] 1441 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[32] 1496 64
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_225 1358 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/maybe_full 1354 43
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/regHADDR_Z[10] 1054 97
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[33] 1140 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[17] 782 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][20] 1402 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[40] 1652 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1092[0] 715 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/value 770 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[4] 1721 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[17] 881 105
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbsram_addr_t[10] 1131 87
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2[11] 1328 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0__RNILLMP[11] 1033 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram7_[7] 1458 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_29_28 817 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_1[12] 976 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1084_1[3] 771 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/mem_reg_rs2_16_0[15] 959 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292_7_1_0[0] 1042 75
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/NxtPrdata_5_0_a2_0[3] 1449 30
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[17] 1304 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_3[27] 1066 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNIISRO3[7] 798 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[19] 626 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNIV8UJ[22] 1135 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/io_resp_bits_data[26] 939 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[17] 1160 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec 788 45
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/count_19_iv_63_i_0_o2_0 609 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data[8] 599 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[16] 1128 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/auto_out_2_d_ready 1149 96
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByteCnt_iv[1] 1330 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram2_[7] 1411 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram1_[2] 1471 142
set_location CoreTimer_C0_0/CoreTimer_C0_0/PrdataNext_1_0_iv_i_0[1] 1480 33
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[6] 1615 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[62] 951 102
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_525 1488 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram0__RNIIA5B[5] 1065 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[26] 1806 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/state_srsts_0_a0_0[6] 674 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2[3] 890 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[27] 1808 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[47] 1281 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_136[1] 1113 130
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[34] 1171 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1[13] 883 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[44] 1662 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89305_5_RNIBFIA1 861 12
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_x2_2[0] 1041 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[9] 1143 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram3_[1] 1379 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[5] 1509 106
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_451 1388 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2391_0[34] 1142 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_T_1691_52[1] 1044 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38_7[1] 907 24
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv[22] 1282 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_strb[0][0] 1290 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[21] 1140 55
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv[60] 1595 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data[30] 651 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[20] 1768 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15_7[3] 848 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/full_RNO 1135 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[36] 1282 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNIPK1V[27] 937 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_inst[7] 883 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[0] 882 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[19] 1716 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNIQJA51[9] 1315 27
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_validByteCntInt_d21_2_2 1074 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[26] 1106 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[20] 1695 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_590[40] 988 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data[30] 469 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_492 1187 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[9] 1622 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram1_[9] 1075 70
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv[56] 1270 84
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg_RNO[1] 1102 69
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d_2[18] 1263 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1315_0 686 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/maybe_full 977 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_cZ[14] 863 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[20] 1677 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[22] 890 64
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[51] 1363 73
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG3_7 1320 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[12] 1657 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_11_RNO[27] 957 24
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv_0_0[61] 1318 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_320[1] 1104 82
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[32] 1563 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[46] 1631 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[23] 767 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[15] 689 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/id_rs_1_cZ[18] 830 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1336[64] 840 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292_lm_0[5] 707 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[5] 1531 64
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_2/R_ADDR_3_inst 1235 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[44] 1566 118
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_204 1505 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][1] 1027 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[18] 987 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[5] 1018 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[24] 1621 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNIK0461[10] 1202 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_address[8] 944 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/id_rs_1_cZ[2] 931 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[16] 1707 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151_RNIJ4DT2[28] 706 96
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/SIZEReg_d_i_m2[2] 1118 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_2_0[19] 724 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[24] 977 58
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HADDRInt[4] 1218 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[29] 1009 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_174[1] 853 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38_7[7] 997 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[12] 1638 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[27] 995 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiReqValidReg_RNO_0 740 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_1 808 16
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.nxtState_cnst_i_2[1] 1196 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNIFEFU[4] 993 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s1_req_addr[1] 799 136
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_2_0[10] 800 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_451[2] 940 40
set_location CoreTimer_C1_0/CoreTimer_C1_0/CtrlEn_0_a2 1425 33
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[13] 1520 54
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/HWDATA_0_a2[12] 1311 69
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[31] 1113 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram0_[4] 1001 52
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_340 1373 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/id_rs_1_cZ[29] 797 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp_ram_resp_ram1_[3] 970 94
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_T_648_0 1127 87
set_location CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/m29_0_a2 1449 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_169[28] 823 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/auto_in_d_bits_error 1154 99
set_location CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/m12_0_0 1454 36
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[56] 1214 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/tlb/un1_io_req_bits_vaddr_5_2 884 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[29] 1264 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_0[20] 862 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/uncachedReqs_0_tag[0] 912 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[47] 1760 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[12] 1217 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[5] 1040 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[23] 869 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNI9KCI[15] 906 60
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/HWDATA[28] 1392 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[53] 1781 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_out_1_a_bits_mask[5] 1260 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shift_logic_1[16] 824 102
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[7] 1154 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/release_state[5] 992 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2205_3 747 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[18] 1414 103
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[59] 1012 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_612 918 48
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/nxtState_cnst_0_a6_5[0] 1427 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_1508_1_u_1 631 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram0__RNIB5111[9] 933 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNIC5A51[2] 1284 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/auto_out_0_a_bits_mask[0] 866 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[21] 1726 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/state_RNO[2] 943 120
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/_T_1690_0 1018 33
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/currState_tr5_i 1347 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[4] 1071 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1[2] 864 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram7_[4] 1468 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_2_0[16] 679 63
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d[23] 1239 42
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d7_i_o3 1338 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_1296_0_a2_5_13_7 741 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_154[12] 828 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_645_v_0[1] 1051 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_replay_r 788 57
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_87 1243 75
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_213 1366 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/un1_value_1_2 1321 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_53501 738 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram0_[1] 1452 82
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_RNO[18] 1444 3
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_AhbToApbSM/ahbToApbSMState_RNO[2] 1416 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[6] 957 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_2[26] 720 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2391_0[39] 1126 90
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[36] 1338 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1084_1[5] 816 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[47] 1783 64
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_3[46] 1530 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data_223_fast 813 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[29] 1216 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[2] 793 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[29] 1047 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1[0] 816 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[59] 1779 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[29] 1532 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/busyReg_2_RNO_0 735 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1[25] 895 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_cZ[21] 863 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNILQMJ[22] 982 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata[30] 705 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_1[26] 931 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292_lm_0[0] 962 93
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13_7[2] 916 15
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA_RNO[2] 1502 63
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByteCnt_iv_1_RNO[1] 1138 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[15] 1056 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_346[5] 734 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/count[2] 945 115
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HWDATA[18] 1219 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1__RNIFJ6V[25] 1118 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45_7[5] 955 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[31] 880 118
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/valid_3 937 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/_T_466_1 947 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_r_bits_user_0_cZ[1] 1394 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[13] 901 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_address[21] 1049 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[0] 983 28
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HADDRInt_d_2_sqmuxa_4 1337 60
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/currState_tr22_i 1290 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[51] 925 60
set_location CoreTimer_C1_0/CoreTimer_C1_0/CountPulse_RNIKVEN2 1348 9
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/SDATASELInt_RNO[15] 1151 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][10] 1352 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[21] 1697 70
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA[27] 1324 25
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[17] 1285 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_mask[2] 1106 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[12] 1355 160
set_location CoreTimer_C1_0/CoreTimer_C1_0/PreScale[8] 1533 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_last_ram6_[0] 1428 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_31/q 746 25
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[43] 1429 36
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/HWDATA[31] 1386 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/state_srsts_i_o2_0[3] 865 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_cZ[22] 861 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[24] 878 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[43] 1136 112
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m11 1355 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][49] 1244 13
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg[16] 1262 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_41701_0_a2 947 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27_7[5] 921 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[18] 1146 157
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_source_1[2] 1092 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[21] 1486 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_1296_0_a2_6_1 728 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/genblk1.axi_bridge/conditioned_ARSIZE[0] 1354 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[1] 780 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[6] 1321 124
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_77 1351 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][12] 1068 55
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HRDATA_RNIJQ7S[20] 1572 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[3] 1528 85
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a6[1] 1030 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[5] 1459 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/errorUnsupported_iv_RNO 836 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op1_1_0[15] 777 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[49] 965 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[53] 1761 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[7] 1159 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_753_7[2] 1127 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[14] 926 84
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4_0[17] 1582 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[37] 558 106
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByteCnt_iv_RNO[1] 1329 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_pc[26] 734 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_7[17] 925 21
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c14_0_0 1231 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/value_1 1139 91
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA_RNO[19] 1220 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_2/maybe_full_RNO 1139 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.awe0 1139 96
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA[14] 1396 16
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_validByteCntInt_d_6_sqmuxa 1137 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_2638 948 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1__RNIGSTN[28] 1405 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_0[12] 978 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_672_RNO 1390 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/maybe_full_RNO 1081 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1084_1[28] 818 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_address[19] 974 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[36] 1081 33
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[13] 1070 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[48] 1681 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc[11] 783 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[48] 1622 70
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_i_m6[2] 1274 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[55] 1511 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[17] 1586 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiReqReg_op[1] 543 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_pc[7] 984 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_1[14] 966 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI1FOPS[1] 1653 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s2_hit 771 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1[21] 954 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_T_403 1051 63
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[59] 1012 34
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/AHBWrTranPend 1259 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr[4] 899 78
set_location CoreTimer_C0_0/CoreTimer_C0_0/NextCountPulse_0_sqmuxa_0_a2_0 1466 36
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_29 1070 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_1[16] 846 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[2] 982 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/_T_127 699 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[22] 1349 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_285_0 1076 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2137[8] 1239 121
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr[10] 829 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[2] 1051 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[9] 1237 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_582_RNIHHM16[33] 1041 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[15] 831 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram1_[10] 649 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram0_[7] 1401 97
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[15] 1121 13
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_117 1273 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[0] 1468 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_4[25] 684 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1084_1[19] 742 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[11] 1050 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_645_v[15] 1059 42
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d[40] 1280 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0__RNIAC5P[19] 1225 45
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_HBURSTInt_d_2_sqmuxa_1 1411 54
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByteCnt_0_iv[7] 1134 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/un1__T_294_1.CO1 1010 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[30] 1696 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[8] 737 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_last[0] 1087 37
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_234 1322 42
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/regHADDR_Z[9] 899 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNITMF7V[1] 1763 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[10] 869 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1754[1] 1016 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[46] 1560 85
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrAddr_d[0] 1481 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_error_0.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error_ram0_[0] 1052 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[10] 1674 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNIT4SJ[12] 1112 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_0[3] 965 90
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_currState_5_0 1515 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s1_speculative_5_u 975 39
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_10_sqmuxa 1247 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s1_req_addr[8] 684 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_169[29] 823 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1854_1_0[4] 774 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_607_6[3] 982 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_669_1.CO1 921 42
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_221 1375 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27[6] 913 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1172_0_sqmuxa 850 57
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_RNO[22] 1595 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_T_457[2] 1122 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[19] 1698 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[11] 817 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc[8] 891 34
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/raddr_c_6[8] 1238 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[57] 1475 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_940[0] 1124 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data_i_m3[12] 1146 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4[8] 711 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[63] 1497 97
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/currState[0] 1301 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[12] 1659 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_172 850 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][21] 1233 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/maxDevs_0_4[3] 952 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[41] 1601 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor_6[13] 989 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI434U[9] 1184 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_14 626 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_17[0] 923 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2148 753 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][21] 1199 31
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/AHBRdDone_edge_RNI4MSK 1106 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[25] 1706 55
set_location CoreTimer_C0_0/CoreTimer_C0_0/Count[30] 1451 55
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/validByteCnt_d10_5 1390 60
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_2[59] 1554 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[24] 1210 49
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_152 1229 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[31] 1151 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[3] 631 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[9] 1141 42
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_o2[2] 1421 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/un2__T_804lto5 734 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[54] 1478 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[51] 1767 124
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23[7] 907 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI9VNMV2[2] 1619 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[45] 1541 70
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_wrFIFORdAddr_d18 1519 57
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_429 1326 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mscratch[27] 796 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI9R69V2[2] 1568 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[61] 1675 73
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_642 1581 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/irReg/reg$[4] 719 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10_7[5] 898 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[1] 1472 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12_7[2] 991 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[5] 994 72
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[41] 1436 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_inst[23] 668 136
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_1619 775 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[20] 834 69
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByte_2_1_iv_2[1] 1058 72
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByte_2_1_iv_0[1] 1317 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[44] 1652 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf[2] 1022 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][53] 1241 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171[25] 779 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2205_1 706 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram1_[3] 1302 49
set_location CoreTimer_C0_0/CoreTimer_C0_0/Load[22] 1561 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_replay_r_1 797 63
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/AHBErrorReg_RNO 1104 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[62] 1681 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor[16] 859 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_792_2.SUM[2] 1414 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNIOAVV[2] 1010 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[34] 1663 76
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_2[21] 1260 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE/ram[0][0] 1110 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[16] 877 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[27] 1789 85
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/tckgo12_0_0 607 15
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv_0_1[59] 1305 87
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[1] 1288 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIBTU0V2[2] 1617 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_11_RNO[6] 983 6
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByteCnt_iv_0[3] 1115 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_1[21] 681 55
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/validByteCntInt[5] 1468 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_2[3] 851 28
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/regHBURST_Z[2] 1206 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[28] 1054 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][9] 1136 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferWrEnMaybe_48_RNIBEO6 838 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_154[29] 990 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[62] 1695 94
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_8[24] 994 30
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_149 1320 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[17] 1051 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_b_bits_user_0_2[2] 1364 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_616_7_0[2] 999 117
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_872 965 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIJTQBQ2[2] 1428 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[41] 1552 70
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_359 1511 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[2] 725 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[10] 1650 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/_T_1275 954 6
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/count_19_iv_0[3] 548 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_replay 662 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_sn_m6_i_o2_RNI6Q6I6 877 57
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_3[44] 1535 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[37] 1621 88
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_1_sqmuxa 1108 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/m0_2_3_0 646 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_590_i[80] 1166 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_T_1453 1026 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[2] 1036 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[21] 842 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44_7[5] 930 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0__RNINRQP[30] 1159 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[17] 1584 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1__RNIDH6V[24] 1053 51
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv_1[54] 1340 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[33] 1509 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9[4] 965 13
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA_RNO[14] 1512 36
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_474 1199 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_replay 692 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[27] 932 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[51] 1730 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/un1_ibuf_io_inst_0_bits_inst_bits_30 810 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[30] 984 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/commandRegIsAccessRegister_5 966 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data[17] 548 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151[28] 930 109
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[1] 932 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_1296_0_a2_6 725 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[2] 696 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[20] 1159 99
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrAddr_d[0] 1184 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2262[0] 1137 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[17] 1592 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171_i_m2[6] 759 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/bypass_mux_2_3[31] 800 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/m0_4_0_0 656 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_1598_0_o2_0 780 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27[2] 905 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_cZ[18] 679 69
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[26] 1546 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/do_enq_0_a3_1 1078 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[7] 1104 6
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA[28] 1581 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1482[6] 949 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/grantIsUncachedData_RNIF92R1 844 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferAccessVec_0 820 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7147_0_a2_1_a2_RNIC30B3 909 15
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/wrFIFORdAddr_d112 1405 45
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/haddrReg_5[2] 1409 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_pc[29] 748 130
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/value[1] 1361 118
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s1_flush_validc_2 797 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[37] 1545 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[37] 1599 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3_7[6] 982 45
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/currState[3] 1269 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[36] 1707 64
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UDRUPD 596 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[59] 1155 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIJN8QV2[0] 1631 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[82] 709 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr[30] 852 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_12[0] 956 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52[0] 541 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[44] 1664 82
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXIOutReg/BVALID 1439 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNI5IEI[22] 1083 60
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_1_iv[29] 1277 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNI5FUJ[25] 1047 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/io_deq_valid_RNIEMNS 941 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2391[38] 1066 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[55] 1375 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[13] 1486 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_150[25] 788 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[19] 1170 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIKNAV[33] 1328 33
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[61] 1377 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_1[28] 853 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNIL8192_3[6] 656 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_453_RNIQVLF 960 63
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_2_1[0] 1497 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55[3] 874 31
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HBURSTInt_d_5[1] 1448 51
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv[6] 1118 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[12] 1629 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_618_RNIO9JF2 907 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNI3GN01[3] 1060 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_pc[3] 823 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_hartsel[6] 786 19
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDRInt[4] 1301 49
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/SDATASELInt_RNO[10] 1203 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[28] 875 120
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[9] 917 96
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/nxtState_cnst_0_0[2] 1438 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/count[1] 930 136
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_15_sqmuxa 1234 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[9] 1533 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_1[11] 876 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/state_srsts_0_a4[4] 798 126
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram2_[1] 1410 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[53] 1793 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferWrEnMaybe_36_RNIPCKC 821 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1548.ALTB[0] 1036 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0_[6] 1367 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram1__RNIT5IK[9] 1082 75
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HADDRInt[17] 1229 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1580_8 891 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNIB6VP[28] 1574 54
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[40] 1521 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferWrEnMaybe_20_RNI1CO6 832 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_T_471 1090 64
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_0_0[62] 1545 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr_cnst_0_a2[1] 812 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[44] 1328 16
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m26 1354 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s1_req_tag[1] 846 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[9] 1621 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[58] 1601 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/_T_28 1162 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[0] 1128 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[29] 892 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[15] 989 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2200_NE_0 741 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[1] 966 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv[20] 780 138
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[29] 1018 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[28] 928 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/un2__T_804lto5_1 701 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[18] 630 37
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HRDATA_RNIJCRK[5] 1585 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_a3_2[10] 957 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/_T_1714_2 1017 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[5] 787 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[7] 1038 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[8] 909 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_64221 912 9
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/validByteCnt_d_1_sqmuxa_1 1061 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/ll_waddr_RNIF7OP[0] 742 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[10] 1279 34
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByteCnt_iv_2_RNO_0[2] 1040 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3027[3] 657 94
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[12] 1373 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171[11] 754 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2254_1 738 102
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[47] 1517 48
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/currState_tr7_0_a3 1535 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[20] 978 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_pc[29] 712 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[33] 1482 64
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HSIZEInt_d_ss0 1144 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1112_0[1] 1059 27
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[54] 1100 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNIKN3C[17] 1061 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0_rep_Z[38] 675 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI0NE61[61] 1206 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_9[28] 959 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_GEN_257_0_sqmuxa 875 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14[0] 857 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/maybe_full_RNO 1124 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46_7[7] 898 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor_6[16] 907 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram0_[2] 1005 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_last_ram0_[0] 1326 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[45] 1670 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][20] 1053 49
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a2_0_0[0] 1029 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/un2__T_804lto8 690 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[25] 1124 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_id.awe2 1433 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1919[28] 1026 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/data_hazard_mem_i_o2_2_1 754 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/completedDevs[31] 1048 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/reg_RW0_addr_0[10] 869 90
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_state_0_sqmuxa_0_a2_0_a2 1454 24
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByte_2_0_iv_0[3] 1316 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[54] 1483 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[1] 847 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_rs2[23] 1093 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[39] 1425 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0_1[8] 792 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/bypass_mux_2_3_cZ[5] 814 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram1__RNI1GAJ[5] 1381 69
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.nxtState_3_sqmuxa_2 1172 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data[29] 923 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/pstore1_mask[2] 904 121
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/release_state_ns_i_0[1] 955 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1919[3] 1012 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[60] 1801 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[14] 1024 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151[24] 736 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[17] 744 24
set_location CoreTimer_C0_0/CoreTimer_C0_0/NextCountPulse_0_sqmuxa_5_0_a2 1318 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6[3] 808 37
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m6 1315 54
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.last_nibble[2] 1313 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[37] 1582 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][22] 1189 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIQCCSC1[1] 1646 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[14] 611 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33_7[6] 1012 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[5] 1217 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.awe1 1128 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.awe1 1364 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s1_req_addr[0] 722 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[37] 1580 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_90_RNICMNF4 797 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_GEN_26_4_2_0_RNO 1121 84
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg_d_i_m2[19] 1086 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/a_data_Z[2] 808 133
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/mem_reg_rs2_16_cZ[27] 910 126
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_1[21] 953 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2256_1 843 90
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_state_s0_0_a2_0_a2 1460 24
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_302 1336 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_replay_4 687 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40_7[2] 1017 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s2_replay_RNIGRMA 820 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv[30] 917 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[0] 921 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_1[17] 822 106
set_location CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/m82_0 1543 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0[5] 729 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf[1] 924 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata[2] 888 90
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByteCnt_d_2_sqmuxa_6 1011 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_1[26] 812 100
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_754 1202 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_2_0[8] 812 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3_7[7] 858 24
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA[10] 1695 64
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg[2] 1306 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_2_0[15] 694 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_1[21] 946 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[21] 691 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_451[3] 891 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram1__RNIBR4I[12] 1068 75
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[22] 1119 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_RNO[9] 888 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_1[10] 982 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIL9VLR2[2] 1463 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram7_[4] 1436 91
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[20] 1167 127
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un31lto1 1400 48
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[45] 1516 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1[13] 881 84
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[6] 1683 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[9] 1657 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_23 786 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47_7[0] 890 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5[7] 478 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[27] 1767 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_strb_i_0_RNIOQD91[1] 951 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[13] 1614 76
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/controlReg1[3] 1314 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[27] 1794 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_294[3] 943 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/value_1[1] 1405 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[26] 1792 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_address[17] 863 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[48] 1653 88
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/IDReg_d[0] 985 135
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_r_bits_user_0[1] 1112 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/wdata[5] 681 42
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/validByteCntInt[9] 1075 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[41] 740 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1911[31] 1045 45
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m22 1366 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNICF3C[13] 1196 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[59] 1757 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28_7[1] 1007 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_12[3] 953 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ctrl_killd_0_RNIC1M71 781 87
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_368 1242 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[54] 1482 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102633 828 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/full 968 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[23] 917 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_0[2] 768 60
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrAddr_d_1_sqmuxa_1 1221 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/un1__T_294_1.SUM[3] 1017 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_address[23] 1155 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/io_imem_resp_bits_data_i_0[21] 822 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_debug 862 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_inst[9] 1080 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/do_enq 1352 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0][11] 973 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5_7[3] 915 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[11] 1546 91
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/validByteCntInt_d[8] 1343 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIN4GER2[0] 1617 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[0] 1479 73
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/HWDATA_0_a2[14] 1263 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[54] 1485 97
set_location CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/xhdl1.GEN_BITS_1_.gpin2 1260 19
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDRInt_d_0_sqmuxa 1438 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_3/do_deq_3 1083 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[11] 1554 91
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[26] 1376 118
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_606 746 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[39] 1511 73
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/currState_tr19_2_a3_0_a2 1096 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[56] 1769 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mtvec[22] 608 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_563 1028 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[4] 1759 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[2] 819 76
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[24] 1650 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/wdata[19] 756 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[5] 1434 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][48] 1368 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/tlb/ma_ld_array[5] 891 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[4] 738 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/enables_0_1 1054 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram1_[5] 1407 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_1296_0 722 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0_1[3] 826 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2391_0[37] 1122 90
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/HRDATA_3[27] 1530 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_179[19] 962 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[34] 1308 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/io_imem_resp_bits_data_i_0[24] 757 84
set_location CoreTimer_C1_0/CoreTimer_C1_0/Load[29] 1576 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_76 656 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/ll_waddr[0] 741 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[57] 1557 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_12_RNO[8] 957 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_2/value_1 1193 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data[0] 575 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_user[1] 1342 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[54] 1129 54
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_0[17] 1285 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171[10] 751 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28_7[7] 1134 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[52] 968 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[11] 1539 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[58] 1797 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][4] 1097 61
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/IDReg[1] 1699 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data[18] 914 118
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/beatCnt_RNINQOQ6[4] 1094 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/_T_22_0 958 42
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_0/R_ADDR_0_inst 1562 55
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/LENReg_RNILHG91[3] 1385 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/reg_RW0_addr[0] 743 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1336[48] 936 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s1_req_addr[15] 655 124
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_9[20] 981 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[14] 925 45
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_0[19] 1266 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_5/ram[0][3] 1104 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39[2] 1064 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_266_7[0] 984 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[28] 985 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/state_nss_i_i_o2[0] 818 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_748 1369 78
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_bit_sel[2] 1535 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3292[15] 717 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[60] 1783 85
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_1[54] 1584 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_valid 871 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_7/maybe_full_RNO 1090 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[6] 1733 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc[27] 555 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[6] 1123 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_2[12] 885 87
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/NxtPrdata_5_0_a2[4] 1444 30
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_246 1342 72
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_byte[7] 1558 70
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_beatCnt_1_1.beatCnt_d_i_o4_RNI881E[1] 1461 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[2] 1573 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[0] 944 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_ctrl_alu_fn[0] 952 139
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_1936 783 90
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/HWDATA[16] 1556 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_1296_0_0 723 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI1GADV[1] 1772 69
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_sel.tx_4_iv_0_a2 1317 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_15_6_0_0 756 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data[29] 820 139
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/_T_22 1343 87
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrEnReg 1118 10
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv_5[55] 1272 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][33] 1165 79
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_11 1424 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[15] 758 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_data[9] 1000 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shift_logic_1[27] 786 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/_GEN_22_5 1367 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram0_[1] 1409 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[4] 1008 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram1_[5] 1128 115
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv_1[53] 1287 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[35] 1729 94
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[23] 1201 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNI3CIS_0[31] 790 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[19] 1278 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dtmInfoChain/regs_14 717 61
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrAddr_Z[3] 1479 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[4] 1612 31
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/currState_tr7_0_a3 1103 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data[31] 666 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNI6VIM[18] 1138 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id_ram1_[0] 1440 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[50] 1719 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12[5] 290 112
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_607 1359 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/lrscAddr[21] 734 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1__RNI2CRN[12] 1266 45
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/m3_0_4 1224 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_14_v[2] 829 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/_T_22 1129 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/auto_out_a_bits_mask_3_968_i_0_a2 1075 54
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_4_0[4] 1267 78
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_wrFIFORdAddr_d115_1 1473 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data[9] 642 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram3_[5] 1560 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_last_0.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_last_ram0_[0] 1080 100
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/state[3] 533 139
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2153[2] 1089 127
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_7/ram[0][3] 1382 79
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_747 1076 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNICVA61[49] 1125 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1575 747 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[24] 1090 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_T_6583 1016 30
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[6] 1164 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[22] 841 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/reg_RW0_addr[7] 866 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/un1_ibuf_io_inst_0_bits_inst_bits_35_0_a2_0_RNICR771 742 84
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_validByteCntInt_d_6_sqmuxa 1414 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[37] 1573 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_8/ram[0][5] 1095 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/ramout[3] 988 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_4/un1_value_4 1369 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[22] 1307 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[12] 1196 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7147_0_a2_0_i_o2 803 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[59] 1260 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiReqReg_addr_0_sqmuxa_0_a2_0 770 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_cmdtype[1] 966 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_0[21] 859 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[0] 1517 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNIHC1V[23] 1002 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferRdEn_44_0 814 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram7_[6] 1395 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[35] 1776 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0_1[19] 657 72
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_332 1376 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43_7[5] 922 33
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_rdFIFOWrEn_1_sqmuxa_tz 1466 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[11] 928 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[1] 1216 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/genblk1.axi_bridge/un1_conditioned_AWSIZE16 1275 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[9] 925 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata[1] 908 87
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/hwdataReg[20] 1333 103
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/SDATASELInt_RNO[3] 1369 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_param_ram1_[9] 1298 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_1[7] 801 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_47021_i_o2_RNIV0ME 908 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[11] 718 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0__RNILF8P[6] 1182 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_reg_rs_lsb_1_6_i_m2_2[0] 736 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_0[2] 995 9
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/currState[0] 1302 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/ll_waddr_RNIJBOP_2[2] 728 99
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[33].BUFD_BLK 699 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_1[27] 804 66
set_location CoreGPIO_OUT_C0_0/CoreGPIO_OUT_C0_0/xhdl1.GEN_BITS[2].APB_32.GPOUT_reg[2] 1321 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[16] 488 25
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByteCnt_0_iv_0[0] 1055 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_T_639[1] 1019 25
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m11 1097 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_r_bits_user_sn_m4_0_a3 1111 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram6_[5] 1351 25
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[48] 1589 49
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[38] 1344 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram[0]_RNIFC536[3] 1401 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[19] 1076 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_2753_7[9] 973 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIFCDBQ2[2] 1423 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[34] 1675 85
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA_RNO[0] 1456 33
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_rdFIFOWrData_5_sqmuxa_RNIH79H 1573 45
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_388 1064 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[10] 908 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1603.ALTB[0] 1065 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/saved_size[2] 962 37
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m3 1101 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292[4] 1031 55
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_370 1312 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[53] 1762 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[12] 895 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[22] 1600 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id_ram5_[2] 1318 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_data[28] 591 40
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/count_19_iv_63_i_0_o2_1 623 12
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_14_sqmuxa 1496 45
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbsram_addr_t[4] 1175 36
set_location CoreTimer_C0_0/CoreTimer_C0_0/PreScale[0] 1571 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[31] 1167 90
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrEnReg 956 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_address[10] 1218 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNI12T11[20] 1177 87
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_721 1142 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[17] 1607 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[2] 1350 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[31] 1273 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_11[27] 956 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_9/ram_ram_ram0_[2] 1114 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_735 1018 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[7] 1547 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[53] 969 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[45] 1174 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_645_v[14] 1079 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89401_0_o2_RNIA9O5 933 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_3[11] 857 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_0[4] 718 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[57] 1561 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0[8] 740 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[52] 1772 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2160[23] 713 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNIQA861[31] 1054 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNILOKJ[13] 985 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[6] 1243 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram0__RNIECK84[3] 1290 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/_T_26_i_o3_0_4 948 72
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_7_sqmuxa_1 1268 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mtvec[23] 695 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[58] 1799 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][3] 1217 88
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_nxtState155_1 1197 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_0[26] 923 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[3] 926 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[35] 1387 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[25] 1089 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI5C2DV[1] 1655 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram2_[3] 1681 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[21] 1324 136
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/wrFIFORdAddr_d112_RNIAGVN1 1477 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[23] 1613 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s2_tl_error 644 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/pstore1_addr[2] 1040 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram1_[7] 1077 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][45] 1388 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/logic$[1] 967 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[31] 1360 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[2] 1207 25
set_location CoreTimer_C0_0/CoreTimer_C0_0/CountPulse 1476 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[4] 1339 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/_T_1398[0] 716 25
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_state_ns_0[4] 1434 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_346[8] 752 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44_7[3] 698 57
set_location PF_INIT_MONITOR_C0_0/PF_INIT_MONITOR_C0_0/I_INIT 508 2
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[0] 1468 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_store 648 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[8] 1013 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[22] 1589 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data[27] 716 55
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/validByteCntInt_d[7] 1371 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI5CUCV2[0] 1654 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_10[0] 1007 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_93_7_RNO_0 807 114
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[51] 1334 27
set_location CoreTimer_C0_0/CoreTimer_C0_0/Load[24] 1634 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[1] 1038 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram0__RNIS9431[6] 996 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[15] 1063 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_r_bits_user_0_RNI0MIM1[2] 1401 72
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA_RNO[16] 1374 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[46] 1571 85
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/UTDODriven[0] 620 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][57] 1204 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[56] 1203 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4_7[6] 600 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0_7_i_m2[7] 1006 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1[1] 968 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIS8A0D1[1] 1773 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_id_ram6_[2] 1409 61
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_nxtState_0_sqmuxa_3_RNO_0 1171 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr_m1_2[7] 864 69
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_addrOffset_4[0] 1052 57
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv[62] 1297 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1084_1[10] 819 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1911[22] 1052 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[13] 1064 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0_1[9] 769 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[57] 1055 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf[0] 992 34
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/tx_hold_reg[1] 1651 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s2_pc[13] 859 124
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/id_rs_1[26] 831 87
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/validByteCnt_Z[3] 1345 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_12[2] 961 15
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_8_sqmuxa 1499 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[16] 1739 94
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[45] 1664 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_5[23] 938 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[22] 771 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv[31] 998 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_799[8] 1024 111
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HADDR[29] 1084 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0__RNIB58P[1] 992 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram1__RNISU6V[9] 1453 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[27] 1046 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNIR4UJ[20] 1129 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[43] 1678 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[25] 1184 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/irReg/reg$[1] 710 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[30] 760 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_421_1_sqmuxa 1276 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_replay 662 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[6] 1133 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[25] 1006 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data[15] 789 6
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_2_0[0] 1264 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[31] 889 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2228_NE 740 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3_7[2] 861 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[21] 1214 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[54] 1290 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.awe1 1028 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[45] 1221 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.awe3 1409 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[50] 1803 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151[9] 685 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[21] 1722 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[45] 1422 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[14] 1690 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[47] 1427 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/maybe_full_RNIBEMA1 930 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[8] 1056 55
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_637 1506 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_1296_0_a2_23 715 93
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HWDATA_cZ[16] 1350 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/io_deq_bits_address[12] 942 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47[3] 685 34
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA[18] 1417 43
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_631 1519 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op1_1_0[25] 863 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/maybe_full 1355 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_address[10] 1066 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43_7[1] 918 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[47] 1776 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/idcodeChain/regs_13_0 691 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_T_298_7[2] 1032 72
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_6_sqmuxa_2 1233 99
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/regHADDR_Z[16] 1252 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[46] 1567 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/d_first 906 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/_T_28_NE 1470 78
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_validByteCntInt_d_1_sqmuxa 1412 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[9] 970 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_size[0] 1338 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/auto_in_r_bits_last_6 1486 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data[5] 812 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor[31] 1076 109
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1_7[4] 1006 21
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_111 1036 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/io_resp_bits_data[23] 893 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1084_1[9] 792 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_1[15] 866 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/uncachedInFlight_0_1_sqmuxa 932 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_2 817 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[29] 1573 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[9] 1628 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_9/value 957 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[24] 841 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_enq_ready 1324 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3503_4_sqmuxa_0_a2 958 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/auto_in_0_d_bits_size[2] 928 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/empty 1325 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ctrl_stalld_3_0_a2_1 760 84
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HADDRInt[23] 1127 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[19] 1081 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/id_rs_1_cZ[7] 794 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_655 923 36
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_502 1355 99
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[7] 1596 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][46] 1044 28
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/SDATASELInt_RNO[12] 1128 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram1_[3] 1221 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[15] 980 76
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2[0] 1362 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[2] 1160 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_sn_m20 748 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[16] 1005 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_pc[16] 737 121
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[5] 1548 64
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByteCnt_d_2_sqmuxa_8_iv[0] 1114 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/do_enq_0_a3 1077 84
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[34] 1274 52
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/regHADDR_Z[12] 1364 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_511[3] 1009 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIA96V[10] 1393 3
set_location CoreTimer_C0_0/CoreTimer_C0_0/NextCountPulse_0_sqmuxa_8_0_a2 1467 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/a/ram_opcode[0][0] 1249 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[3] 1200 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[12] 1056 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42[3] 913 28
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_0_0[56] 1547 30
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.hreadyout_d 1210 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_inst[24] 923 133
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[11] 1591 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/genblk1.axi_bridge/conditioned_WSTRB_0[2] 1283 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/_GEN_22_6_0_a3_1 1077 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/reg_RW0_addr[2] 735 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_T_2017 945 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram0_[6] 1252 46
set_location CoreTimer_C1_0/CoreTimer_C1_0/Load[27] 1272 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram6_[7] 1408 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNISEA61[41] 1177 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[10] 818 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_33 621 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_281_iv_0_0_RNO 790 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18[3] 668 76
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_AhbToApbSM/ahbToApbSMState[2] 1138 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram3_[7] 1406 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/un1_RW0_wmask_3_i_m3_2_0 926 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_46941_RNI12JL 1026 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[27] 1606 141
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[63] 1518 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[36] 1714 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[25] 1690 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_8 676 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3327_40_1 921 87
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_shift[3] 1150 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiReqReg_data[18] 1046 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81301_i_o2_RNIO0IF 842 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[5] 1210 25
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[0] 1180 63
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg_d_i_m2[6] 1092 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[46] 1570 85
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HBURSTInt_d_3[0] 1126 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s2_pc[15] 647 67
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_763 1240 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[29] 1202 72
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HADDRInt[29] 1127 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/in1_xor_in2[24] 837 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[21] 1189 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIMEM0D1[1] 1470 60
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[51] 1529 31
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbsram_addr_t[5] 1308 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram1_[6] 1396 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_pc[14] 897 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[14] 1177 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dtmInfoChain/regs_16 653 43
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/haddrReg[7] 1205 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_0/q_RNINN6P 713 24
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m64 1089 54
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_672 1338 60
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/HADDR_d[9] 1315 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/tl_out_a_bits_param_cnst_i_a2[0] 872 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_14_v[7] 782 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[56] 1803 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/blockUncachedGrant_6_0_o3 871 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNI28DV[49] 1304 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_1593_i_0_1 755 96
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[19] 1302 60
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrAddr_Z[0] 1331 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNI54R11[13] 1178 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[0] 1014 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[12] 1704 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI17U9V[1] 1696 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[7] 872 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_368 1134 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_data[24] 890 145
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/saved_address_Z[4] 934 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram1_[5] 1055 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_6/ram[0][3] 1258 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1433 888 63
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[61] 1299 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/io_out[17] 822 105
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[10] 1415 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[19] 1703 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19_7[2] 860 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata[10] 891 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/do_enq 1090 57
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_2_0[3] 1236 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[28] 1163 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[10] 1665 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[7] 1573 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id_ram4_[0] 1478 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_o3[28] 978 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[17] 906 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op1_1_0[6] 810 90
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.wrFIFORdAddr_d_1_sqmuxa_1 1195 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][6] 1213 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[2] 1629 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram1_[5] 912 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[0] 972 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/wdata[7] 838 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_cZ[11] 836 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40_7[6] 1031 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSWrEnMaybe 812 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24[6] 1073 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram0_[6] 1461 82
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[55] 1656 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[13] 1694 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dscratch[31] 754 49
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDR_cZ[29] 1247 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/killm_common 799 63
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_rdFIFOWrData_5_sqmuxa 1484 51
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_179 1516 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[12] 1658 82
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/validByteCntInt[9] 1343 61
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrAddr_d[3] 1438 78
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_397 1286 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[38] 1525 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[61] 1022 16
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.validByteCntInt_d_RNO_0[11] 1247 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[34] 1677 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[40] 1559 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_1/ram[0][2] 1104 97
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_42 1363 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_2[27] 711 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0__RNIHLIV[0] 1165 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[51] 1732 61
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[41] 1019 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_1[30] 817 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_30_6_0_0 779 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[5] 1686 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12[1] 962 7
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_0[11] 1301 84
set_location CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/m94_0 1305 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[18] 987 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[16] 975 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[26] 1789 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[22] 1631 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_cZ[12] 857 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[20] 1698 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferWrEnMaybe_8_RNINDT8 826 18
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rcv_cnt.receive_count_3_i_0_a2_0[3] 1459 24
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[55] 1122 36
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/SDATASELInt[8] 1132 43
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HWDATA[23] 1308 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[36] 1705 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[35] 1211 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_data[8] 951 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_93_13 660 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[15] 1758 88
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m51_2_0 1354 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[52] 1795 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram2_[5] 1563 61
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[23] 1345 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dtmInfoChain/regs_10 640 4
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_AhbToApbSM/ahbToApbSMState_ns_0_0[0] 1393 36
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/HWDATA[11] 1371 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ctrl_stalld_1_0_a2_0_RNO_13 717 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[55] 1152 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc[8] 801 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[22] 1120 70
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/nxtState199_0_0 1401 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[63] 1552 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram1_[10] 993 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23_7[6] 903 33
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[63] 1238 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[37] 1558 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[4] 1716 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_4[20] 934 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[44] 1697 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_14[4] 982 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full_RNO 969 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/state[2] 1177 166
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[10] 855 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[21] 1053 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[24] 1754 79
set_location CoreTimer_C1_0/CoreTimer_C1_0/NextCountPulse_0_sqmuxa_7_0_a2 1402 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[27] 852 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[41] 1603 76
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[19] 1445 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151[4] 835 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[48] 1680 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32[6] 954 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[33] 1433 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/idcodeChain/regs_5 640 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31_7[0] 1165 12
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/wrFIFORdAddr_d67 1402 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[19] 1769 91
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/AHBWrDone_edge 1488 33
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/HADDR_d[4] 1204 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[6] 872 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[26] 626 66
set_location CoreTimer_C1_0/CoreTimer_C1_0/Load[5] 1496 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_TAG_ARRAY/MIV_RV32IMA_L1_AXI_TAG_ARRAY_0_EXT/reg_RW0_addr_0[1] 765 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[25] 1721 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram6_[3] 1410 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48[4] 990 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_525_2.SUM_0[0] 1325 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29[7] 907 46
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_520 1338 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26[3] 893 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[44] 1701 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[27] 1087 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[4] 1540 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[7] 1580 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[1] 1462 58
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrEn 1137 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[19] 1123 69
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.validByteCntInt_d_2_sqmuxa_2 1159 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_179[24] 913 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram6_[4] 1397 88
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.nxtState_1_sqmuxa_14 1170 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNIL8192_14[6] 641 75
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[0].BUFD_BLK 632 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/m0_0_0_0_a3 1089 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/auto_in_a_ready_i_o2_RNIH5HH1 747 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNIJ0FI[29] 912 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[12] 1709 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19_7[7] 859 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[36] 1170 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/irChain/regs_1_1 708 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/valid_3c 798 3
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv_2[50] 1401 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][6] 1125 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/pstore1_cmd[0] 1015 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[11] 1194 142
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_995[2] 1167 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[46] 1607 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_927 951 51
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/RVALIDOut_i_o3_i_a2_RNICLGK 1124 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2_7[5] 905 18
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/default_slave_sm/defSlaveSMCurrentState 1118 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/a_data_Z[18] 865 136
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_4[9] 807 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[2] 832 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata[22] 934 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/full 814 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_1[28] 933 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_opcode_ram1_[4] 1058 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.awe0 1091 87
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/currState_ns_0[3] 1443 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_724_0_RNIE3SL 1023 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[14] 1093 100
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_wrFIFORdAddr_q_1.CO1 1383 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.awe2 1404 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[21] 968 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[55] 1478 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[30] 1124 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[48] 1325 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_31_RNO 1053 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[12] 1705 82
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_byte[3] 1497 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/tlb/un1__T_186_6 865 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[2] 1627 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45[7] 636 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNI10R11[11] 1164 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[21] 1673 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[5] 1287 79
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/regHSIZE_Z[1] 1109 76
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_28_sqmuxa_0 1255 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/un1_auto_in_a_bits_source 1152 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16_7[5] 935 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_r_bits_user_0_a3_0[5] 1110 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3327_56_1 910 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[3] 1107 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[28] 745 151
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[27] 1048 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_data[14] 764 109
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536.N_14769_i 1058 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[38] 1294 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/value_1_0_0[1] 1546 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_16[27] 804 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[4] 909 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv[27] 942 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_23_i_0_tz_tz[0] 975 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[7] 1071 37
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/un1_state_0_sqmuxa_1_1_tz_RNITDHP1 608 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[32] 638 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[6] 1097 10
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_783 1322 87
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_223 1522 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s1_pc[19] 777 49
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_2[8] 1287 90
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_2_0[2] 1226 81
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/currState[10] 1237 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc_8[5] 688 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_last_ram5_[0] 1460 79
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/receive_full_int_1_sqmuxa_i_o2_1 1444 24
set_location CoreTimer_C1_0/CoreTimer_C1_0/RawTimInt 1536 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[36] 1765 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s2_pc[26] 686 133
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNIO4461[12] 1209 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[25] 974 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1337_0[32] 996 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/mem_reg_rs2_16_cZ[13] 961 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[30] 1710 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id_ram6_[0] 1495 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[45] 1549 70
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[52] 1595 46
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.N_36_i 1088 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[15] 722 81
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrAddrReg[0] 1385 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[3] 929 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNI9MN01[6] 1091 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_656_RNO_0 1368 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[9] 963 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIOCI0D1[1] 1460 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/un1__GEN_3503_1_sqmuxa_1_a3_0_0 986 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data[21] 682 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[57] 1576 97
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a6_1_1[1] 1028 57
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0[32] 1507 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3316_0_1[2] 885 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[34] 1663 79
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.nxtState_0_sqmuxa_12 1197 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[32] 1269 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_2/reg_0/q 517 40
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/count[1] 715 127
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[1] 1198 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIHMMJ[20] 895 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/LevelGateway_31/inFlight 1102 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][42] 1356 64
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.wrap_cond[2] 1234 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3027_7[1] 956 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[7] 1118 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][37] 1330 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_724_1_RNI6QVO2 1029 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata[19] 788 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/io_out[27] 790 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[17] 1592 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_0_1_sqmuxa_i_0_0_a2 956 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25[4] 1009 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/completer_0_2 1015 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[4] 1678 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102627 814 27
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_bit_sel_RNO[3] 1423 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_0[7] 848 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/lhs_sign 847 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_11_RNIDL9M[1] 782 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[27] 1293 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[1] 1076 19
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[11] 1309 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/idcodeChain/regs_4_RNO 851 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s1_req_addr[11] 884 121
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HRDATA_RNIMMHO[15] 1569 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/state_srsts_0_a4_0[4] 868 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[26] 1136 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[33] 1486 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][14] 1254 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29[3] 935 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[42] 1273 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_3[22] 919 21
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_validByteCntInt_6lto11_0 1371 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_588[2] 1073 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/un3__T_2126 715 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][11] 957 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[21] 1699 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[50] 1804 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[20] 512 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14[7] 1144 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[10] 1640 61
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.wrFIFORdAddr_d_0_sqmuxa_4 1184 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/un1_s2_victim_state_state 864 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[34] 1549 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[1] 1480 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin[22] 772 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0][4] 806 16
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg[3] 1239 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_31_iv_1[0] 961 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[16] 1686 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[20] 1025 52
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/un2_wrap_cond_cry_3_RNO_0 1228 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[31] 1522 97
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2[4] 1310 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[32] 1454 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[59] 1760 79
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg[15] 1331 43
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_1_iv[27] 1281 84
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbsram_addr_t_RNIK4K81_0[0] 1256 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[7] 897 6
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_validByteCntInt_d21_2 1400 54
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UDRUPD 595 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[27] 689 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_a3[25] 993 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[0] 1037 42
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.nxtState_cnst_0[0] 1196 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[30] 862 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_b_bits_user[0] 1092 87
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_rdFIFOWrData_7_sqmuxa_RNI2RVM 1306 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_174[2] 717 94
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_283 1074 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[3] 946 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[15] 1184 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[5] 1266 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[1] 802 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_9/ram_ram_ram0_[2] 1364 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[45] 1668 64
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_HADDRInt_d_1_sqmuxa 1159 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[44] 1675 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[20] 1681 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_132 827 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[39] 1559 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/ex_reg_rs_msb_0_6[6] 785 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/io_imem_resp_bits_data_RNIVM5PA[10] 704 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[14] 995 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_len[0][1] 983 70
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA[13] 1292 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/un1_reset_debug_RNI5KLF 804 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[6] 1156 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram1__RNIBJHK[0] 1062 78
set_location CoreTimer_C0_0/CoreTimer_C0_0/PrdataNextEn_0_a2 1437 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_755_2.SUM[3] 1270 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[62] 1602 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[57] 1566 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2[1] 905 40
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[2].BUFD_BLK 633 12
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_710 1305 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/value[4] 1079 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram4_[3] 1432 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[32] 1370 16
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[24].BUFD_BLK 668 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_150[17] 821 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[35] 1532 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[36] 840 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/un1__T_294_1.SUM[2] 1012 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_2753_3_cZ[2] 932 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[50] 1308 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIOGEOC1[1] 1701 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[8] 1714 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[21] 1171 13
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_0_i[16] 1231 90
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_127 1496 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[24] 1373 108
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_state_ns_i_0_a2_1_0[3] 1422 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[15] 1737 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8_7[0] 1003 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[18] 1195 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_92 632 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23[5] 911 34
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_6_sqmuxa_1 1239 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6_7[3] 886 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/un1__GEN_3503_1_sqmuxa_1_a3_1_1 976 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_449 871 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[2] 1028 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram[0][2] 1671 118
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id_ram0_[2] 1383 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_strb[3] 1299 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[8] 613 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[50] 1711 76
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.wrFIFORdAddr_d64 1171 78
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/currState_RNI90U91[9] 1388 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_0[8] 968 93
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_645_v[17] 1095 42
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[6] 1159 51
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_3[17] 1291 99
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_0_iv_RNO[39] 1246 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/m4_2_03_0 807 21
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDRInt_d_1_sqmuxa_5 1449 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[35] 840 210
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/rdFIFORdAddr_cZ[0] 1372 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_opcode_ram0_[4] 1065 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_11[25] 970 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_GEN_1631_3_sqmuxa 1130 12
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.haddr_incr[0] 1232 55
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[14] 1320 76
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg[16] 1239 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI9H6GV[1] 1757 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[0] 1452 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_last_ram3_[0] 1417 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89297_RNI6BAC 873 9
set_location CoreTimer_C1_0/CoreTimer_C1_0/p_NextCountPulseComb.un1_NextCountPulse75_0_a2 1399 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNIGA5Q[19] 1033 78
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[52] 1138 100
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HWDATA[27] 1229 78
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_276 1491 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_1[7] 834 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_9/do_deq 1367 81
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[28] 1383 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3327_8_1 921 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][31] 1048 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[17] 1306 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[30] 1768 91
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_3[19] 1262 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/value_RNII0GQ 1119 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIRUIQ[48] 1301 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1057_35_0 982 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_2/do_deq_1 1378 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr[27] 824 31
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/HBURST_d[1] 1244 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[20] 695 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[62] 1616 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/_T_27_0_RNICG7D 944 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29[5] 914 19
set_location CoreTimer_C1_0/CoreTimer_C1_0/un2_CountIsZero_0_o2_28 1506 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_cZ[15] 684 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_size[0] 1093 90
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[35] 1569 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[30] 821 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[103] 537 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/io_deq_bits_opcode[0] 940 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp_ramout[4] 1268 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[25] 921 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[29] 1560 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[3] 1137 34
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_755 1384 96
set_location CoreTimer_C1_0/CoreTimer_C1_0/PrdataNext_1_iv_0_i_o2[0] 1305 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[10] 1132 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_26 792 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[2] 884 28
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.validByteCntInt_d[6] 1122 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[11] 1566 97
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.N_58_i 1101 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1436 845 70
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/LENReg_RNIAITN[3] 1384 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1337_0[33] 1076 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_1[8] 835 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[29] 1394 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIFCCQ[15] 1221 69
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d_2[19] 1244 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id_ram1_[0] 1494 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[25] 614 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[58] 1767 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op1_1_0[7] 784 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[6] 714 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata[0] 816 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[40] 1623 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_3[18] 912 21
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_777 1374 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[98] 547 88
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv[0] 1357 84
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrEn_22_sqmuxa 1414 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[29] 1006 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38_7[0] 906 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0_7_i_m2[0] 1016 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram6_[1] 1415 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[54] 1449 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf[11] 740 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[8] 1152 99
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[30] 1541 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1211[2] 991 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0__RNICG7P[29] 1296 45
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_554 1082 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op1_1_0[16] 776 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[5] 1007 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[64] 952 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shift_logic_1_1[22] 813 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram3_[1] 1414 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0__RNITTMP[15] 1032 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram0_[5] 1152 112
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_0_i_a7_1[0] 1230 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_o3[5] 979 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[10] 1667 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/resetting_s 908 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram4_[7] 1460 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferWrEnMaybe_12_RNIBL29 916 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[54] 1345 13
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_52 1381 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_223_i_o2 1050 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_13[26] 1058 36
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[37] 1299 58
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_PenableScheduler/penableSchedulerState[1] 1346 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_1[20] 833 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/_GEN_67_3_2 1365 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[41] 1111 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[11] 993 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18_7_i_m2[5] 772 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/idcodeChain/regs_23 727 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[7] 847 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30_7[1] 590 63
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/HADDR_0_a2[11] 1222 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46_7[2] 896 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_48 658 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/saved_source_Z[0] 969 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/genblk1.axi_bridge/conditioned_AWSIZE[0] 1272 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[38] 1530 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNIFC1Q[39] 1573 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[20] 1181 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_pc[15] 883 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_303_6_0[2] 1154 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[23] 1271 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNIUE861[33] 1252 63
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrAddr_Z[1] 1093 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[51] 1670 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_7[29] 923 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/saved_address[13] 1026 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[45] 1632 64
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXIOutReg/RVALID 1378 61
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_62 1417 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_320[6] 1059 109
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[18] 1489 91
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_wrFIFORdAddr_d_0_sqmuxa_1_0 1462 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_1[22] 645 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38[1] 907 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_7[12] 964 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf[5] 931 49
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_305 1326 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_pc[30] 756 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[13] 1075 48
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[4] 1282 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram5_[5] 1424 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[13] 794 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mtvec[31] 718 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data[18] 824 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shift_logic_1_1[4] 789 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[60] 1723 82
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/HADDR_d[1] 1163 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[22] 1632 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/bypass_mux_2_3_cZ[25] 710 48
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/beatCnt[2] 1409 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[49] 1300 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_a3_0[4] 981 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_2[20] 836 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/ramout[8] 1106 24
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_1_iv[1] 1264 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiReqReg_data[7] 677 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1__RNIHPU9[13] 1001 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNI916N1_0[6] 789 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/killm_m1_e_0 743 72
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_1_iv[7] 1245 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram3_[2] 1389 91
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_496 1324 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[46] 1604 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mcause[0] 698 40
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg[23] 1136 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2257_0[2] 1087 90
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_wrFIFORdAddr_d113_5_i_0 1181 81
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[17].BUFD_BLK 669 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNIUN4Q[10] 1005 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[12] 1729 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[12] 1131 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[14] 1083 51
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2[1] 1314 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_req_tag_11[4] 937 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_address[15] 974 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram0_[4] 1409 79
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_12_sqmuxa 1255 99
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[6] 1670 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg_ns_0_a3_0_1[1] 780 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50_7_i_m2[4] 883 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2137[5] 1023 121
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[12] 1091 121
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_GEN_13_sn_m4 1023 69
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/HWDATA[3] 1370 27
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/un1_state_1_sqmuxa_1 598 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3[7] 858 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11[4] 921 31
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[18] 1576 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[1] 911 109
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/nextHaddrReg[4] 1211 127
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_9/un1_value_4 1364 81
set_location CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/m64_0 1557 27
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv_5[51] 1279 81
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HWDATA[24] 1235 72
set_location CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_14 658 46
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_m[34] 1233 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[33] 1071 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_732 1016 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12_7[4] 993 6
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[8] 973 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_0[10] 814 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[24] 1072 36
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un33lto9 1399 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_b_bits_user_1[0] 1409 36
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[11] 1539 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[24] 1756 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_957_state[0] 864 49
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_reg32_m[29] 1234 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[2] 996 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor[4] 907 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/io_deq_bits_opcode[1] 870 9
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/validByteCntInt_d[3] 1290 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/io_resp_valid_i_o2 771 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[2] 1675 97
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HWDATA_cZ[29] 1380 33
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/validByteCntInt[0] 1261 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.awe1 1011 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[7] 1543 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[1] 1440 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_1/reg_0/q 883 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_1[9] 866 51
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_shift_RNO_0[7] 1462 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24[3] 818 106
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_wrFIFORdAddr_d113_5_i_a3_3 1427 42
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/nxtState_cnst_0_a6_2_1[3] 1413 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[16] 1043 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor[5] 823 124
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/regHADDR_Z[6] 1138 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/do_enq 1362 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp_ram_resp_ram1_[4] 1268 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0][9] 1073 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_11[21] 944 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp_ram_resp_ram0_[4] 1288 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[37] 991 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_T_639_RNO[0] 992 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/saved_address_RNIIV6J1[5] 969 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1[17] 976 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[43] 1196 109
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[2] 933 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[24] 1627 79
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d[0] 1393 72
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[20].BUFD_BLK 657 21
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d144.rdFIFOWrDataReg_d144 1127 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_763[2] 935 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram4_[4] 1457 79
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[13] 1542 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_ctrl_sel_alu2[0] 969 121
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[8] 1345 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14[1] 911 19
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDRInt_d_2_sqmuxa 1546 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[30] 953 43
set_location CoreTimer_C1_0/CoreTimer_C1_0/Count[17] 1556 61
set_location CoreAPB3_C0_0/CoreAPB3_C0_0/u_mux_p_to_b3/PRDATA_0_iv_0[11] 1579 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[50] 1103 33
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg_d_i_m2[23] 1136 102
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1[4] 1613 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram0_[10] 1166 109
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/_T_466 937 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151[27] 562 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/widx_bin/reg_0/q 872 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_2753_7[4] 959 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[46] 1566 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram1_[1] 1082 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[50] 1170 55
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[20] 1590 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/genblk1.axi_bridge/un1_conditioned_AWSIZE16_RNI2B221 1279 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/auto_out_a_valid_RNIH7CV 1040 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3027_7[2] 954 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dscratch[5] 783 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_id.awe1 1432 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[30] 1378 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[57] 1625 100
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_validByteCntInt_3lto11_0_a2 1138 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[0] 972 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54[0] 764 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[0] 1281 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_6092_24 812 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/pstore2_addr[6] 1041 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/wb_cause_0_m2[1] 836 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171_1[22] 628 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[47] 1765 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[57] 1621 97
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_3[4] 1608 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_1478_0 1153 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_1[0] 823 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_cZ[8] 794 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[12] 895 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[29] 736 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_630 785 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2230_NE 735 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[4] 1694 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[6] 941 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[45] 1134 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[43] 708 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_597 1348 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_a3_2[6] 979 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_r_bits_user_3[1] 1113 96
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg[25] 924 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[27] 1160 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[6] 1071 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_reg_rs_lsb_1_6_i_o2[0] 750 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[35] 1730 94
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[33] 1468 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[23] 996 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_607[1] 768 13
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_wrFIFORdAddr_d113_12_0 1413 51
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/HRDATA_7[21] 1316 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_GEN_26_2 1340 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3503_2_sqmuxa_0_a2 945 30
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[57] 1396 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[12] 1061 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_T_1684[1] 1090 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[42] 1707 79
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/currState_RNO[0] 1101 81
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2[10] 1301 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1084_1_0[31] 828 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dcsr_cause_7[1] 816 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data[23] 828 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15[2] 837 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[22] 1579 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[47] 1066 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[3] 1096 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNIDHBV_1[8] 721 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3[6] 855 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[43] 1654 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[27] 922 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_2/q 1113 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI521Q[34] 1549 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_591[3] 1075 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[53] 1239 16
set_location CoreTimer_C0_0/CoreTimer_C0_0/TimerPre[1] 1380 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/io_imem_resp_bits_data_RNIEO3G_1[10] 706 102
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA[1] 1469 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[18] 1011 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram[0][5] 1363 58
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_403 1055 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2172[3] 1161 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[53] 1755 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/doUncachedResp 846 121
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByteCnt_iv_2_RNO_0[2] 1317 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[3] 772 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/commandWrIsAccessRegister 722 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_284 840 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_93_8 826 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_2[31] 949 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_70 656 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNI916N1[6] 781 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[57] 1475 27
set_location CoreTimer_C1_0/CoreTimer_C1_0/Load[19] 1427 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNI0G8L8[22] 825 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dscratch[0] 823 67
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HBURSTInt_d_cnst_i_o4_i_a2[1] 1174 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[13] 1477 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[22] 1080 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[1] 1496 58
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg[1] 1246 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2139 1328 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNINMTJV2[0] 1457 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][17] 1086 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[18] 1230 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIJMIQ[44] 1126 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNI4657[4] 1027 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[55] 1491 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_14_6_0_0 863 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38_7[5] 905 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_3/q 935 49
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HADDR[12] 1320 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram0_[2] 1468 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21_7[0] 1012 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[10] 1151 30
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbcurr_state[0] 1100 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIF03O[1] 968 72
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/PREGATEDHADDR[31] 1381 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[19] 1697 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI2NC61[53] 1176 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_1/reg_0/q 925 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[10] 1662 76
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_335 1488 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[28] 779 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin[12] 774 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[54] 990 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/saved_source_Z[1] 863 70
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/HTRANS_0_a2[1] 1399 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_1296_0_o2_0_5 720 87
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[18] 1576 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/io_out[6] 822 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_last_ram4_[0] 1463 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102621_2 962 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/_T_176 757 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_last_ram7_[0] 1431 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[57] 1550 85
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA[3] 1458 10
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d145_1 1220 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/da_bits_opcode_0_.m2 1063 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[14] 932 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_pc[5] 707 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/id_bypass_src_0_0 738 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[18] 1217 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/un1_RW0_wmask_i_m3_2_0 933 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2160[12] 728 105
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/SDATASELInt[9] 1390 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536.N_14763_i 1090 15
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_rdFIFOWrData_7_sqmuxa_RNI0PVM 1284 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_1[13] 806 106
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_284 1351 75
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[0] 1623 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[12] 982 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferWrEnMaybe_48 795 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_648_1 1324 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/ll_waddr_cZ[1] 767 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[4] 1234 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIB8CQ[13] 1154 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/tlb/prot_x_0_0 772 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER._T_661_6 1364 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_148 552 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[55] 1448 58
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/rdAddrReg[1] 1498 28
set_location CoreTimer_C1_0/CoreTimer_C1_0/TimerPre[1] 1374 61
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_3[47] 1512 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[28] 947 61
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[24] 1197 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_2[30] 861 81
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/d_masterRegAddrSel_0_a2_2 1387 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_956_0_a2_3 727 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[15] 1252 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_0[8] 839 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/auto_out_ar_valid 1357 57
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/currState_RNO[9] 1114 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[20] 650 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3128_i_o2 856 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/value 821 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_191[2] 949 88
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[23].BUFD_BLK 659 18
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrEn_0_sqmuxa_5_0 1534 48
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_wrFIFORdAddr_d113_10_3 1415 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4[20] 741 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id_ram5_[1] 1327 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/value_1_RNO[2] 1353 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_address_Z[3] 917 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI543Q[43] 1549 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/id_rs_1_cZ[13] 835 87
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_RNO[4] 1317 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/mem_reg_rs2_16_cZ[21] 962 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[25] 1699 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor_6[5] 823 123
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/nextHaddrReg[13] 1525 46
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/default_slave_sm/defSlaveSMNextState_i_0_o2 1235 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[16] 782 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram2_[5] 1405 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_47 655 81
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[26] 1543 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIN8MQV2[0] 1532 90
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_39 1497 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/flushed_RNO 909 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[5] 1531 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q 821 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[18] 1162 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/_GEN_67_5_0 1367 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNIIG3U[0] 1207 81
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/PREGATEDHADDR[29] 1210 69
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_513 1230 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_GEN_13_u_2_0 1026 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0_1[22] 748 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_12 620 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s1_req_addr[28] 870 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_280_3_sqmuxa_2_a3_0_0 789 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1919[1] 1015 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[43] 1361 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_pc[28] 588 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[43] 1662 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[0] 1036 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0[12] 783 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_641[25] 1088 36
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_shift[5] 1545 7
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg[3] 953 79
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/HRDATA_7[23] 1290 81
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_699 1140 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[12] 966 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_2[15] 690 66
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/count_19_iv_0_o3[3] 799 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[11] 1048 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_2[21] 886 87
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv_0_0[59] 1291 87
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0_tz[32] 1566 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/_GEN_22_3_1 1364 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[25] 1019 64
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_AhbToApbSM/HREADYOUT_4_0_0_0_o2 1398 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[0] 1056 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_93_2_RNO 786 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3327[9] 909 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[19] 1015 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[58] 1795 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30_7[3] 885 18
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[40] 1435 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1502[2] 877 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/io_deq_bits_size[1] 962 39
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/AHBWrTranPend_edge 1515 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[6] 1317 58
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/parity_err_1_sqmuxa_i_0 1618 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[42] 1670 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[13] 1729 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.awe7 1431 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_3/reg_0/q 753 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[41] 1372 118
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dtmInfoChain/regs_9 357 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/rf_waddr_1_cZ[0] 740 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[8] 1754 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_0/reg_0/q 681 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[9] 703 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[3] 910 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id_ram2_[2] 1409 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_27 1106 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_2[14] 880 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[16] 1624 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_T_1691_59[1] 1172 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_9/do_deq_0 1358 81
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_wrFIFORdAddr_d113_10_0_0 1443 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[0] 1433 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[12] 1085 61
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByte_2_1_iv_1[2] 1113 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shift_logic_1_1[31] 849 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[18] 1472 100
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_3[45] 1545 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52[5] 843 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/enables_0_9 1183 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor_1_sqmuxa_i_0 875 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIS1DV[46] 1273 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_541[1] 1005 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_param_ram0__RNI4JMR[9] 1392 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmactiveSync/MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_1/reg_0/q 336 13
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[24] 1552 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53_7[6] 1010 18
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/validByteCnt_d_0_sqmuxa_4_0_a3 1364 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[1] 1448 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[46] 1597 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[26] 1181 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_GEN_26_u 1124 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[6] 971 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc[16] 755 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_GEN_26_3 1367 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[22] 1153 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data[3] 603 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_last_ram6_[0] 1413 64
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[33] 1294 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[56] 1554 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_858_4_sqmuxa 873 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram0__RNI70CL[0] 1062 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[20] 895 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[8] 1120 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[10] 1145 73
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.wrFIFORdAddr_d117_1 1195 72
set_location CoreTimer_C0_0/CoreTimer_C0_0/NextCountPulse_0_sqmuxa_7_0_a2 1465 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_820_0_a2 769 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_2 994 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_150[1] 824 105
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/BURSTReg_d_i_m2[0] 1123 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[17] 724 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_1[14] 923 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[29] 1599 76
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.wrap_en 1226 64
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a2_0_a2_0 1458 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/io_dmem_s1_kill 784 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[26] 1479 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32[0] 967 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[49] 1601 55
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_6[20] 1274 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_306 1451 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[22] 914 40
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[32] 1356 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81061_RNINGIG 1033 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE/do_enq_0_a3 1128 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data[27] 789 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[48] 1708 100
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_HADDRInt_d_1_sqmuxa_0_tz 1448 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2164[5] 1163 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_179[22] 960 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[18] 841 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][4] 1247 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[3] 1145 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[45] 1706 94
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[28] 1155 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/auto_out_2_a_valid_0 912 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[44] 1650 82
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_433 1498 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151[23] 862 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35[3] 975 10
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HADDRInt_d139_0 1174 84
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_41 1118 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiReqReg_data[30] 931 43
set_location CoreTimer_C1_0/CoreTimer_C1_0/Count[22] 1540 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3327_20_1 920 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/grantIsRefill 924 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[31] 1133 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/genblk1.axi_bridge/conditioned_WSTRB_0_sqmuxa_RNIASE31 1263 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/auto_out_a_valid_RNIBITM1 1033 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mscratch[30] 694 67
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg[11] 1159 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_829_2.SUM[2] 1256 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op2_1_cZ[31] 850 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[38] 1504 82
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_792 1338 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_ctrl_alu_fn[1] 722 133
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram1_[10] 1275 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_out_1_a_bits_mask[2] 1331 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48_7_i_m2[4] 924 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][12] 1393 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0_[9] 1151 88
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/controlReg1[1] 1506 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_pc[16] 951 118
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[40] 1565 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0__RNI8M6G[4] 970 39
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/LENReg_RNIMU8D1[0] 1091 78
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_26_sqmuxa 1495 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_972[4] 964 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id_ram2_[2] 1398 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17_7[5] 923 18
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HADDRInt_d_3_sqmuxa_3 1275 60
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/HRDATA_3_d1_0_a2_0 1375 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/in1_xor_in2[21] 715 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/enables_0_13 1082 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[31] 1166 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4[19] 732 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata[21] 725 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[8] 1282 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0__RNIUV4P[13] 1226 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[30] 785 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[18] 943 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_30 886 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data[16] 814 103
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA_RNO[12] 1506 36
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/HADDR_d[3] 1314 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[17] 1017 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1055_6[2] 988 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3503_1_sqmuxa 994 33
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_WSRTBAddrOffset/addrOffset_i_a5_3[0] 1063 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[29] 1112 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8[3] 758 109
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[51] 1114 69
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_2_sqmuxa_3 1456 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[6] 1720 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[63] 1514 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[48] 1710 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/data_hazard_mem_i_a2_0 749 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_size[1] 1274 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[16] 854 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_0 630 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[47] 1802 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIDET11[26] 1264 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[14] 1181 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/maybe_full 1263 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1825_0[2] 993 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[26] 1147 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[26] 1000 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[31] 1484 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_param_ram0_[5] 1057 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[2] 988 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_1[15] 702 94
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[11] 1131 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[46] 1265 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIH93QS[1] 1557 75
set_location CoreTimer_C0_0/CoreTimer_C0_0/CtrlEn_0_a2 1455 33
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/state_RNO_0[4] 597 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_16_0[24] 838 27
set_location CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_8 531 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_replay_4 767 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_38_6_0_0 629 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[8] 1729 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[17] 1636 58
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[11] 1281 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[28] 905 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/a_data_Z[3] 647 121
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram1_[0] 1023 16
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA_RNO[30] 1544 33
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_14_sqmuxa_1 1461 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id_ram6_[0] 1475 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[54] 1480 88
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/receive_full_int_1_sqmuxa_i_0 1446 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_2/value 1116 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[28] 1495 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram5_[1] 1456 91
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/HRDATA[31] 1429 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1262_state[1] 897 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_820_0_1 778 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[27] 1261 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[0] 697 64
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_799 1075 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171[16] 564 6
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HWDATA46 1472 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[15] 1082 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_186_0_I_4 818 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658[0] 1372 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_reg_rs_msb_0_6_i_m2_1[14] 826 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr_m1_1[3] 878 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_replay_r 786 63
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_bit_cnt_0_sqmuxa_0_a2_0_a2 1461 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_0_RNO[12] 979 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_687_1 704 93
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48[7] 854 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/id_rs_1_cZ[28] 833 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1919[26] 1133 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89297_RNI8DAC 867 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40[2] 1017 10
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/AXIBurstInt[1] 1413 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/sink_extend/sync_0/reg_0/q 630 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[57] 966 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[54] 1472 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s2_pc[10] 569 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNI4CFV[59] 1327 36
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HWDATA_cZ[28] 1393 30
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[30] 1365 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_592 717 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_id_ram4_[0] 1433 103
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[27] 1475 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/ram_param.SystemBus_slave_TLBuffer.Queue_5.ram_param_ram0_[4] 1059 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[20] 1320 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[24] 1791 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20[3] 960 7
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[24] 1550 48
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbsram_addr_t[0] 1289 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[6] 747 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28_7[0] 1018 12
set_location CoreTimer_C0_0/CoreTimer_C0_0/un2_CountIsZero_0_o2_20 1509 36
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HBURSTInt_d_5[2] 1440 51
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[15] 1189 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIFEC1V2[2] 1461 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDWrEnMaybe_RNO 813 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17[4] 674 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14[5] 900 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[48] 1308 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/maxDevs_0_RNIUR9P1_3[3] 1070 21
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/nxtState_cnst_0_a6[0] 1426 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_last_ram6_[0] 1398 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[56] 1791 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiReqReg_data[13] 872 85
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_362 1573 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_T_1593[0] 1077 18
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/HWDATA_0_a2[31] 1237 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[19] 1167 73
set_location CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_0 802 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[2] 1040 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram0_[5] 1402 97
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_121 1281 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[21] 1140 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_rs_1_1_cZ[15] 873 81
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[40] 1195 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[21] 1683 64
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HSIZEInt_d172_RNIEAD5 1150 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_580 903 51
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_0_5_0[56] 1510 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/_T_31 1047 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_0[4] 965 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/value 958 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_1479[4] 966 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[7] 632 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2192_cZ[20] 736 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1[2] 969 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[17] 840 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[13] 1038 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[12] 1632 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram0_[11] 1288 55
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[24] 1504 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[49] 1599 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[17] 1074 33
set_location CoreTimer_C1_0/CoreTimer_C1_0/Load[17] 1422 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45_7[0] 967 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20_7[1] 966 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_9/value_1 1049 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_data_tag[1] 993 45
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_497 1141 96
set_location CoreAPB3_C0_0/CoreAPB3_C0_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_2[8] 1445 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata[17] 932 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_out_1_a_bits_mask[3] 1143 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIOVEV[53] 1260 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52_7_i_m2[4] 970 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_10 960 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_43901_RNIUK9I 927 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_174_7[4] 995 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_451[0] 990 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[10] 693 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[0] 1572 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor[19] 996 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[46] 1622 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[22] 1119 42
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/raddr_c_6[5] 1278 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1739_d[2] 1006 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_64221_RNIRKHB 908 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/ex_reg_rs_msb_0_6[1] 829 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[0] 997 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[22] 1087 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[42] 1708 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[25] 1701 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/m3_2_03_0 1403 75
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.validByteCntInt_d_4_sqmuxa 1137 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_7/do_deq_0 1377 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[7] 1031 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id_ram3_[2] 1397 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27[7] 902 31
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/regHADDR[29] 1078 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_780[3] 1419 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram7_[1] 1457 97
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByte_2_1_iv_0[1] 1112 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1244[3] 995 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[37] 1575 97
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv[49] 1431 96
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[25] 1553 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[31] 1515 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536.m61 1035 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[32] 1080 25
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA_RNO[24] 1542 75
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[0] 1264 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[31] 1132 30
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_2[0] 1250 78
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg[1] 1288 70
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_115 1504 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[5] 1082 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_source[1] 1037 16
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m39 1185 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ctrl_stalld_2_0_o2_2 766 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1911[8] 1064 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor[25] 967 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[8] 1791 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[12] 1655 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[24] 783 118
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/pstore2_valid_RNO 898 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[56] 1627 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[23] 1671 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram[0][1] 1175 133
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18[6] 737 46
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/state[0] 347 91
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/NxtPrdata_5_0[1] 1560 3
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/rdAddrReg[2] 1281 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0_[8] 1025 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_resumereq 777 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[7] 1024 54
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/HRDATA_7[30] 1372 48
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/haddrReg_5[3] 1331 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1336[59] 841 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shift_logic_1[6] 820 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_opcode_Z[0] 991 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[28] 1228 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/state_srsts_i_0[2] 859 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[25] 1044 25
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg[18] 1121 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1336[65] 917 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/a_data_Z[29] 685 112
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/regHADDR[5] 1431 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/ex_reg_rs_msb_0_6_1[16] 832 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[39] 1544 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_0[28] 874 87
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_HSIZEInt_d51 1434 51
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv[58] 1264 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/un3__T_851 1332 87
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/SDATASELInt[13] 1166 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/maybe_full_RNO 1048 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[10] 1043 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_13[30] 1051 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[29] 1533 73
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HRDATA_RNIKR7S[21] 1569 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0__RNI58PP[28] 1178 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1[23] 887 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNISQMD81[1] 1436 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[28] 1622 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1825_0[1] 992 42
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[0].BUFD_BLK_RNO 632 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/N_1857_i 940 87
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m42 1105 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_816_1.SUM[1] 958 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[27] 1372 19
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_0_5_RNIVALF[56] 1279 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_0[16] 862 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/do_deq 1393 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_829_2.SUM[3] 1228 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[39] 1521 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171[12] 756 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_ctrl_sel_alu1_4_0_a2_1_RNIUSU61[1] 776 90
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/wrFIFORdAddr_cZ[3] 1166 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[8] 1342 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram1__RNIJ1QN[7] 1071 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[13] 882 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[17] 875 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[9] 994 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_294_7[1] 917 18
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[31] 1539 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_cmdtype[5] 852 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOWrEnMaybe_RNI1IRH 811 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_20_6_0_0 818 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIT79GV[1] 1761 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[33] 1485 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[55] 1452 58
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/samples[1] 1725 19
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a2_1[0] 1045 57
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/default_slave_sm/defSlaveSMCurrentState_RNO 1180 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[28] 1494 73
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA_RNO[30] 1514 24
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_HSIZEInt_d51 1136 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[2] 1172 90
set_location CoreTimer_C0_0/CoreTimer_C0_0/un2_CountIsZero_0_o2_27 1502 36
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_RNO[19] 1566 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[60] 1726 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2137[1] 1051 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[10] 973 43
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HRDATA_RNIR17S[19] 1568 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIV8CNV2[2] 1574 87
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_0_0[40] 1254 96
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_454 1399 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[24] 1777 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_298_6 1030 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dtmInfoChain/regs_11 661 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_1/reg_0/q 648 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49[6] 974 13
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/validByteCnt_Z[0] 1145 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id_ram1_[2] 1481 76
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA[29] 1356 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ctrl_stalld_1_0_a2_0_RNO_16 710 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_cZ[4] 745 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1911[29] 1034 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op1_1_0[26] 859 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[34] 1441 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_singleStep 785 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_90_RNITPQ5A 740 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/io_out[5] 814 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[60] 1798 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_14_v_RNI5R261_1[22] 777 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_id[0] 1075 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[45] 1550 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[0] 1527 64
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/validByteCnt_d_1_sqmuxa_1_0_a2 1123 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/in1_xor_in2[14] 837 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_7[23] 969 27
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_667 1243 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_136[3] 1117 127
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_1495[3] 841 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_last_ram0_[0] 1287 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/ctrl_stalld_7_tz 760 87
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_661 1304 51
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[37] 1657 46
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/validByteCntInt_d[2] 1343 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_inst[12] 784 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr_m1_1[2] 882 75
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_14 1241 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr[22] 650 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_2 672 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[0] 775 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[38] 1559 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_995[0] 865 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[27] 1335 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_6/ram[0][0] 1267 115
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.nxtState_cnst_0_o2[2] 1144 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[19] 1005 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52[1] 964 4
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_110 1335 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram5_[3] 1494 55
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_0_i_a7[8] 1229 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_93_10_RNO_0 785 108
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/tx 1351 52
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/rdFIFORdAddr_cZ[3] 1522 57
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_4[52] 1587 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_90_RNILKCU4 814 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[22] 1575 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[5] 1530 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_64181_RNI0PGB 837 18
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/beatCnt_RNIFPCP4[4] 1293 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full 979 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[31] 735 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_0[11] 833 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[20] 875 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram1_[5] 927 73
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_382 1261 63
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[1] 1607 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536.N_14751_i 1037 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[35] 1724 88
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[36] 1339 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dtmInfoChain/regs_31_RNO 723 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/auto_in_d_valid_i_a2 754 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[57] 1561 97
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/validByteCntInt[2] 1125 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[53] 1734 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[25] 1286 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[18] 1065 127
set_location CoreTimer_C1_0/CoreTimer_C1_0/Load[7] 1291 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[22] 1528 73
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_wrFIFORdAddr_d113_10_0 1262 63
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByte_2_0_iv_RNO[3] 1316 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_831[2] 877 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/c_first_0_a2_3 948 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[1] 1428 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIMRCV[43] 1316 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_10[23] 955 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[12] 901 111
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[22].BUFD_BLK 656 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_tselect_134_0 818 66
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[17] 1141 130
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_0/reg_0/q 638 28
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/iPRDATA[5] 1432 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_24 657 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171_1[20] 699 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_inst[18] 1061 109
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_93_12_RNO_0 824 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[21] 1062 48
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m47 1099 57
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_rdFIFOWrAddr_d_1_sqmuxa_0 1196 81
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv[13] 1196 123
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[11] 1606 73
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/SDATASELInt[6] 1372 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram[0]_RNIB8536[2] 1551 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[15] 1681 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[17] 1603 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[17] 1669 10
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_currState_3 1143 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151[22] 600 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram4_[1] 1459 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram1_[0] 1283 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[30] 1042 42
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[7] 1408 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNI34T11[21] 1145 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNIQ84G3[18] 766 105
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_106 1269 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[6] 997 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[50] 1153 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_1[10] 814 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.awe1 837 39
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_0[18] 1290 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[24] 1807 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[31] 858 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/a_data_Z[5] 853 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3041 868 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28_7[5] 657 54
set_location CoreTimer_C0_0/CoreTimer_C0_0/Load[6] 1429 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[78] 919 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_T_370 928 97
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv_1[63] 1131 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[26] 565 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[40] 948 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[100] 647 75
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HRDATA_RNIIIHO[11] 1581 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNI79MK[8] 1063 72
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_5_sqmuxa 1482 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/un1_value_1_2 1145 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[6] 727 90
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[27] 1317 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[31] 687 120
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HADDRInt_d27_RNIPAO11 1183 84
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_51 1205 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[36] 1721 58
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/beatCnt_RNI2HPS8[5] 994 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/io_deq_bits_address[11] 947 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1720 1014 42
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HWDATA_1_sqmuxa_4 1471 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIPUMJ[24] 978 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[18] 1291 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[1] 1108 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dtmInfoChain/regs_24 730 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_1[15] 692 63
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_4_0[1] 1234 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[51] 900 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_254 800 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_233 1102 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1_7[2] 969 12
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m20 1349 45
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/rdAddrReg[0] 1489 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[12] 1056 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151_RNIK5UH[28] 705 96
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_61 1336 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full_RNO 1090 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_590[39] 966 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[0] 1525 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[6] 999 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNITP0Q[30] 1494 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/updateInstruction_0_0_a2 718 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][59] 1156 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[21] 1667 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram6_[6] 1443 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_6/ram[0][0] 1358 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[5] 1458 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_0[2] 1078 33
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg[28] 1518 34
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_154 1316 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[42] 1277 28
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[5] 1691 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv[28] 915 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[42] 1518 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[54] 1462 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[18] 1194 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[16] 1637 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[8] 1754 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNINEROU2[0] 1472 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[32] 1202 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_2992_u_i_0_a1_3 995 33
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_4[42] 1297 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[10] 1642 61
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HBURSTInt_d_4_1[1] 1119 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[27] 1002 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[0] 736 70
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_3[27] 1276 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIP1JPS[1] 1433 60
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_0[15] 1239 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_512[0] 1014 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram1_[7] 1276 61
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/receive_shift.rx_bit_cnt_4_i_o2[1] 1452 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[16] 978 118
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[52] 1314 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[31] 1519 91
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/tx_byte[4] 1415 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNIEJ5C[23] 1026 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/_T_163 703 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q 663 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI8TC61[56] 1015 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171_i_m2[3] 753 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mscratch[13] 692 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3503_6_sqmuxa_0_a2 948 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[0] 968 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_320[8] 990 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIHOMQ[61] 1182 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/completedDevs_1[31] 1047 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[6] 1719 70
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_4[50] 1568 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_892[78] 966 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_source[0] 1341 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[59] 1476 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[23] 1612 76
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_3[29] 1279 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/a_data_Z[24] 1245 88
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HWDATA_cZ[24] 1377 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_833[0] 927 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[9] 1174 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[51] 1711 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_lut_RNO[2] 942 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[37] 1615 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_179[28] 912 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/in1_xor_in2[9] 812 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[30] 869 127
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data_i_m3[43] 1126 48
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_2_0[0] 1507 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[23] 1700 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/maxDevs_0[0] 1200 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[26] 1782 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20_7[3] 960 6
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_687 1294 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[7] 1676 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1[17] 828 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIMGKSC1[1] 1616 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[16] 1067 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[5] 1131 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[51] 1714 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_697_2_0_0 739 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[36] 1009 124
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_681 1474 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_last[0]_RNO 1306 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_2/do_deq_3 1086 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1084_1[2] 728 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[24] 1021 13
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_347 1370 57
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByte_2_0_iv_0[4] 1315 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_0_control_dmode_0_sqmuxa_RNIC5TB 826 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[8] 801 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3[3] 749 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_1[18] 810 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_GEN_13_1 1281 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIFC0OU2[0] 1356 84
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/state_0_2_iv_i_RNO_0[2] 596 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[28] 1348 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[19] 1210 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[40] 1172 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[55] 1673 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_154[20] 835 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/empty 953 51
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/rdAddrReg[1] 1118 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54[7] 902 28
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_2_0[32] 1253 96
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_693 1303 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[5] 635 78
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[61] 963 39
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[21] 1297 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/bypass_mux_2_3_cZ[21] 764 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[13] 760 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_174_7[3] 668 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_1[18] 865 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_T_15556_1 914 81
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_720 1372 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_1_control_x 800 76
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_5 1375 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s1_pc[28] 422 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[30] 770 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[43] 1600 85
set_location CoreTimer_C1_0/CoreTimer_C1_0/NextCountPulse_0_sqmuxa_6_0_a2_0 1396 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_address[5] 536 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[30] 1230 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_898 1355 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/id_reg_fence 773 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1685.ALTB[0] 1086 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_1296_0_a2_10_2 714 93
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536._T_1869_i 1077 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[61] 1152 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_1_address_0_sqmuxa 820 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[19] 1093 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43[1] 918 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_ctrl_csr[1] 727 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[22] 942 49
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_562 1423 87
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_198 1007 75
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_0_5_RNIU9LF[56] 1281 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[23] 1034 121
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[54] 1188 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31_7[4] 858 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[34] 1657 70
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_state[5] 1295 79
set_location CoreTimer_C0_0/CoreTimer_C0_0/CtrlReg[2] 1337 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51_7[0] 899 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_9/maybe_full 1039 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[14] 1053 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[44] 931 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_329_0[3] 988 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46[7] 898 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[89] 703 49
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HRDATA_RNIE7RK[0] 1595 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/m1_0_03_0_o3 808 18
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_wrFIFORdAddr_d120_1_0 1190 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI70QCR2[0] 1432 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[10] 1656 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE/do_deq_0 1361 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_10[22] 950 27
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0[1] 1027 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[56] 1569 82
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HWDATA_0_sqmuxa_1 1229 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/un1_value_4 1314 78
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_242 1302 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[17] 1671 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram2_[4] 1423 64
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/IDReg[1] 1297 58
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_rdFIFOWrData_3_sqmuxa 1456 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_50941 890 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[63] 1526 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[30] 684 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3316_0_1[7] 908 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_28_i 760 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data[0] 631 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/probe_bits_address[10] 972 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[22] 1503 73
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_136 1490 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[25] 1296 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[34] 1674 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram6_[7] 1448 88
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/rdAddrReg[2] 1201 109
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[40] 1601 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferWrEnMaybe_40 811 18
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2[9] 1321 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[51] 1224 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[28] 1551 73
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[17].BUFD_BLK 658 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_1296_0_o2_0_8_RNO 713 93
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[61] 1520 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/pstore2_addr[9] 959 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_935_0_a2 752 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_685_0 692 90
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UIREG_0 439 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[22] 918 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_cZ[6] 764 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/value 1268 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[25] 1306 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram0_[3] 1425 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[29] 1586 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[4] 1479 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2172[2] 1150 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[10] 1037 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[36] 1652 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor[21] 1045 118
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.awe1 1020 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_525_2.SUM[0] 1329 60
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d_2[26] 1143 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_607 871 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[19] 1731 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg_ns_0_a3_3[0] 830 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_0[27] 952 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][3] 982 97
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m76_1_0 1087 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[27] 985 28
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[18] 1615 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[19] 704 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_1[1] 939 69
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[11] 1471 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/mem_reg_rs2_16_cZ[12] 940 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[29] 1584 61
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/HRDATA_3[5] 1509 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shift_logic_1[19] 833 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shift_logic_1_1[24] 830 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_1/q_RNO_0 719 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_10_RNO[19] 937 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data[1] 871 97
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_3/R_ADDR_2_inst 1232 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2293_0 1337 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[4] 1133 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[60] 1354 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_14_v[5] 798 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_2753_3_cZ[0] 925 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[7] 1659 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[3] 943 9
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/HBURST_d[2] 1279 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[22] 1022 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op2_1_1[29] 886 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI1NVUU2[0] 1760 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[7] 1319 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNISKIM[13] 1018 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[11] 1581 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf[7] 1057 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mtvec[3] 822 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_TAG_ARRAY/MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT/reg_RW0_addr_0[6] 885 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[6] 1047 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[44] 1712 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37_7[4] 983 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_88 648 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[37] 1318 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram1_[11] 1322 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_b_bits_user[2] 1380 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_687_1_RNI0S5T 693 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[4] 1268 60
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[18].BUFD_BLK 657 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_1_RNIR8781[20] 995 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf[3] 1057 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[20] 1778 73
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[27].BUFD_BLK 667 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536.N_14772_i 1074 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv[18] 931 30
set_location CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/m97_0 1315 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNI5U3O1[21] 776 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_id_ram5_[1] 1418 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmi2tl/_T_262_0_a3 898 78
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.un1_genblk1.wrap_cond_2_1 1232 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[17] 1128 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[29] 1116 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNIL8192_10[8] 639 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_hartsel_ldmx[7] 789 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_8[26] 985 30
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d[6] 1244 48
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/HWRITE_0_a2_0_a2 1210 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[14] 999 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[42] 1703 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data[9] 890 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/id_rs_1_cZ[11] 839 87
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[24] 1650 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[26] 899 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[59] 1244 70
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_3/R_ADDR_3_inst 1412 34
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/HADDR_0_a2[4] 1216 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18_7_i_m2[7] 874 18
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/AHBWrTranPend_edge 1016 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_93_17 812 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[4] 1529 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2253[0] 1086 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2192_cZ[3] 654 111
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.nxtState_0_sqmuxa_9 1122 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2_7[2] 894 18
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg_d_i_m2[14] 1222 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4[21] 666 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[13] 1074 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_address[7] 880 28
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/nxtState_cnst_i_a6_0[1] 1438 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_pc[29] 597 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_r_bits_user_0_2[1] 1107 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr_4_sqmuxa 805 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41_7[7] 921 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data[23] 645 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[2] 1618 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[3] 1103 130
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_reg_rs_msb_0_6_1[13] 836 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1[29] 938 117
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[62] 1600 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[19] 1018 139
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3027[2] 1014 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_1[17] 979 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2167[2] 1145 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[55] 1601 43
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_615 1339 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_r_bits_user_0_RNIVKIM1[1] 1395 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferWrEnMaybe_12_RNIFP29 876 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_1[6] 994 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[19] 690 81
set_location CoreTimer_C0_0/CoreTimer_C0_0/un2_CountIsZero_0_o2_17 1403 42
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[0] 1566 51
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/raddr_c_6[13] 1237 63
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA[15] 1411 7
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[42] 1459 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/un1_value_4 1016 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram1_[1] 1444 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[62] 1701 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/io_dmem_invalidate_lr_0_RNI0VE11 795 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[22] 1639 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0_[0] 1062 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1[19] 946 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[30] 1181 18
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[27] 1119 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_0/reg_0/q 867 70
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_1_iv[22] 1280 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[56] 1553 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr[8] 774 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/maxDevs_0[1] 1268 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s1_req_cmd[1] 793 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIH9MFV[1] 1772 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[43] 1595 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[4] 857 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1084_1[4] 728 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[3] 1530 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data[12] 729 130
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/mem_ren_1 1231 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/io_cpu_s2_xcpt_ae_st_f0 864 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram4_[4] 1388 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mtvec[12] 884 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI1J5PP2[0] 1458 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_b_bits_user_0_2[2] 1104 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[10] 1001 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dtmInfoChain/regs_26 757 109
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_a3_0_0[10] 950 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0[14] 698 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_47021_i_o2_RNIH39E 906 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_5/do_deq_2 1087 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_out_1_a_bits_mask[1] 1296 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0__RNILPIV[2] 1182 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/enables_0_20 1209 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1__RNIH7VO[8] 1401 69
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[37] 1126 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_1479[0] 885 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[17] 1045 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNI76EQ[20] 1142 54
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[30].BUFD_BLK 666 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc_8[31] 675 72
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/nxtState_cnst_0_a6_2[0] 1425 45
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/hwdataReg[6] 1166 31
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m64 1348 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[23] 1103 42
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[26].BUFD_BLK 665 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[35] 1722 88
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d[9] 1370 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1__RNIHL6V[26] 1132 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2322_3 1159 96
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_PenableScheduler/nextPenableSchedulerState_0_0[1] 1406 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_16[20] 980 21
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg[20] 1146 97
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[46] 1224 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_1608_i_0_0_RNIRTT91 783 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22[2] 902 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/ram_data.N_1718_i 1075 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[23] 1029 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[8] 1803 88
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/validByteCntInt_d_2_sqmuxa_3 1426 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/_T_1540[15] 844 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_424 1039 78
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/HTRANS_0_m2[1] 1299 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1[3] 880 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[2] 798 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/ctrl_stalld_5 756 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14_7_i_m2[2] 1127 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_reg_rs_msb_0_6_i_m2_1[20] 789 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op2_1_cZ[23] 835 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[27] 1051 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[21] 831 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[62] 1599 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_2992_u_i_1_RNIH7U11 977 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[50] 1719 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[29] 1199 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/saved_address[6] 840 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[19] 1515 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[3] 1240 49
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_wrFIFOWrAddr_1.CO1 1377 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[85] 653 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/state_srsts_0_a2_0[6] 751 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[11] 945 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_212_0_sqmuxa_0 739 99
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/RRESPOut13 1394 63
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[22].BUFD_BLK 668 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_2[0] 964 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[48] 1712 100
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HSIZEInt_d_m2s2 1148 78
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA_RNO[18] 1529 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_release_data_valid 880 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[28] 846 70
set_location CoreTimer_C1_0/CoreTimer_C1_0/PrdataNext_1_0_iv_0_i_1[3] 1421 33
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HWDATA_cZ[17] 1375 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_93_8_RNO_0 823 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22[4] 906 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data[26] 661 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE_1/value_1 919 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51[4] 893 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI09UNC1[1] 1458 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_31_6_0_0 773 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/LevelGateway_30/inFlight_RNO 1046 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_214 1075 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[8] 1134 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[43] 1665 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[26] 1806 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[40] 1408 117
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/autoexecProg_9 810 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIJJ2ER2[0] 1675 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][39] 1169 46
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[2] 1588 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIRSGQ[39] 1183 48
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByteCnt_iv_2[3] 1163 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[7] 936 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_179[13] 931 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0__RNI03BM[13] 932 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[53] 1794 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data[15] 720 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[14] 824 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[23] 913 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4_7[3] 969 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[6] 1162 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/un1_s2_uncached 908 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/enables_0_3 980 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dtmInfoChain/regs_20 644 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1__RNIRIMP[23] 1058 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[56] 1794 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[56] 1167 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_608 1399 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIUMIM[14] 1004 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIHDI7V[1] 1711 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[23] 533 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[48] 1663 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[28] 721 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data[1] 825 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1__RNI794V[12] 1005 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mscratch[3] 728 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_14_RNI1K3R1 1057 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29[4] 866 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_10[19] 820 27
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/currState_ns_0_a5_0[3] 1359 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_616_7_0[1] 1015 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_771[1] 1034 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[51] 1672 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[58] 1782 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2162_77 714 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mtvec_RNO[3] 822 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s1_pc[12] 612 133
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[26] 716 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[14] 1038 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr[7] 909 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[23] 1616 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[11] 757 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[13] 1060 46
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/un1_parity_err_0_sqmuxa_0_a2 1469 27
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[38] 1513 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[21] 1692 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2192_cZ[21] 816 117
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46_7[4] 815 30
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[12] 1533 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[55] 921 127
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr[6] 640 55
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_wrFIFORdAddr_d113_5_i_0 1426 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54[1] 905 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNIO8861[30] 1189 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_in_7_ready_0 884 54
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_wrFIFORdAddr_d113 1437 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0_1[11] 746 69
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_1[10] 1497 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_2[4] 714 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_745[1] 819 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_opcode[0] 1223 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_INT_XING/MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3/sync_1_1[29] 1229 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_7_6_0_0 775 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1632.ALTB[0] 1003 72
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[28] 1342 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata[6] 907 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[23] 1356 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[39] 963 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/enables_0_4 1181 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41_7[2] 931 18
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_0[40] 1252 96
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/BIDOut_cZ[2] 1272 84
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/un2_wrap_cond_cry_2_RNO 1233 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/blockProbeAfterGrantCount_0_sqmuxa_i_o2 775 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/io_deq_bits_address[10] 963 33
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HWDATA[25] 1272 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_inst[31] 739 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/in1_xor_in2[30] 825 111
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_AHBRdDone_d_0_sqmuxa 1196 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/N_192_i_fast 833 30
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA[25] 1337 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/_GEN_22_6_0_a3 1075 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI9A5Q[54] 1698 42
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv[20] 1272 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[22] 1597 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2192_cZ[9] 715 105
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[35] 1216 64
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_wrFIFORdAddr_d113_5_i_a5_2_1 1425 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_data_tag[3] 758 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[11] 802 25
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UIREG_5 423 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc[30] 596 91
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv_0_0[60] 1289 87
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/HRDATA_3[26] 1545 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1919[17] 1014 24
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv_1[58] 1212 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[6] 1187 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2153[0] 1026 124
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram6_[5] 1396 97
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[9] 1086 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31_7[6] 969 15
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_412 1352 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata[20] 829 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[18] 1436 109
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_524 1267 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3_7[1] 831 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_data_RNO[19] 919 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNI506O1[30] 789 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[34] 1661 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1328_0[43] 915 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mstatus_mie_11_u 900 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram3_[5] 1412 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram1__RNI9P4I[11] 1075 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_address[17] 1104 52
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.validByteCntInt_d_1_sqmuxa_6 1158 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/reg_RW0_addr_0[1] 864 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0__RNI5QGP[16] 961 60
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/HWDATA[4] 1445 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/probe_bits_address[20] 1197 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram1_[2] 1320 136
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[31] 1374 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNI3BSJ[15] 1081 75
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_3[21] 1353 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[26] 1111 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1919[30] 1101 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[30] 1224 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s2_tlb_resp_cacheable 936 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_inst[20] 820 157
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_9/maybe_full_RNO 1357 81
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/LENReg[0] 1115 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0__RNIQ82M[1] 1108 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[18] 972 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[1] 1020 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[9] 1643 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/value_1[0] 1304 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[2] 1605 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram0_[9] 1356 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[41] 1547 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[4] 1084 76
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UDRSH 695 6
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/nxtState_cnst_0_4[0] 1424 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[7] 1678 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55[2] 871 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_0[21] 847 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_interrupt 792 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_valid 1353 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[30] 1692 82
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[30].BUFD_BLK 698 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_last_ram5_[0] 1439 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536._T_1839_i 1038 18
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HRDATA_RNI4TJB[5] 1562 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/io_imem_resp_bits_data_RNISC2B1[21] 704 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data[30] 669 109
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dcsr_cause[2] 904 43
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_WSRTBAddrOffset/addrOffset_i_a5_3[0] 1109 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[55] 1157 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41[1] 1036 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/io_resp_bits_data[15] 874 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[35] 965 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28[2] 1026 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[20] 712 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_xcpt_ae_inst_4 505 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[27] 1207 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_841 958 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[60] 1794 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_b_bits_user[2] 1099 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram0_[3] 1302 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[6] 1709 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89297_3_0_RNIHJGV 987 33
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[17] 1314 30
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_652 1423 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/data_hazard_mem_i_o2_2_0 748 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_36181_RNIKING 840 21
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/receive_count[3] 1642 22
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.validByteCntInt_d[7] 1160 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_reg_rs_lsb_0_8_iv_0_0[0] 825 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/flushCounter[4] 875 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mtvec[13] 846 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_479 1287 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[56] 1147 52
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.wrFIFORdAddr_d_1_sqmuxa 1195 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram1__RNIDFIF[10] 1201 48
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[20] 1236 78
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_wrFIFORdAddr_d119_2 1164 81
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_17_sqmuxa 1254 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44[2] 736 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc[24] 781 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[62] 1676 91
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HBURSTInt_d_cnst_i_o3_0[1] 1172 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_266[0] 932 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[0] 1064 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[12] 1179 81
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/state_RNI2Q7D1[2] 615 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIJTDOU2[0] 1714 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[36] 1083 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_0[12] 981 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/_T_49 813 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/a/ram_size[0][1] 1120 145
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[0] 652 91
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HRDATA_RNI9IVL[11] 1548 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[46] 881 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_3[6] 815 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_len[0] 1361 99
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[2] 1326 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata[1] 768 75
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg[17] 1116 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[32] 1502 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13_7[6] 933 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[92] 638 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[31] 1496 97
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/tx_hold_reg[6] 1354 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_377_2 1212 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[7] 675 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_604 1404 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[39] 1502 76
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_1[1] 1026 57
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[20] 1515 42
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/un4_UTDODRV 433 6
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m14 938 42
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_102 1363 96
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[11] 1152 51
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/HWDATA_0_a2[18] 1211 72
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_446 1328 69
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_159 1398 81
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/receive_count_RNO[0] 1462 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_179[25] 944 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[32] 981 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/release_ack_wait_0_sqmuxa_1_0_a2 932 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_22 948 58
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_nxtState_0_sqmuxa_1_1 1370 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_8[14] 1006 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[30] 902 33
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HADDRInt[21] 1199 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1080 646 30
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[21] 1197 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[28] 1568 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[8] 1102 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/uncachedReqs_0_tag[3] 851 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/value_1 1140 85
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_523 1383 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[8] 1756 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[6] 1182 79
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/HWDATA_0_a2[5] 1285 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_1[8] 830 54
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA[11] 1419 13
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/HRDATA[9] 1581 16
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/currState_ns_0_o2[5] 1385 54
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un42_f1_0_2[1] 1147 78
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByte_2_1_iv_2[0] 1120 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram[0]_RNI74536[1] 1291 102
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[1].BUFD_BLK 632 21
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_490 1492 60
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[33] 1572 4
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByteCnt_0_iv_1[7] 1133 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_ctrl_wxd 943 151
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[26] 853 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[37] 1614 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[50] 1359 13
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/validByteCntInt_d_2_sqmuxa_4 1412 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id_ram3_[1] 1495 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[66] 658 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[21] 724 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI6H2D81[1] 1388 81
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_state_RNI6CMD[2] 1428 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3238_ma_st 886 64
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.validByteCntInt_d[9] 1084 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27[1] 917 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16[0] 1015 10
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HSIZEInt_d143 1401 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_10[17] 932 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[8] 959 49
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[25].BUFD_BLK 724 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[16] 1225 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIJDO2Q2[2] 1388 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[27] 1806 79
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[30] 1544 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_1[13] 819 87
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_5[12] 1292 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[8] 1126 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_ctrl_wxd 858 103
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_0_iv[48] 1314 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[59] 1771 79
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/un1_samples6_1_0_0_o2 1457 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIRLIDV2[0] 1771 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mscratch[26] 720 73
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_state[1] 1317 4
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_309 1259 69
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.wrap_cond[1] 1233 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNI9AT11[24] 1158 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[21] 1674 61
set_location CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/xhdl1.GEN_BITS_1_.gpin3 1408 76
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[35] 1677 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/tlb/un1_io_req_bits_vaddr_3_RNIBAL7 878 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1854_1_0[13] 694 129
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[2] 1618 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_45 645 66
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_3/R_ADDR_1_inst 1234 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[0] 987 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q_RNIGUV41 649 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[23] 1373 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_535_0 1095 103
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/tx_byte[5] 1500 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNIBOEI[25] 908 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[7] 915 49
set_location CoreTimer_C0_0/CoreTimer_C0_0/Count[8] 1578 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mtvec[5] 957 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[18] 809 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[19] 1433 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42_7_i_m2[7] 901 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_53501_RNIBGGO 879 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[6] 1185 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[16] 1436 64
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA_RNO[29] 1487 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[11] 970 70
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[0] 1574 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/release_state_i[0] 1022 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/_T_671[5] 910 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNI429Q[31] 1088 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram6_[7] 1454 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[24] 1269 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35_7[2] 873 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[20] 1685 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[13] 833 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[28] 1169 16
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[46] 1666 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1502[8] 899 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_576_i_o6 1336 81
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[32] 1316 100
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/controlReg1[7] 1303 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc_0_sqmuxa 730 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_2/empty 1142 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[63] 1116 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_inst[15] 868 121
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_fifoId[1] 998 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_2753_7[0] 894 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/maybe_full_3_0 1053 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[14] 1066 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[35] 1713 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_1[21] 934 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/ctrl_stalld_12 762 90
set_location CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_7 909 46
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/un2_wrap_cond_cry_3_RNO 1227 63
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/newreadtrans 1058 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1__RNILCMP[20] 1122 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1281_0_3_i_o3 918 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[19] 1034 31
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[36] 1575 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[14] 1452 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_1471_1 840 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNIFA6B[6] 1130 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_2/ram[0][1] 1113 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_831[0] 1000 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][61] 1294 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[26] 1301 46
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/beatCnt_RNIGQAJ7[5] 1092 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[40] 1245 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3[1] 831 52
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[2] 1371 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_b_bits_user_0_2[0] 1115 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id_ram4_[0] 1451 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr[11] 855 69
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXIOutReg/BID[2] 1188 49
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/rdAddrReg[0] 1225 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_47021_i_o2 1011 42
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg_d_i_m2[18] 1121 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[0] 1432 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_uncached 769 7
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_1_0[1] 1025 57
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/HRDATA_3[22] 1521 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[42] 636 138
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_AhbToApbSM/ahbToApbSMState_ns_i_0_0_a2[3] 1493 81
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_365 1229 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/id_rs_1[31] 821 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][30] 1102 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[12] 776 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_377_2_11_0_2 1025 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[14] 1181 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_grow_param_1_0_.m3 895 57
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[15] 1514 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[17] 1273 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_2/un1_value_4 1085 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_len[0][2] 1069 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[45] 1512 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[1] 1445 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_9[24] 1093 24
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_0_0[51] 1592 45
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/HRDATA_7[26] 1317 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data[24] 829 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1172_7_1_a3_0_0[0] 917 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[20] 1139 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[17] 1303 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/cached_grant_wait_0_sqmuxa 894 57
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_3[18] 1283 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[4] 1666 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46[2] 896 19
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UIREG_6 438 3
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_state_ns_0[5] 1451 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram6_[3] 1471 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_64101_i_o2_RNI0N09 920 9
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_wrFIFORdAddr_d119_2_0_0 1364 60
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/validByteCntInt_d98 1382 48
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_0[1] 1229 81
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[33] 1513 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc_8[25] 533 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_792_1.CO0 1389 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15[5] 667 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[21] 742 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[8] 1141 61
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[57] 1345 133
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/maxDevs_0_RNIUR9P1[3] 1042 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21_7[4] 1018 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_8[0] 969 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1927[34] 966 42
set_location CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/m67_0 1380 24
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/HWDATA[17] 1376 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc[29] 749 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[4] 970 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_718_2.SUM[0] 1262 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_pc[6] 646 133
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[4] 1164 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/_T_31 1147 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[63] 1522 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[13] 1276 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_213_0_sqmuxa_2 778 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram0__RNIUB431[7] 1006 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[0] 1486 70
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbsram_addr_t_RNIH29L1_2[1] 1312 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_28_6_0_0 774 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_179[10] 1004 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/io_imem_resp_bits_data_i_0[20] 786 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor_6[0] 907 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[51] 1422 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8_7[2] 1025 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/in1_xor_in2[29] 822 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[4] 1760 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[13] 865 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[20] 1670 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/flushCounter[3] 955 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_618 813 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNI78T11[23] 1135 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[31] 1538 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_41 644 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_address[12] 955 88
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[10] 1260 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_a2[5] 1006 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[39] 1087 30
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0[48] 1509 48
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rcv_sm.rx_state18_NE_1 1451 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[6] 1125 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2262_1[2] 1085 90
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/currState_ns_0[2] 1097 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/release_state_ns_0_a3_0_0[5] 959 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNI2JQG3[31] 788 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[23] 1587 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[38] 1513 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[16] 850 13
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_wrFIFORdAddr_d113_5_i_a5_0_0 1424 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/value[0] 1581 55
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_220 1291 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNI2S9P3[10] 776 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_cause[0] 848 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv[0] 861 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[15] 934 61
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_132 1202 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171_i_m2[2] 705 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[14] 1508 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full 1055 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[35] 1732 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_641[27] 1112 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][21] 1390 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_last_ram3_[0] 1387 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2_7_i_m2[5] 896 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_6092_22 797 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_param_ram0_[6] 1146 91
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/state_RNIIML01[2] 607 12
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/newreadtrans_RNIBBA9 1249 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/io_out[1] 820 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[62] 1682 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[10] 1027 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_174_7[8] 770 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1[6] 851 81
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a6[0] 1293 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0__RNISUAM[11] 898 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_size[1] 1064 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[55] 1469 55
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_5_RNO[10] 1312 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/un1__T_266_1.SUM[1] 985 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_837_0_3 1000 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[8] 711 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[21] 1060 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[9] 1629 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr_m1_2[3] 910 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1249[2] 977 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9_7[4] 965 12
set_location CoreTimer_C0_0/CoreTimer_C0_0/PreScale[1] 1472 13
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByteCnt_iv[2] 1328 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/ridx_bin/reg_0/q_RNO 742 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[23] 1183 43
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.validByteCntInt_d_1_sqmuxa_12 1146 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_150[5] 811 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/in1_xor_in2[11] 845 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34[0] 920 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/_T_1415 1352 87
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/nxtState_cnst_0_1[0] 1423 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[7] 1524 79
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_wrFIFORdAddr_d113_5_i_a5_0_0 1185 81
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_HWDATA_1_sqmuxa_0_tz 1226 87
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HWDATA[12] 1319 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNID6VU[12] 1182 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_1[26] 886 90
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_704 1359 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_ctrl_csr[1] 1270 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[31] 627 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/advance_pstore1 874 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNIQ7U0H[29] 811 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full_RNO 1309 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mscratch[7] 721 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_16_0[28] 745 21
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_377 1442 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50_7_i_m2[2] 822 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27_7[4] 910 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/_T_27_0 1050 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_b_bits_user_3[3] 1371 78
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_validByteCntInt_d_3_sqmuxa_1_RNIA4IP 1448 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_inst[16] 744 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_21_RNIVK3R1 1047 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_cZ[23] 813 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[12] 998 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram1_[12] 1068 76
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_339 1241 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16[1] 1009 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram1_[6] 1361 34
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.wrFIFORdAddr_d112_2 1208 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[25] 1104 33
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_state_ns_1_0_.N_438_i 1530 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2262_0[1] 1136 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNISE4KC1[1] 1679 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2057 828 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[19] 924 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data[19] 562 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[23] 1608 79
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[34] 1599 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_1[8] 860 63
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/validByteCntInt_d[5] 1468 33
set_location CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_11 1033 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_346_2_RNO 820 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNIGJ3C[15] 952 48
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByteCnt_d_4_sqmuxa 1326 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/m3_0_03_3 1076 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor_6[12] 915 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/io_resp_bits_data[21] 897 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_1[0] 811 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54[5] 1023 46
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_316 1382 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata[25] 833 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram4_[2] 1406 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_62621 910 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_param[2] 997 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_7[11] 806 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIL6DDV[1] 1701 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNIS8461[14] 1180 96
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/nxtState_1_sqmuxa_14 1425 54
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/currState_tr25_i 1197 33
set_location CoreGPIO_OUT_C0_0/CoreGPIO_OUT_C0_0/xhdl1.GEN_BITS[0].APB_32.GPOUT_reg[0] 1450 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram1_[1] 1358 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/_T_835 1039 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_678 1315 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][7] 1206 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[14] 1099 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[7] 999 36
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_463 1374 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[10] 830 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[27] 1788 85
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_10_sqmuxa 1251 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[13] 781 106
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_1_iv[19] 1263 90
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_AXIBurstInt_d_0_sqmuxa_1_0_RNIPD1Q 1447 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[9] 1639 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_2/reg_0/q 575 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][60] 1096 7
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HWDATA[21] 1290 72
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[2] 1334 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_TAG_ARRAY/MIV_RV32IMA_L1_AXI_TAG_ARRAY_0_EXT/reg_RW0_addr_0[0] 762 63
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_272 1281 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_2[15] 873 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_668_or 914 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/ram_param.SystemBus_slave_TLBuffer.Queue_5.ram_param_ram0_[6] 939 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram1__RNIJ7151[10] 925 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_2[10] 982 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNI3Q1O1_0[12] 777 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[36] 1654 52
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_256 1349 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc_8[30] 680 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_471 1352 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[44] 1141 49
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HWDATA[7] 1268 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_11 1035 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2 945 33
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_state_ns_i_0_a2_1[3] 1335 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_758 868 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[26] 1693 106
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_125 1353 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_608_3_0 749 75
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_wrFIFORdAddr_d113_5_i_o5_1 1423 42
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_2_sqmuxa 1455 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s1_pc[20] 936 130
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[51] 1684 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_source[0] 1003 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5_7[4] 917 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[22] 886 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_1[18] 1034 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[61] 1560 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][62] 1031 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[23] 1072 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_GEN_8_0_a2[1] 1184 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNI4EDJG[8] 797 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_792_2.SUM[1] 1386 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[6] 756 42
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/nxtState_cnst_0_a6_1[3] 1411 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[20] 1085 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/_T_31 1329 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/reg_RW0_addr_Z[5] 766 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv[10] 753 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[49] 1200 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[15] 1760 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89297_RNI7CAC 871 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[9] 1214 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[30] 947 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[27] 1103 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[2] 832 6
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_2[48] 1567 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_b_bits_user_0[0] 1105 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram0_[4] 1284 91
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv[47] 1418 30
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv_1[57] 1318 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0__RNIPPMP[13] 1153 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[9] 1025 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[44] 1672 100
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg_d_i_m2[7] 962 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_79 644 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNI0S6Q[20] 1060 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/reg_RW0_addr[8] 753 61
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/count_19_iv_0[2] 718 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIHECQ[16] 1177 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_replayc_1 790 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/un1_value_1_2 917 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[13] 759 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[59] 1733 82
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/AHBWrTranPend_d2_0 998 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1291lto4_RNI93671 848 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0][23] 949 46
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_6[23] 1284 99
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[32] 1569 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_hartsel_ldmx[1] 646 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1281_1 995 76
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_757 1318 96
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/SDATASELInt_RNO[11] 1383 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[53] 1796 70
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_428 1487 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[31] 995 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43_7[4] 909 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[22] 1087 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI6J461[19] 1201 90
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_742 1293 69
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HADDR[0] 1111 120
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_9/ram_ram_ram1_[4] 1368 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0][15] 830 52
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_nxtState_9_sqmuxa_RNIF1801 1149 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[11] 1552 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9_7[1] 1003 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_source[2] 1334 64
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_addrOffset_6[0] 1051 57
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_shift[8] 1360 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[12] 978 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram5_[5] 1478 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[4] 723 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[23] 1096 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_28/q_RNO 835 18
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d[13] 1237 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36_7[6] 634 54
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_AXIBurstInt_d_0_sqmuxa_1_1 1173 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram0_[4] 823 88
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HBURSTInt_d_1[0] 1433 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[19] 1760 91
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_rdFIFOWrDataReg_d_0_sqmuxa_0 1232 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s2_replay 710 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_9/ram_ram_ram1_[2] 1104 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_2[4] 819 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIPMRFV[1] 1427 99
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/state_0_2_iv_i_RNO_1[2] 601 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_reg_rs_msb_0_6_i_m2_1[3] 800 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_1[4] 813 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecdata[0] 1099 37
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.wrFIFORdAddr_d120_1 1183 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[1] 939 31
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[32].BUFD_BLK 664 21
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HSIZEInt_d_m2s2 1451 54
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/count_0_sqmuxa_1 608 18
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un31lto9_3 1172 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3327[2] 884 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[15] 1082 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data[27] 615 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[12] 977 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[53] 1774 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/lrscAddr[14] 852 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[14] 1069 52
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[51] 1287 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[31] 1267 73
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/wrFIFORdAddr_d125_2 1437 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram1_[13] 1066 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][3] 1303 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNITQBLT[1] 1439 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46[6] 1041 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[37] 1613 73
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_0_2_0[0] 1254 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1337_0_o2[35] 889 54
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[42] 1492 52
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_1_iv[33] 1230 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_154[26] 808 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[8] 961 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[11] 1582 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_b_bits_user_0_2[0] 1361 78
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/regHADDR[29] 1247 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171_1[18] 697 60
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA[31] 1343 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4[16] 702 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[29] 1399 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[28] 1116 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/maybe_full_RNO 1464 78
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_29_sqmuxa_1 1498 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[49] 1594 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[21] 916 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_T_1691_7_sqmuxa_1 1063 21
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_120 1035 69
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HTRANS_1_1_0_.m4 1422 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[24] 1193 70
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_749 1207 72
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_364 1203 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32[5] 950 7
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_734 1542 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_2/value_1 1398 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_11_1[25] 846 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_174_7[7] 606 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2160[9] 717 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/errorBusy_1 810 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/N_175_i 778 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_ctrl_sel_alu1_4_0_a2_1_RNIQT111[1] 771 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_1479[5] 862 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[11] 1594 88
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv_1[50] 1182 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram7_[3] 1321 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/insn_break 800 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[50] 1780 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[14] 1259 46
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_AhbToApbSM/HREADYOUT_4_0_0_0_0 1396 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[15] 1680 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp_ram_resp_ram1_[5] 1414 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[28] 924 31
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a2_4[0] 1280 48
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDRInt_d_3_sqmuxa 1460 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s2_pc[12] 749 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_611_1 895 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_T_480 1051 81
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/validByteCnt_d_8_sqmuxa 1300 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[58] 1485 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1628[3] 940 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[49] 1014 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id_ram5_[0] 1478 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_rs_1_1_0[31] 861 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_150[15] 825 99
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/state93_0_a2_a0 605 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[38] 1003 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[2] 1057 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21_7[6] 1008 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[21] 876 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_2[14] 1136 97
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_690 1063 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[62] 1615 70
set_location CoreTimer_C1_0/CoreTimer_C1_0/NextCountPulse_0_sqmuxa_4_0_a2_0 1406 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[17] 1229 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0_7_i_m2[7] 988 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_16/q 764 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/_T_1549_0[32] 772 21
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_3_1[34] 1354 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[2] 1623 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiReqReg_data[21] 621 73
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/HBURST_0_a2[1] 1154 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/pstore2_addr[10] 956 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_785 1402 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[14] 1483 55
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/HRDATA_7[2] 1295 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram3_[3] 1396 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3055_1_SUM[2] 829 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[13] 1677 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2259_339 1135 90
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_483 1394 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_1[9] 799 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/genblk1.axi_bridge/un1_conditioned_AWSIZE_016_RNIE3TL 1067 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[28] 1152 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_1[1] 964 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[25] 1688 64
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HSIZEInt_d143_i_1_o2 1171 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id_ram5_[2] 1436 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_0/reg_0/q 594 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[4] 1232 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_13[22] 948 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_strb_i_0_RNI6JEI8[5] 1052 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[11] 1603 73
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[28] 1244 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[2] 1199 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2180_1_xx_mm 759 99
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXIOutReg/WREADY 1140 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_debug_RNO 862 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_4[13] 691 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[44] 1261 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[38] 1537 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[18] 1028 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_2_RNITR867[8] 684 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1[2] 812 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11[3] 814 40
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[57] 1500 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[41] 1580 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIKPCV[42] 1279 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[46] 1100 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6_7[2] 670 66
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[3] 1394 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[39] 1519 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[53] 1116 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[49] 1596 97
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m51_2 1353 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[31] 1033 64
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/raddr_c_6[9] 1264 81
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[2] 1600 51
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HWDATA[4] 1217 72
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_1_iv[0] 1240 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[37] 1260 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_b_bits_user_0[1] 1111 87
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[27] 1558 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[12] 1024 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[32] 1516 61
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrAddr_d_0_sqmuxa_2 1219 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc[10] 848 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[11] 711 120
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/ex_reg_rs_msb_0_6_1[1] 827 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/auto_out_1_a_bits_mask[3] 916 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram1__RNIP7AJ[1] 1382 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[24] 1367 34
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_0[14] 1273 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_1[6] 963 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1__RNINEMP[21] 1041 60
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[22] 1594 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[11] 1095 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[4] 1687 58
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/state_RNO_1[4] 595 12
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_44 1365 63
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbsram_addr_t[15] 1209 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_sn_m4 812 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/cached_grant_wait_RNO 918 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[52] 1795 58
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_0_i_m7[10] 1228 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_param[0] 975 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNILSMQ[63] 1177 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_66 662 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_1[11] 820 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/value[0] 1292 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[60] 1793 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[33] 1058 118
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[42] 1318 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171_1[14] 715 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3503_10_sqmuxa_0_a2 869 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[25] 959 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1172[8] 889 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[36] 1753 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[14] 1441 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[26] 726 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0[23] 734 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_8[1] 996 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata[20] 928 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_1[30] 882 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[11] 864 4
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[31] 1547 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[48] 1343 136
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/valid_reg/reg_0/q 684 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc[14] 623 67
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/HRDATA_3[0] 1475 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_strb[0][6] 1222 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[62] 1703 97
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/validByteCntInt[10] 1512 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data[5] 848 124
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mtvec[9] 717 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI0LC61[52] 1209 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/_T_31 1084 57
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_wrFIFORdAddr_d_1_sqmuxa 1428 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[76] 644 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data[11] 624 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/ram_param.SystemBus_slave_TLBuffer.Queue_5.ram_param_ram0_[3] 1065 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[0] 1285 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram0_[4] 1116 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_664[1] 926 42
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByteCnt_d_4_sqmuxa 1114 60
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_3 1318 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_0[11] 1040 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_93_1_RNO_3 848 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[35] 1328 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11_7[0] 856 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[23] 1059 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc_8[24] 628 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram3_[5] 1386 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram1_[0] 1329 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_421_5 1318 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_data[5] 693 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[31] 1094 16
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_2[62] 1542 45
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2[2] 1319 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0/reg_0/q 1134 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[24] 1774 88
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/HRDATA_7[22] 1317 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_address[3] 684 31
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_1[0] 1292 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_607[0] 822 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNIV5SI[4] 1651 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_10[15] 955 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[28] 1327 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s2_tlb_resp_ae_inst 779 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_62661 884 12
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[33] 1605 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10[7] 886 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[35] 642 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/ll_wen 759 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89297_RNIODTB 872 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc_8[18] 685 78
set_location CoreTimer_C0_0/CoreTimer_C0_0/Count[0] 1579 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[59] 1762 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[4] 805 4
set_location CoreTimer_C0_0/CoreTimer_C0_0/un2_CountIsZero_0_o2_16 1514 36
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByte_2_0_iv_1[4] 1113 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_a3_0[20] 954 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[40] 1612 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/io_out[10] 805 99
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m6 1120 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNIVR0Q[31] 1555 60
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[25] 1548 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1826 1015 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[55] 1464 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROLNxt_hartsel_i_m3[6] 758 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id_ram5_[0] 1283 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shift_logic_1_1[9] 811 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIJKGQ[35] 1153 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_765 947 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_362 910 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[21] 1724 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41[2] 931 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[9] 715 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram3_[4] 1407 76
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/HWDATA[20] 1349 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[101] 622 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc_8[7] 609 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram0__RNITL941[6] 1206 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_rs2[25] 839 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/id_rs_1_cZ[3] 834 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[4] 1169 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[20] 1682 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mtvec_RNO[5] 839 63
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[2] 1694 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_11[0] 999 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_14[0] 1003 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24_7[0] 912 6
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[10] 1131 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/genblk1.axi_bridge/conditioned_WSTRB_0_1_RNI3M651[2] 1066 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[28] 1384 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[60] 664 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_pc[18] 851 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25_7[2] 946 15
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HBURSTInt_d_14[1] 1432 51
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/regHTRANS[1] 1299 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[37] 1105 57
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByte_2_1_iv_2_RNI72312[0] 1122 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ctrl_stalld_1_0_o2_0_2 758 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[7] 991 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[46] 1610 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/ramout[20] 992 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data[6] 627 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[13] 1065 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor[30] 882 121
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3[4] 853 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[16] 802 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_inst[11] 256 13
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg_d_i_m2[20] 1049 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[7] 1050 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_669_1.CO2 915 42
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrAddr_Z[3] 1350 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[43] 1593 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[14] 1445 61
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_0[6] 1255 90
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_AhbToApbSM/ahbToApbSMState[3] 1291 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[103] 637 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_1[7] 952 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0_1[4] 748 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[6] 1721 67
set_location CoreAPB3_C0_0/CoreAPB3_C0_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_3[3] 1420 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[61] 1674 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[29] 1015 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_inst[28] 524 142
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[11] 1347 46
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_HADDRInt_d_2_sqmuxa 1446 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1__RNI7VMP[29] 1081 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[5] 746 52
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrAddr_d[3] 1479 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_pc[7] 775 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv[9] 919 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[22] 1133 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[28] 830 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_755_RNIS09G 962 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[19] 1702 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIIPEV[50] 1308 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/value_1_rep[0] 1385 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171[15] 841 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_2[21] 943 21
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/SADDRSEL_i_a2_1[7] 1384 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[16] 707 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data[28] 785 103
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HRDATA_RNILS7S[22] 1542 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171_1[16] 610 75
set_location CoreTimer_C1_0/CoreTimer_C1_0/Count[27] 1581 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[12] 630 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[61] 951 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_377_1 1057 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_victim_tag[15] 873 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[53] 1754 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[9] 995 112
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UIREG_4 437 3
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_495 1345 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[10] 704 81
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[22] 1184 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[22] 1051 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1[20] 981 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151_RNICQBL[10] 717 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[60] 1780 76
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/parity_err 1493 13
set_location CoreTimer_C0_0/CoreTimer_C0_0/Load[11] 1498 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[22] 1239 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[58] 1765 58
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.N_55_i 1128 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNI9MEI[24] 1174 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4[5] 471 103
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByte_2_1_iv[2] 1090 63
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[3] 1575 51
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_476 1064 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/reg_RW0_addr_0[0] 903 90
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[9].BUFD_BLK 678 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_671[24] 892 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[22] 1183 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1919[8] 1031 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[42] 1635 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1919[2] 1070 24
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_rdFIFOWrData_7_sqmuxa 1256 78
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[2] 1363 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/mem_reg_rs2_16_cZ[25] 922 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[1] 1290 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_594 778 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[22] 1126 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/release_state_ns_0_a2_0[0] 906 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram1_[2] 1399 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_13[11] 968 24
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_0[4] 1283 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_pc[25] 676 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.awe1 1398 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOWrEnMaybe 809 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_433 1361 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_93_10 784 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/requestAIO_0_0 1027 60
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/rdAddrReg_r[2] 1072 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNILLJ4V[1] 1616 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_303_6_0[1] 1064 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shift_logic_1_1[27] 791 102
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[1] 1601 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_753_7[1] 898 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/io_out[3] 829 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9_7[7] 501 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_15_RNI2K3R1 1020 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[18] 1202 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[18] 769 30
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/validByteCnt_d_3_sqmuxa_1_0_a2 1122 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[52] 1805 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1[30] 858 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_req_tag[4] 1093 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38[3] 899 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[45] 1578 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1__RNIAMTN[25] 1285 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[47] 1802 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[24] 991 21
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA_RNO[31] 1334 42
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrAddr_Z[3] 1199 166
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[3] 1421 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[6] 884 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[22] 1132 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_64101_i_o2 919 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_GEN_13_u 1024 75
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_2[60] 1533 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[21] 1224 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[3] 1735 94
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI5UMJV2[0] 1737 75
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_20_sqmuxa 1497 48
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HSIZEInt_d51 1168 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[5] 984 112
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_3_1[39] 1251 81
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_15_sqmuxa 1494 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[81] 651 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[10] 662 51
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5[14] 1532 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[27] 714 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[5] 1181 12
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_3[40] 1243 90
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_m[35] 1237 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[51] 1727 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1580_0 1019 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[40] 1649 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI1SJAV[1] 1533 90
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA[2] 1502 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1580_6 903 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[7] 1176 87
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA[17] 1581 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/bypass_mux_2_3_cZ[30] 706 57
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/state_0_2_iv_i_RNO_4[2] 594 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op1_1_0[11] 851 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[15] 1446 78
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.N_61_i 1352 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_1/q 798 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv[2] 960 111
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[50] 1389 58
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_11_sqmuxa_0 1482 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52_7_i_m2[2] 963 3
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_wrFIFORdAddr_d113_5_i_a5 1422 42
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2[3] 1326 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_987[0] 884 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[8] 767 88
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/wrFIFORdAddr_d123 1435 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_last_ram6_[0] 1426 79
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/HADDR_d[15] 1303 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_2/reg_0/q 1169 25
set_location CoreAPB3_C0_0/CoreAPB3_C0_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_4[3] 1497 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_0[28] 859 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata[11] 824 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0__RNISBKT[3] 1199 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_7[25] 994 21
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/validByteCnt_Z[7] 1416 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[43] 1248 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2137[0] 1191 109
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_681_1.CO1 1360 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[17] 1218 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_1[7] 953 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[51] 801 22
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[11] 1541 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[25] 1759 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[10] 1199 49
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_4[30] 1302 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/auto_in_d_bits_data_0_iv_0_cZ[2] 1043 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[12] 725 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmi2tl/tl_a_bits_address_0[6] 654 33
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/un2_wrap_cond_cry_7_RNIHT49 1226 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr[10] 872 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_size[1] 1374 118
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/un1__T_294_1.SUM[1] 1018 57
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un17_i_a2_1 1121 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_2[17] 752 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[21] 1720 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[5] 1255 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[60] 1803 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1055_6[3] 989 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_755_2.CO1 1354 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[6] 903 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[60] 1783 82
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_wrFIFORdAddr_d113_5_i_a5 1331 24
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/beatCnt[6] 1355 88
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_20 1347 69
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2[13] 1297 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[36] 916 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_3[30] 694 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/mem_reg_rs2_16_0[10] 988 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[9] 1121 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_0[29] 708 75
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_1[40] 1274 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_1593_i_0_o2_RNI3GPO 802 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_lsb_0[0] 862 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[30] 826 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_1474 1026 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/saved_address[12] 942 46
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_2_0[1] 1224 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48_7_i_m2[5] 992 6
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.wrFIFORdAddr_d125_2 1261 54
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/rdAddrReg_r[1] 1249 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[67] 995 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32[1] 963 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_1[24] 962 24
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_HADDRInt_d45_1[0] 1461 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[2] 714 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_66_RNO_16 834 72
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_625 1063 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[5] 774 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[8] 1731 88
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.AHBWrDone_d2_0 1137 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[14] 1885 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/io_out[20] 833 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_425 1041 87
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/SIZEReg_d_i_m2[1] 1119 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[27] 1731 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_53461 909 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[38] 1076 25
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/SDATASELInt[11] 1135 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id_ram2_[1] 1367 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0__RNI5G531[7] 962 60
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5[26] 1536 48
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_AhbToApbSM/PSEL 1307 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIMPAV[34] 1321 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[42] 792 22
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HADDRInt_d_3_sqmuxa 1172 84
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[47] 1195 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_400_RNO[1] 907 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_ackhavereset_ldmx 760 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[22] 1198 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[120] 651 60
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_1_i_4[48] 1486 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIF2ACV2[0] 1570 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIQEAOC1[1] 1713 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_1[10] 974 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data[10] 633 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/id_rs_1_cZ[23] 828 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[1] 1474 70
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_89 1231 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[8] 1715 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s2_pc[24] 632 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_xcpt_interrupt_r 778 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[18] 1101 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/value_1[2] 1537 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1__RNITIKP[15] 1032 60
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/un1_samples6_1_0_0 1453 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferWrEnMaybe_28 833 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[12] 1069 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/idcodeChain/io_chainIn_shift_or_0_a2_0_a2 725 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data[10] 911 55
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[57] 1342 27
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByteCnt_iv_1_RNO[1] 1311 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/genblk1.axi_bridge/conditioned_WSTRB_0_RNIONO11[2] 1278 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram1_[4] 1340 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[61] 1517 70
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_4/R_ADDR_3_inst 1190 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor_6[19] 917 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[19] 1062 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[3] 1636 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[52] 1344 61
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/BURSTReg[1] 1285 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1057[0] 1058 43
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HRDATA_RNIQ07S[18] 1538 42
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDRInt_d_3_sqmuxa_1_0 1459 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_303[2] 1154 112
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_validByteCntInt_d_0_sqmuxa_4 1436 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[46] 1623 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[61] 1673 64
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_rdFIFOWrDataReg_d_6_sqmuxa 1231 99
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_516 1500 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[24] 1752 79
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_0_i[10] 1227 90
set_location CoreTimer_C1_0/CoreTimer_C1_0/PrdataNext_1_0_iv_i_0[1] 1470 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[18] 1467 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_30_RNO 1049 30
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/wrFIFORdAddr_d116.wrFIFORdAddr_d116_0 1437 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNIHSCI[19] 911 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_address[19] 1086 55
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA[30] 1583 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][6] 1047 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[28] 1434 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/do_deq 1133 87
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_643 1349 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[18] 1042 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiAbstractDataRdEn_0_1 828 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[22] 1135 73
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[11] 1625 45
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_166 1262 57
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HADDRInt[10] 1178 76
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbsram_addr_t_RNIH29L1_1[1] 1318 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/io_cpu_resp_valid 767 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[62] 1267 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_38 629 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_source[0] 1251 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[14] 929 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1__RNILAKP[11] 1101 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171_i_m2_1[4] 548 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram[0][3] 1505 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_T_1691_0_sqmuxa 1092 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[33] 1463 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[16] 1113 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[41] 1605 79
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/endofshift_2 622 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[27] 1017 19
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/count_19_0_iv_0[5] 616 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/q 840 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51_7[4] 872 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3316[4] 883 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/resumereq 814 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4_7[0] 964 6
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[12] 1516 22
set_location CoreTimer_C1_0/CoreTimer_C1_0/CtrlReg_RNID4FF[2] 1426 33
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_696 1280 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_748[5] 903 39
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_1_RNO[32] 1233 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_21_6_0_0 565 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_179[0] 921 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[49] 1617 58
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA[20] 1622 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/a_data_Z[21] 1140 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/un3__T_740_1 1364 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s1_req_addr[20] 935 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[21] 800 121
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_148 1062 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/skipOpReg_RNI85I12 751 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dtmInfoChain/regs_21 789 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1[5] 931 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_1/do_deq_1 1109 78
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_79 1478 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151[15] 636 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[0] 1478 73
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByte_2_0_iv[10] 1314 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNI1EEI[20] 862 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata[4] 942 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_7/ram[0][2] 1094 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2391_1_cZ[35] 1147 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1911[21] 1064 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s1_req_addr[16] 1101 121
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_154[28] 835 108
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbcurr_state[1] 1290 97
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/NxtPrdata_5_0_a2_1[1] 1333 27
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[5].BUFD_BLK 631 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc[7] 754 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[15] 1032 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_3/maybe_full 1009 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[15] 950 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][21] 1040 61
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/un1_HREADY_M_pre29_RNIEVMT 1589 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[8] 877 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10_7[1] 1006 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp_ram_resp_ram1_[1] 928 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_5/ram[0][1] 1370 79
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_54 1228 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/maybe_full_RNO 1012 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_6_6_0_0 876 3
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[20].BUFD_BLK 656 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_0[22] 991 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIVOOKV2[0] 1771 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[18] 1473 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1084_1[14] 769 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_awe1 1125 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_1[25] 881 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[26] 1756 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_cZ[1] 811 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_281_iv_0_0 788 21
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/AXIBurstInt[0] 1096 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[28] 849 27
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[6] 1583 45
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[8] 1535 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[52] 1198 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_227 1024 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[30] 1000 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[30] 1722 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[13] 1004 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[40] 1553 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[0] 1035 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1854_1[1] 769 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[18] 1560 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_last_ram0_[0] 1428 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[30] 1366 61
set_location CoreTimer_C1_0/CoreTimer_C1_0/PrdataNextEn_0_a2 1209 33
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[20] 1575 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram0_[2] 1456 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44_7[4] 1078 48
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/validByteCntInt_d_5_sqmuxa_1 1411 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_last[0]_RNO 1087 36
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/SDATASELInt[12] 1370 46
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d[5] 1437 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_1296_0_a2_2_1 712 93
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][28] 1063 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0__RNIPDGP[10] 938 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/io_deq_bits_address[8] 967 42
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[43] 1193 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1[3] 805 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1291lto4_2 851 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1488[4] 907 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_93_25 826 108
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg_d_i_m2[12] 1088 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[63] 1116 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[9] 1172 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[21] 1677 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26_7[6] 1235 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1[12] 973 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_address[15] 1056 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/_GEN_60_u_RNIO0TG 1014 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_inst[8] 663 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][5] 1452 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/bypass_mux_2_3_cZ[2] 842 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_6[3] 786 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[52] 1804 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/io_out[9] 806 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_113 613 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_cause[2] 734 79
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/INVBLKY1[0] 1315 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNI3BUU3[2] 796 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[11] 1287 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[18] 884 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[3] 1217 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[15] 1699 73
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/currState_ns_0_a5[5] 1134 60
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[36] 1555 51
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_679 1318 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_2[20] 872 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[16] 1068 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][19] 1325 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s1_req_addr[27] 869 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[27] 1729 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram1_[4] 1277 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[5] 1036 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_150[21] 802 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[3] 1662 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[23] 1092 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81101 885 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1911[10] 1183 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[21] 1615 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_713_3 691 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[3] 1126 28
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_422 1312 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_reg_rs_lsb_1_6_i_a2_0[0] 787 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc[17] 725 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_266_7[3] 1118 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/saved_address[14] 925 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_5 532 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[6] 1062 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_656 1411 109
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/nxtState_cnst_0_1[2] 1421 36
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2[14] 1298 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_0[24] 715 75
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDRInt_d_2_sqmuxa_1 1454 42
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m39 1341 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[2] 906 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc[3] 590 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_29 738 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferWrEnMaybe_52 835 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op1_1_0[31] 855 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[54] 1468 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34[7] 865 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[20] 683 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIVQ4UV2[2] 1770 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1854_1_0[17] 756 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_replay 636 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_571 766 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[20] 1028 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[7] 1125 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_data[27] 913 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1502[11] 884 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[58] 1791 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc[13] 884 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_29_20 821 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[27] 1809 85
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_sqmuxa_2 1436 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ctrl_stalld_1_0_a2_0_RNO_17 692 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[32] 1444 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram0_[0] 1059 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[12] 767 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_616_7_0[7] 932 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_1_6_0_i_i_0_m2 769 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[47] 1733 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s2_pc[27] 701 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1084_1[13] 777 75
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/AHBRdDone_edge_RNI0K1E 1400 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_1_0[6] 835 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_483_2.SUM[0] 1313 57
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv[15] 1248 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[2] 1463 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_645_v[22] 1115 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI1382Q2[0] 1435 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[38] 923 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89401_0_o2_RNIPKP52 929 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[27] 872 55
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_3[3] 1578 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1[12] 884 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[35] 1446 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0__RNIQBO9[7] 1185 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIDU2O[0] 967 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI90D7V[1] 1618 81
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.validByteCntInt_d[10] 1162 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_372_2_0_sqmuxa_1_2 1040 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram5_[4] 1400 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[21] 1139 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[28] 846 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_extra[0][2] 787 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_1[28] 678 63
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_2[7] 1293 81
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5[24] 1551 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2192_cZ[8] 930 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[7] 1134 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[60] 651 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[49] 810 133
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HWDATA[0] 1268 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIQKKM[21] 1027 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1919[12] 1012 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_3[14] 986 18
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[22] 1345 34
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/validByteCnt_d_10_sqmuxa_2 1304 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s1_req_tag[3] 833 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536.m27 1014 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[2] 1619 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_0/reg_0/q 925 16
set_location CoreTimer_C1_0/CoreTimer_C1_0/Load[8] 1343 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[16] 1636 91
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_186 1337 78
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/BIDOut_0_a2[2] 1188 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_GEN_69_7_2 1031 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/ll_waddr_cZ[4] 762 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/value_0_i_x2 962 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[7] 1646 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_0[10] 991 24
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_772 1315 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[22] 890 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/ramout[25] 967 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[52] 1730 70
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_1_iv[2] 1235 78
set_location CoreTimer_C1_0/CoreTimer_C1_0/NextCountPulse_0_sqmuxa_8_0_a2 1397 33
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_0_iv[46] 1244 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[49] 1589 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_282 989 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_93_13_RNO_0 683 93
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram6_[2] 1396 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferWrEnMaybe_32_RNIBK3C 882 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_1[29] 816 106
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[0].BUFD_BLK 631 21
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_15 1222 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata[0] 889 90
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_705 1372 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[3] 1193 87
set_location CoreTimer_C0_0/CoreTimer_C0_0/Load[1] 1593 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0_[3] 1056 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_799[9] 1027 84
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_3[30] 1233 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_write 869 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_inst[19] 673 127
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[15] 810 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[13] 947 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[25] 1068 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[38] 1224 4
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_3[28] 1253 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/saved_opcode[0] 941 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_6_RNO_0 1089 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[8] 1189 48
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/currState_ns_0_0[5] 1106 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[4] 612 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[7] 1554 70
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[29] 1533 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/io_imem_resp_bits_data_RNICAKA1[20] 705 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_889 816 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_hartsel_ldmx[4] 770 42
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.AHBError_d_0_sqmuxa 1169 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/m7_2_3 745 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[11] 1570 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram0_[10] 925 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_id[1] 1073 81
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg[10] 1335 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIP0D1Q2[0] 1387 81
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[9] 1247 61
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/currState[6] 1294 37
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_504 1067 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data[14] 926 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[61] 1563 70
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_0_i[10] 1473 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNIUIC61[51] 1123 120
set_location CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/xhdl1.GEN_BITS_1_.gpin1 1330 79
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/AHBErrorReg_d_iv_i 1001 105
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_AHBErrorReg_d_1_sqmuxa_1_0_a2_0_RNI5BME 1383 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[51] 1714 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[2] 1068 30
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[0] 1572 51
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState[4] 1317 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/wdata[24] 873 108
set_location CoreTimer_C1_0/CoreTimer_C1_0/un2_CountIsZero_0_o2_16 1496 30
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[53] 1198 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNICJ7C[31] 1112 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[12] 1633 82
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_validByteCntInt_d_0_sqmuxa_4_1 1530 30
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[9] 1522 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1[6] 1022 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_1[24] 885 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[0] 830 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNI6857[5] 1034 48
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/NxtPrdata_5_0[7] 1380 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1[18] 867 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc[31] 767 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/_T_91 778 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[11] 841 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_pc[14] 647 109
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_2_0[7] 1259 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_debug_st_u 807 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[17] 1614 58
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrAddrReg[1] 1332 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[36] 1758 58
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/HRDATA_3[28] 1540 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/ex_reg_rs_msb_0_6[8] 824 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_T_1459 920 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_414 1351 87
set_location CoreTimer_C0_0/CoreTimer_C0_0/PreScale[2] 1426 64
set_location CoreTimer_C0_0/CoreTimer_C0_0/Load[10] 1643 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1476[2] 825 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[8] 1061 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0__RNI1MGP[14] 965 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[33] 1484 55
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_1 1336 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[52] 633 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_cZ[13] 858 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][2] 1298 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2255[0] 1134 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[47] 1732 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram5_[2] 1415 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_4_RNO 1294 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[63] 1100 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1055_6[1] 1037 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_0[9] 873 45
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HBURSTInt_d[0] 1269 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[18] 1413 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1911[23] 912 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[41] 1162 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[14] 801 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[38] 1508 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_replay_4 790 54
set_location CoreTimer_C0_0/CoreTimer_C0_0/LoadEn_0_a2 1459 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/do_enq_0_i_o2_1 883 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op1_1_sn_m1 846 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_T_1475 1063 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[38] 1521 100
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.last_nibble_RNO[2] 1225 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_9/do_enq 1074 84
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_461 1350 75
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d[7] 1278 45
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[38] 1543 51
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_1_iv[17] 1289 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[47] 1739 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[0] 1529 61
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_3[25] 1296 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[55] 1520 61
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[54] 1100 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_data[17] 698 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_14_v[0] 847 108
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/validByteCnt_d_9_sqmuxa_0_a2 1120 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_14_v_RNILJK51[12] 773 105
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HADDRInt[31] 1308 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[70] 646 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram1_[1] 1263 52
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_wrFIFORdAddr_d113_10_2 1413 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/bypass_mux_2_3_cZ[3] 851 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIF058V2[2] 1614 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[39] 1436 33
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg[17] 1127 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[11] 1588 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data[22] 795 6
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[6] 1610 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151_RNIK2CL[14] 704 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[27] 1269 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_mask[0] 1013 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_602_1_0 747 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNI92VU[10] 993 84
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[4] 1616 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_935_0_2 891 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16[4] 703 34
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HWDATA[28] 1309 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/value_RNO[0] 1400 78
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/currState[1] 773 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[25] 1281 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_1[31] 823 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[59] 1637 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiAbstractDataWrEnMaybe_0_0_a2_RNIKBQ22 971 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_0/reg_0/q 836 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_param_ram0_[2] 1244 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[1] 1225 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_8/do_deq_1 1086 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51_7[6] 895 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2192_cZ[10] 719 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41_7[5] 918 12
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_AhbToApbSM/PSEL_RNO 1307 33
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[2] 1570 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[1] 1456 61
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_0_5_RNI3EKF[56] 1306 75
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/nxtState_8_sqmuxa 1424 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[24] 1790 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[31] 1495 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[10] 1644 70
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv[7] 1244 102
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/nxtState199 1399 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[7] 1137 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_6[16] 987 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_7 827 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171_i_m2_1[5] 801 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/uncachedInFlight_0_1_sqmuxa_1 924 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram6_[1] 1398 109
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[3] 1638 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNIMR5C[27] 1106 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[34] 1635 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNI5KGI[31] 909 57
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HSIZEInt_d173 1431 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3316[3] 893 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/idcodeChain/regs_17_or 730 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[15] 1731 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram0_[6] 1462 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1082_1[12] 794 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[39] 1005 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mcause_0_sqmuxa 825 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0]_RNIQ2FP1[1] 923 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0[3] 994 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[19] 718 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/saved_source_Z[0] 966 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[30] 1694 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_source[1] 1094 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_136_RNIADMO1[4] 1104 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_17_i 574 90
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/xmit_cntr[2] 1372 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3292[12] 882 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[62] 1044 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[8] 1730 85
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv_0_1[63] 1305 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[7] 853 49
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HSIZEInt_d172_RNINHIS 1148 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10_7[3] 894 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[0] 1029 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_31 986 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[6] 766 13
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbsram_addr_t[11] 1253 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_319_RNI58H5 1063 54
set_location CoreTimer_C1_0/CoreTimer_C1_0/IntClrEn_0_a2 1424 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536.m54_e 1026 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram0_[4] 1420 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc_8[9] 810 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55[5] 905 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/un1_value_1_2 1089 57
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByte_2_0_iv_RNO[5] 1344 60
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNIBUOR[0] 1507 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[22] 1045 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][23] 1306 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_b_bits_user_0[4] 1368 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata[14] 926 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31[4] 858 28
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_x2_3[0] 1291 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_0[11] 818 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[17] 1590 97
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[20].BUFD_BLK 667 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47_7[6] 1006 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_6/ram[0][4] 1372 79
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/N_19_i 1248 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/io_deq_bits_address[6] 840 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0[4] 1024 13
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c14_5 1149 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[17] 1007 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNIIDPF[21] 1022 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_2[28] 1045 36
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg[5] 961 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_b_bits_user_0[3] 1104 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.awe1_0_a6 1328 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[6] 1287 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_1[5] 958 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[3] 1030 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[36] 1754 73
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_0[16] 1274 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0][1] 961 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[63] 1220 90
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_0_1[32] 1250 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[46] 1596 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1025[2] 951 39
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_nxtState_0_sqmuxa_3_RNO 1423 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_1495[0] 818 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[14] 1219 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/_T_26 786 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/genblk1.axi_bridge/un1_conditioned_AWSIZE_016_RNIC1TL 1065 57
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_735 1074 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_0[1] 926 69
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_rdFIFOWrData_8_sqmuxa 1215 78
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[29] 1395 115
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[24].BUFD_BLK 655 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[12] 1011 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[17] 914 24
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/tx_parity_RNO 1508 30
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/validByteCnt_Z[6] 1496 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1249_a0[5] 968 36
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[53] 1659 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[99] 593 52
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_2_1[32] 1496 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_r_bits_user_0_0[4] 934 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[10] 1624 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1__RNILN4V[19] 1117 45
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_3[1] 1587 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_2_0[10] 806 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[7] 901 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[29] 1523 73
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/SIZEReg[1] 1420 28
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_208 1302 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[102] 657 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_cZ[3] 716 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34[1] 671 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data_i_m3[44] 1150 42
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA_RNO[20] 1523 48
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_534 1331 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27[3] 901 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_14[28] 956 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[59] 1773 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[8] 1148 49
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/HRDATA_3[14] 1522 42
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_440 1081 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[12] 993 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferWrEnMaybe_36 809 18
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_state[1] 1524 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/in1_xor_in2[19] 851 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[30] 1198 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/release_state_i_RNO[0] 909 66
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UIREG_1 440 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full_RNO 1024 69
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[20] 1146 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46_7[1] 904 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[14] 679 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[30] 1705 85
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[28] 1543 48
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/un1_beatCnt_1_1.nxtState_3_sqmuxa_i_o4 1167 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[51] 1302 31
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByteCnt_0_iv_RNO[6] 1340 48
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_validByteCntInt_d_3_sqmuxa_1_RNIJOJC1 1122 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[6] 876 109
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/widx_bin/reg_0/q_RNO 756 30
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[12] 1533 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/tlb/un1_io_req_bits_vaddr_6_3 882 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram0_[4] 1112 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[33] 1422 58
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_2[5] 1261 81
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/haddrReg_5[13] 1337 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0__RNIHB8P[4] 1009 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI345Q[51] 1645 57
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[56] 1387 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_8[27] 835 48
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_326 1061 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_T_1545[1] 1076 18
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a6_0[0] 1039 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39_7[4] 915 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_user[3] 1139 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_T_1588[1] 1083 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_303_6_0[8] 1177 81
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_481 1503 69
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[32] 1048 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full_RNO 1355 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54_7[0] 902 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[2] 682 78
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_2_1_0[32] 1242 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3327[8] 920 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_696_16 752 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/do_deq_0_o2 1144 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[7] 1672 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4[1] 790 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/lrscAddr[19] 766 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55_7[2] 871 30
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_21_sqmuxa 1495 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[3] 1072 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_last[0] 1306 55
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/HWDATA_0_a2[29] 1318 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIGH8V[22] 1302 12
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrEn_16_sqmuxa_2 1223 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[19] 1713 88
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByteCnt_d_1_sqmuxa_1 1137 63
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/regHADDR[1] 1241 4
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/HRDATA_3[4] 1511 42
set_location CoreTimer_C1_0/CoreTimer_C1_0/Count[8] 1450 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[42] 1631 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_73 643 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE_1/empty 1016 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/id_ctrl_wxd_0 731 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_191[8] 1108 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22[3] 901 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[20] 1144 55
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/validByteCntInt_d38 1383 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[25] 1094 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[22] 836 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/auto_in_0_d_bits_size[0] 1003 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[7] 772 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/id_rs_1_cZ[12] 868 135
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3503_11_sqmuxa_0_a2 979 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35[2] 873 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[7] 1518 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[5] 973 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[18] 674 64
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/endofshift 622 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[2] 1577 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81421_RNIJP9G 836 18
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[26] 1672 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[31] 1541 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[38] 1549 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[4] 1147 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[9] 1637 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/un1_value_1_2 1117 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferWrEnMaybe_32_RNIAK4C 874 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_cause[2] 615 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[16] 1152 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/probe_bits_address[13] 806 10
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_28 1268 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[24] 1094 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0__RNID4JP[29] 1006 51
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/HRDATA_7[27] 1295 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[29] 933 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[51] 1729 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc[29] 687 94
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr[14] 648 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_pc[19] 771 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_mask[0][3] 956 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][18] 1448 79
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/rdFIFORdAddr_i_o2_0_RNI71PP[0] 1101 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/ramout[10] 876 57
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/IDReg[2] 992 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.awe7 1318 75
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/nxtState_cnst_0_o2[2] 1423 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3327[4] 881 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_307_RNI7EEF 1057 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_size[0]_RNO[1] 1273 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNISA661[23] 1183 99
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/masterDataInProg_RNI147K[1] 1422 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram1__RNINB151[12] 1070 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[22] 1216 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/hartHaltedWrEn_1_1 944 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[20] 719 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/ex_reg_rs_msb_0_6_1[7] 784 87
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/HRDATA[16] 1501 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[12] 688 13
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HADDR[5] 1219 60
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[12] 1340 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_3 619 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[28] 1620 64
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_nxtState155_1 1444 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/mem_reg_rs2_16_cZ[10] 887 66
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HWDATA_cZ[25] 1381 33
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[32].BUFD_BLK 721 15
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI3MOR[0] 1413 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_slow_bypass 575 151
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[50] 1783 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_5[5] 993 9
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[15].BUFD_BLK 508 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[24] 992 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[27] 663 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/resHi_0 865 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIFK2JV2[0] 1735 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171[23] 696 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[50] 1765 79
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByteCnt_iv_2_RNO[3] 1325 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1911[24] 1063 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI5AP8V2[2] 1769 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/tlb/_T_282 885 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[3] 869 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/auto_out_2_d_ready 943 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[33] 1320 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_a3_0_0[23] 973 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc_9[4] 661 99
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_162 1372 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[14] 1453 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4[13] 680 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_817[0] 1299 103
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[40] 1447 27
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_5_RNO[9] 1300 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_bypass_1 801 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv[5] 747 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[39] 1059 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/system_insn 787 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/claiming_0[31] 1239 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mcause_4[3] 821 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNI85MU[2] 963 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3292[14] 907 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_pc[2] 760 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[7] 951 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/io_resp_bits_data[6] 896 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/m1_2_03_1 1389 75
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv[24] 1197 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full 1464 103
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/wrFIFORdAddr_d112_1 1404 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[27] 1792 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[32] 1085 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/io_imem_resp_bits_data_i_0[19] 758 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_4/un1_value_1_2 1465 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[15] 836 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op1_1_0[21] 848 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[23] 1685 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIGLCV[40] 1274 27
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_state_ns_1_0_.m19_i_1 1467 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data[1] 614 121
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/tx_byte[2] 1422 31
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_0_tz_0[8] 1506 51
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/SDATASELInt_RNO[1] 1473 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[18] 1408 91
set_location CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/xhdl1.GEN_BITS_0_.gpin2 1637 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_987_RNIF56C[0] 957 36
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_0[22] 1279 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[14] 1457 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[13] 804 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[17] 1260 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_32_6_0_0 599 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_address[2] 661 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/io_resp_bits_data[8] 889 96
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_4/R_ADDR_0_inst 1566 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[27] 1775 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[6] 1055 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/_T_1540[8] 773 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[8] 1103 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[15] 1220 25
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d_2[6] 1245 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[27] 1782 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0__RNIQSAM[10] 1140 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_address[14] 643 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1852_0_3 1007 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[42] 1638 82
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/regHADDR[31] 1123 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[27] 960 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[41] 1524 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[16] 1722 85
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_369 1384 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_616[9] 1100 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full 1083 109
set_location CoreTimer_C1_0/CoreTimer_C1_0/un2_CountIsZero_0_o2_17 1489 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[27] 889 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data[11] 825 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIEF8V[21] 1267 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[22] 760 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[15] 1272 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[6] 982 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[14] 1468 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_size[2] 913 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19[1] 1198 4
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/validByteCnt_d_8_sqmuxa_0_a2 1119 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_605[2] 1045 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[31] 633 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[4] 842 40
set_location CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/m79_0 1547 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2155[2] 1140 84
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d[10] 1253 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram0_[7] 1403 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[58] 1206 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[38] 792 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI0V3U[7] 1176 99
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_238 1324 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_T_1691_56[1] 1125 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[54] 1118 33
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_HREADYIN_2 1443 45
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_wrFIFORdAddr_d_1_sqmuxa_1 1434 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1281_0_3_i_o3_RNIJ9TO 767 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1488[2] 932 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram1__RNIGI6V[3] 1302 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/saved_address[7] 819 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[41] 1361 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[50] 1809 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp_ram_resp_ram1_[2] 1252 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[36] 1281 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNI7HUJ[26] 1044 72
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg_d_i_m2[30] 1103 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/auto_out_a_bits_mask_1024_i_0_o3 1073 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram4_[3] 1459 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28[4] 1016 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1732[0] 1126 16
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_7_sqmuxa_1 1496 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[59] 1804 85
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/state134 607 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[24] 1125 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_address[8] 998 7
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrAddrReg[3] 1402 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[44] 936 105
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_0_0[53] 1659 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_563[2] 1335 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[17] 728 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[15] 1692 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE/ram[0][5] 1110 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3055_1_CO1 876 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/uncachedReqs_0_addr[1] 963 73
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_538 1286 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[42] 1773 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata[27] 947 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[7] 742 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_312_19_sqmuxa_2_a3_0_0 786 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[4] 1144 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_2[13] 692 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[5] 775 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[31] 1518 91
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[41] 1666 28
set_location CoreTimer_C0_0/CoreTimer_C0_0/Count[4] 1610 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIBPJ1Q2[0] 1422 84
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_673 1379 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1084_1_0[27] 806 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[45] 1231 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_6[25] 1036 51
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_0_tz[32] 1505 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[3] 1782 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferWrEnMaybe_20 798 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[7] 1376 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIPSKJ[15] 982 63
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[8] 1529 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_r_bits_user_0_cZ[5] 1386 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41_7[1] 917 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3327[19] 908 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][22] 1227 25
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/AHBWrTranPendReg 1016 82
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/AHBErrorReg_RNO 1309 36
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[11] 1515 54
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg[7] 962 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_372_2_8 1034 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/pstore1_rmw 769 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[25] 1306 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/io_resp_bits_data[24] 894 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8_7[7] 846 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_4[21] 967 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNIPOFU[9] 913 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_8/ram[0][1] 1024 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[35] 1130 61
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI9KQ9[0] 1376 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/_T_28 1188 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_5/maybe_full_RNO 1359 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIDG5NV2[2] 1612 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33_7[3] 984 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_60 624 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_602_3_0 748 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op2_1_cZ[9] 884 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/auto_out_a_valid 1027 72
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a6_1_2[1] 905 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_replay 768 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25[7] 1013 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[48] 1095 79
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_wrFIFORdAddr_d113_5_i_o5 1182 81
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/regHADDR[6] 1452 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_cZ[6] 805 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[15] 1250 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[31] 1503 100
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_178 1040 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_46 835 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.awe0 1330 54
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/receive_count[0] 1465 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13[4] 796 49
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByteCnt_0_iv_1[7] 1339 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[34] 1634 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[0] 1528 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mcause_2_sqmuxa_i 771 60
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[63] 1184 51
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_validByteCntInt_d98_1_1 1398 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata[10] 839 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_23 1077 22
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[47] 1418 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1[12] 883 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_r_bits_user_0_a3_0[3] 1105 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[30] 1129 42
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_1_iv_0_tz_0[24] 1267 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[8] 1719 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[52] 1728 70
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/beatCnt[0] 1292 76
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDR_cZ[3] 1331 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_2[6] 924 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_inst[13] 771 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/id_rs_1_cZ[21] 840 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[10] 1038 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_T_1631[0] 1089 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][15] 1179 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNIA3A51[1] 1225 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[80] 686 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNITG9G3[27] 787 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51[3] 958 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/in1_xor_in2[5] 800 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI65GJC1[1] 1688 60
set_location CoreTimer_C0_0/CoreTimer_C0_0/NextCountPulse_0_sqmuxa_2_0_a2 1605 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[13] 853 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39_7[0] 896 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/haltedBitRegs_0_RNO 834 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_user[0] 1340 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram1_[3] 994 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[12] 961 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[1] 1356 85
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_rdFIFOWrData_5_sqmuxa_RNIK98H 1557 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI1T7NR2[2] 1700 60
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[40] 1606 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_685_5 694 93
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf[6] 1004 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full 1418 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[24] 648 93
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[14] 1004 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[10] 1660 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_1296_0_o2_1 735 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dscratch[11] 818 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[15] 1734 88
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un41_0_iv_RNO[1] 1421 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr[11] 886 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[30] 1399 84
set_location CoreTimer_C0_0/CoreTimer_C0_0/PrdataNext_1_0_iv_i_0[2] 1529 33
set_location CoreTimer_C0_0/CoreTimer_C0_0/un2_CountIsZero_0_o2_23 1531 33
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_UIREG_1 439 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1174 890 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[21] 848 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_329_0_RNI5SRH8[1] 1050 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_8/ram[0][0] 1387 79
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/LENReg_RNI1A302[3] 1014 69
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_0_tz[24] 1532 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_BYPASS_CHAIN/reg$ 724 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/lrscCount[2] 725 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_893_1[3] 1358 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI1TSLV2[2] 1668 78
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HSIZEInt_d86_i_a2_3 1143 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[25] 1299 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1[26] 894 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/_T_201_0_a2 724 24
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_3[33] 1553 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNIDCFU[3] 993 69
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[22] 1577 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_50 617 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_102 625 66
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[2] 1554 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[30] 1269 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[15] 1317 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[12] 639 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[17] 1462 13
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/rdFIFORdAddr_cZ[2] 1289 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_56 884 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[63] 852 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3327[3] 892 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[43] 1677 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/id_rs_1_cZ[17] 831 90
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/un4_UTDODRV_3 422 3
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/currState[7] 1450 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/auto_out_a_valid 1043 69
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[14] 1587 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/_T_31 952 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1172[1] 895 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[12] 1056 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_rs2[4] 938 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[5] 838 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[17] 963 121
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3327_4_1 907 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[18] 1491 88
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_5[31] 1412 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[18] 1055 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[5] 1217 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/_T_22_1 942 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[24] 1141 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[20] 1647 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[21] 861 85
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/un1_beatCnt_1_1.N_12_i 1172 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[33] 983 82
set_location CoreTimer_C1_0/CoreTimer_C1_0/PrdataNext_1_0_iv_i_1[1] 1475 30
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/HWDATA_0_a2[23] 1314 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[55] 1466 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIU484D1[1] 1677 78
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/validByteCnt_d_10_sqmuxa 1307 48
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_389 1240 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[84] 649 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1281_0 970 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[22] 1083 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dtmInfoChain/regs_15 894 4
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[32] 1567 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/probe_bits_address[23] 976 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[14] 1489 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50[7] 728 37
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HBURSTInt_d_cnst_i_a4_0_2_i[2] 1169 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_1[26] 1005 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[45] 1649 73
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HADDRInt_d_1_sqmuxa_5 1157 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_data[30] 847 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[6] 812 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_2753_7[5] 908 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNINKCQ[19] 1210 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_2[25] 686 72
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByteCnt_d_3_sqmuxa 1108 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[27] 1313 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[30] 1091 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[26] 729 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[29] 1186 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[45] 1635 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op2_1_cZ[30] 859 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[27] 1110 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIBAEQ[22] 1113 69
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA_RNO[8] 1546 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[29] 1112 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37[4] 983 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34[5] 901 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1_7[6] 967 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/state_srsts_1[6] 808 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[15] 1683 82
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_bit_cnt_RNO[3] 1548 33
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[29].BUFD_BLK 728 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[41] 1579 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[11] 1091 61
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0_0[44] 1525 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_rep[1] 1375 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_0[5] 810 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shift_logic_1[13] 805 105
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/last_bit[3] 1440 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][16] 1259 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNICE57[8] 1055 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_strb[0][6] 1165 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[4] 624 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data[14] 554 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_3[23] 692 75
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a6_0_0[0] 1038 57
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/un1_beatCnt_1_1.beatCnt_d_i_o4[2] 1053 102
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un32lto9_4 1398 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171_1[19] 704 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[26] 1046 51
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/SADDRSEL_i_o2[7] 1380 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_pc[26] 1075 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0__RNIRRMP[14] 1171 36
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_0_0[48] 1588 48
set_location CoreTimer_C0_0/CoreTimer_C0_0/Count[23] 1611 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[35] 1530 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferWrEnMaybe_12_RNIEP39 848 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_len[1] 1033 90
set_location CoreTimer_C0_0/CoreTimer_C0_0/Load[25] 1711 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram3_[1] 1393 100
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_beatCnt_1_1.nxtState_3_sqmuxa_i_a4_0 1458 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr[8] 969 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[41] 1543 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_2[21] 671 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9_7[5] 1040 42
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv_2[52] 1312 87
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HSIZEInt_d_0[0] 1295 75
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[16] 1344 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[12] 876 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/valid_m1_0_a2_0 734 27
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/wrFIFORdAddr_d120_1 1540 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[35] 1779 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[31] 1140 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_inst[26] 930 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor_6[1] 909 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[59] 1801 79
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[22] 1365 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0__RNIJNIV[1] 1177 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_address[15] 885 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_T_648 1123 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_TAG_ARRAY/MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT/reg_RW0_addr_0[1] 866 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1[3] 662 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_0_control_dmode_0_sqmuxa 825 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_id_ram3_[0] 1412 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_opcode_ram0__RNI50JR[5] 1064 75
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HWDATA_cZ[31] 1413 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/reg_RW0_addr_0[9] 764 69
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_640 1354 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[45] 1190 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram0_[11] 1077 79
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_4_sqmuxa 1493 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[64] 938 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_7/ram[0][5] 1429 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[30] 1151 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_data[0] 573 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_b_bits_user_1[3] 1093 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[46] 1607 97
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un17_i_a2_5 1387 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_pc[2] 792 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[40] 1650 91
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/validByteCntInt_d_1_sqmuxa_8 1438 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][44] 1146 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2256_3 755 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/auto_out_2_a_bits_mask[3] 977 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_645_v[21] 1105 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[39] 1594 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[47] 1773 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[7] 1666 61
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_25_sqmuxa_1 1246 96
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/d_masterRegAddrSel_0_a2_3_RNIABP31 1448 45
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_iv_RNO[39] 1332 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[8] 979 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[2] 1077 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_16_0[29] 837 27
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_4[51] 1578 42
set_location CoreTimer_C1_0/CoreTimer_C1_0/NextCountPulse_iv 1345 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_693_4_2 693 93
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/_T_1540[16] 788 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[42] 1712 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24_7[6] 1073 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[26] 1099 52
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HBURSTInt_d_2_sqmuxa_1 1434 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[5] 606 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram[0][0] 1279 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[7] 904 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_14_v[24] 788 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[22] 1398 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_req_cmd_Z[2] 1007 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38[6] 874 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/value[0] 1027 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[9] 1482 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_1_control_tmatch_0_sqmuxa 824 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram1_[9] 1058 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/value_1_RNO 1199 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_590_5 752 72
set_location CoreTimer_C0_0/CoreTimer_C0_0/PrdataNext_1_iv_i_1[0] 1453 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[18] 1160 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_150[7] 832 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram3_[3] 1448 76
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m18 1342 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[10] 1259 49
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.validByteCntInt_d_1_sqmuxa_7 1255 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_174_7[0] 769 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[5] 1527 61
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_i_a2_RNIQOUD1 1392 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_41661_0_o2 932 33
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_wrFIFORdAddr_d119_2_0_0 1411 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_rs2[21] 928 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/ramout[15] 956 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33_7[7] 1016 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0__RNIQT6P[20] 1250 45
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/regHADDR_Z[5] 1281 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/io_innerCtrl_valid_0_a3 638 30
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrAddrReg[3] 1018 130
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1502[3] 885 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81021_RNIJCIG 884 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2160[21] 740 105
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv[12] 1375 60
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[3] 1560 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[44] 1688 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIT9EDR2[0] 1687 60
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/LENReg[1] 1382 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/flushed 793 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[10] 1672 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[21] 1671 58
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/HRDATA_3_d1_0_a2 1391 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shift_logic_1_1[15] 810 102
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[41] 1185 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_763[0] 837 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[62] 1721 76
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/xmit_pulse_0_o2 1439 30
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_597 1073 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_opcode_ram1_[5] 1297 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_size_1[1] 1095 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536.m45 1088 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_source[2] 771 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[26] 1788 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_50901_0_a2 927 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_strb_i_a2_3[5] 1054 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_data[9] 824 145
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc[7] 609 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11_7[4] 921 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNISQ3U[5] 1260 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram0_[5] 1263 64
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv[33] 1225 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram[0]_RNI30536[0] 1289 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram0_[0] 1058 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_191[9] 1027 85
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbsram_addr_t[3] 1093 48
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg[8] 1214 16
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/SDATASELInt_RNO[0] 1368 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s2_pc[16] 610 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[11] 625 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/id_ctrl_mem_0_a2_0 712 81
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/validByteCntInt_d_RNO_0[11] 1387 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[59] 1055 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2192_cZ[11] 708 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/value 817 76
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_0_0[41] 1298 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/value_1_rep[0] 1371 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_8/ram[0][4] 1390 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[9] 1474 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0__RNISDO9[8] 972 57
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/currState[2] 1351 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_last_ram3_[0] 1447 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_671[25] 909 87
set_location CoreTimer_C0_0/CoreTimer_C0_0/Load[19] 1604 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_INT_XING/MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3/sync_1_1[30] 1469 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[20] 1069 82
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[61] 1650 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_GEN_13_2 1280 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_187 844 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[119] 626 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[31] 1134 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[3] 1176 64
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.wrFIFORdAddr_d120 1198 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram1_[6] 926 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[30] 1078 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[13] 710 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[18] 1059 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_0[13] 857 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_191[0] 1182 100
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/currState_tr5_i_a3 1090 78
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_1_iv[9] 1292 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][18] 1134 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[30] 1739 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[54] 1405 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[60] 1794 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[9] 792 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIKMKKC1[1] 1569 75
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByte_2_0_iv[6] 1113 60
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HSIZEInt_d_4_sqmuxa 1051 84
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_validByteCntInt_d_3_sqmuxa_1_0 1410 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/id_rs_1_cZ[25] 836 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_0[0] 1000 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29_7[4] 866 45
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_state_ns_1_0_.m16_i_o2 1456 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[4] 940 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[7] 1043 130
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[19] 958 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2255_0[2] 1133 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[56] 1805 79
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[11] 1200 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[56] 1297 7
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_526 1362 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full_RNI5ED31 1024 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_hartsel[0] 761 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[42] 1705 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/irChain/regs_2 574 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/_T_1540[7] 772 18
set_location CoreTimer_C1_0/CoreTimer_C1_0/PreScale[1] 1289 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1__RNINR6V[29] 1322 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data[26] 836 118
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_2[9] 809 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0_1[18] 765 75
set_location CoreTimer_C0_0/CoreTimer_C0_0/PreScale[4] 1372 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_182_1 772 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_90_RNI8V7I3 786 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_2992_u_i_0 962 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_6 964 25
set_location CoreTimer_C1_0/CoreTimer_C1_0/CtrlReg[2] 1403 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[29] 1596 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/value 1340 76
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/SIZEReg[2] 1048 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[19] 1700 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiReqReg_data[19] 913 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[6] 1046 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1315 881 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_303_6_0[3] 1057 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2257[0] 1084 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/cause_1_i_0_a2[1] 819 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0[5] 811 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[31] 1514 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[33] 975 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNIEET31[9] 1279 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1[16] 893 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv[9] 977 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_2753[8] 903 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[50] 1626 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[5] 1029 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv[3] 1002 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_2[13] 1038 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIBRINU2[0] 1648 78
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/HRDATA_3[31] 1565 39
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/validByteCnt_d_0_sqmuxa_4_0_a3 1111 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/io_imem_resp_bits_data_i_0[23] 754 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[42] 1711 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_544[1] 881 120
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_pc[6] 780 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42_7_i_m2[0] 714 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17_7[4] 929 18
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/currState[4] 1442 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_1/do_enq_0_a2 1075 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/N_108_i 784 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_2[26] 802 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc[28] 837 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3292[13] 906 81
set_location CoreTimer_C0_0/CoreTimer_C0_0/Count[19] 1412 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_3_757_i_i_a4_1 882 54
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HADDRInt_d_1_sqmuxa 1110 78
set_location CoreTimer_C1_0/CoreTimer_C1_0/NextCountPulse_0_sqmuxa_0_a2 1420 30
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/currState_tr1_0_a3 1369 57
set_location CoreTimer_C1_0/CoreTimer_C1_0/RawTimInt_RNI3FUB 1472 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[117] 563 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/auto_master_out_a_valid 857 57
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/HADDR_d[11] 1128 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata[15] 687 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2391_0[43] 1148 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNITULK[3] 1100 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram0_[1] 1090 70
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[41] 1593 51
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/hwdataReg[14] 1405 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_param[1] 923 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[8] 1718 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[41] 1595 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram6_[5] 1408 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[37] 1575 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/maybe_full 1348 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39_7[6] 894 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[25] 1141 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[49] 1604 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[22] 1401 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNISA8SC1[1] 1560 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/logic$[15] 948 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_714 1386 84
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UIREG_0 436 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_1296_0_m2 730 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[11] 1070 88
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_445 1321 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIP4O0V2[2] 1569 87
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[13] 1316 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[6] 1771 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_179[7] 933 108
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.nxtState_cnst_0_a6_0_2[2] 1168 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[23] 1670 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[25] 1062 76
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HBURSTInt[1] 1125 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[3] 714 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[35] 1325 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[126] 598 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/value[2] 1207 106
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg_d_i_m2[21] 1089 60
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2[12] 1315 63
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_3[16] 1277 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[4] 1259 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[19] 897 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_awe0 1213 111
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/HRDATA_7_d1_0_a2_5 1223 69
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[43] 1516 54
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_357 1318 87
set_location CoreTimer_C0_0/CoreTimer_C0_0/Load[7] 1438 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10[6] 631 64
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UIREG_2 435 3
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv_1[60] 1226 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_213_0_sqmuxa_1 757 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNIKFPF[22] 979 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[4] 1050 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_892[77] 958 48
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv_5[49] 1313 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0__RNIFOJM[9] 967 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_reg_rs_msb_0_6_i_m2[20] 788 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIBV35V2[0] 1695 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4[3] 736 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][12] 1251 58
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d_2[23] 1245 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/state_srsts_2[6] 807 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[30] 1093 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[53] 1437 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4[14] 767 117
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_470 1056 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[121] 658 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3327_36_1 906 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1852_1_3 1005 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_1[31] 691 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/mem_reg_rs2_16_0[24] 941 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_609_29_0 919 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_1[21] 870 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI9DVFV2[2] 1456 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1919[7] 1073 24
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDR_cZ[12] 1378 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[58] 1793 67
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[13] 1190 54
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_434 1326 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id_ram7_[1] 1467 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/un1__T_266_1.CO1 988 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_opcode.awe0 1035 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[43] 637 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_7/ram[0][2] 1391 79
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.validByteCntInt_d_5_sqmuxa 1135 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[18] 1093 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_303_6_0[6] 1121 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[8] 888 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_54 737 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[24] 1755 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferWrEnMaybe_24_RNIU0IC2 895 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[25] 1227 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[7] 1576 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1__RNIBD4V[14] 1341 69
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/count_RNO[1] 618 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0__RNI047P[23] 1231 45
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByteCnt_0_iv_RNO[5] 1132 57
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDR_cZ[15] 1338 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171_1[30] 722 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_755_1.CO1 1346 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_id_ram5_[2] 1421 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_5[7] 836 54
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[33] 1572 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_opcode_ram0_[5] 1037 103
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.haddr_incr[1] 1135 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_9/un1_value_4 1081 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_b_bits_user_1[5] 1388 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[123] 660 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram5_[4] 1415 79
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrEn_cnst_i_a8_1_1 1127 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[6] 1712 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[22] 1106 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_671[20] 933 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2_7[3] 890 18
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_3[43] 1546 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[30] 1109 34
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/SDATASELInt[5] 1316 64
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrEn_cnst_i_x2 1458 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_29_19 816 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0__RNI7I531[8] 930 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[53] 1305 133
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/receive_count[2] 1419 52
set_location CoreTimer_C0_0/CoreTimer_C0_0/un2_CountIsZero_0_o2_13 1508 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[3] 999 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram7_[4] 1405 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_23_i_a2_3[0] 980 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_1900_i_i_a2 728 126
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8[0] 1003 13
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_252 1329 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[104] 519 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[46] 852 127
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram1_[0] 1115 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_98 646 69
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[14] 1195 54
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/masterRegAddrSel_RNO 1223 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[24] 846 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[36] 1716 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_940_7[3] 1019 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram7_[6] 1353 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[52] 1781 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3316[7] 905 81
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m63 1085 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/_T_35 780 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_22 894 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_535_1_3 1030 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_304_RNI2CEF 1128 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[2] 1587 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_53421_RNICGFO 907 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_r_bits_user_0_2[1] 1498 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[1] 605 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf[4] 712 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram0_[2] 814 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[28] 1141 72
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_4[33] 1227 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[8] 1180 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[7] 1647 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_93_14 808 105
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_validByteCntInt_d38_1 1460 48
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_beatCnt_1_1.nxtState_3_sqmuxa_i_a4_0_RNICU7O 1587 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[15] 1790 88
set_location CoreTimer_C0_0/CoreTimer_C0_0/PreScale[8] 1491 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE/ram[0][1] 1112 97
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/receive_full_int_1_sqmuxa_i_o2 1449 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[49] 1595 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[41] 1582 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1482[5] 893 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1470[0] 921 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/io_dmem_invalidate_lr_0 829 60
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_3_1[36] 1269 78
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[26] 1130 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/wdata[10] 820 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[15] 977 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_753[3] 969 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2_7_i_m2[4] 880 24
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_2_0[24] 1253 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_inst[29] 784 91
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[62] 1376 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROLNxt_hartsel_i_m3[4] 757 24
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[3] 1562 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_0[19] 789 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram[0]_RNIJG536[4] 1638 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.awe6 1405 84
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByteCnt_iv_RNO[1] 1136 63
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2[13] 1303 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE/ram[0][3] 1105 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_697_2 734 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_393 1317 57
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_1[43] 1292 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[30] 1082 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[21] 1170 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[50] 1298 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram7_[4] 1400 88
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[35] 1606 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[37] 1573 85
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_iv[44] 1512 45
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[31] 1333 33
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_currState_5_RNI4QKN 1183 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[39] 1503 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/enables_0_10 1152 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/auto_in_d_valid_0_0 1049 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc[4] 1062 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_18_RNI5K3R1 1062 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[23] 1611 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_hit_way 857 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiReqReg_data[26] 858 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram6_[6] 1316 112
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[49] 1273 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[16] 1075 106
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[19] 1755 34
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HWDATA_cZ[13] 1355 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[23] 844 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[35] 1534 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23_7[3] 908 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[25] 1140 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[14] 1191 48
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_0_tz[48] 1485 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[17] 1669 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[26] 1766 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/logic$[10] 977 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][1] 1214 61
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/tckgo_0_sqmuxa 597 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/io_imem_resp_bits_data_RNIH9L33[22] 703 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_1[2] 745 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[16] 1687 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_479 1350 87
set_location CoreTimer_C0_0/CoreTimer_C0_0/Load[5] 1600 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_rs2[22] 961 22
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/LENReg_d_i_m2[0] 1352 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id[0][2] 1152 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[18] 1298 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0[4] 1010 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_3[3] 728 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8_7[5] 937 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/un1_auto_in_a_bits_address_6 945 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[31] 928 130
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1[14] 725 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_2[15] 850 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/ramout[9] 1078 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_8[16] 930 21
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HADDRInt_d_0_sqmuxa_5 1171 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram1_[4] 1150 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/req_tag[1] 879 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/io_imem_resp_bits_data_i_0[18] 750 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ctrl_stalld_1_0_o2_0_RNO_0 760 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[29] 1400 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram0_[3] 1273 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiReqReg_addr[5] 939 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[30] 1198 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[3] 1060 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[6] 756 43
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.nxtState199_0_a3 1143 75
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HSIZEInt_d_m2s2_1 1305 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_source[1] 1025 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[16] 1717 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_T_606_1 1048 81
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_state[0] 1411 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[19] 810 73
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/beatCnt[6] 1125 109
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[10] 1561 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv[18] 943 105
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/NxtPrdata_4_i_m2[5] 1464 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[23] 990 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[0] 821 70
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[52] 1366 49
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_validByteCntInt_d_4_sqmuxa_3 1404 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor[20] 796 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[20] 1246 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_36101_RNIQ74H 850 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10[1] 1006 82
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5[15] 1526 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_451_5_cry_4_RNO 1012 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_GEN_26_u_RNO 1120 84
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv[21] 1270 90
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[7] 1528 109
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[54] 1068 136
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNI66T31[5] 1232 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11_7[6] 861 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_4[28] 932 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29_7[0] 920 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv[29] 978 24
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[3] 1626 31
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/haddrReg_5[4] 1267 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[7] 572 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49_7[3] 975 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_0_sqmuxa 718 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3_7[4] 856 27
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HSIZEInt_d51 1451 48
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_646 1347 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[51] 1104 37
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_134 1326 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_130 656 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_136_3[4] 1076 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNILEVU[16] 1033 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_346[1] 773 69
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByteCnt_0_iv[11] 1336 51
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HSIZEInt_d86_i_a2_0 1121 69
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[47] 1622 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[11] 1098 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram2_[3] 1469 118
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[63] 1513 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/un2__T_102620lto11_4 853 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc[6] 841 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41[6] 834 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_16_1[0] 826 24
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HWDATA_cZ[10] 1375 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_594_0_0 753 75
set_location CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_2 897 4
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[31] 1224 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_23_i_o3[0] 1034 60
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HWDATA[31] 1247 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2180_0_xx_mm 756 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNIV0MK[4] 1087 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/state_srsts_i_0_o2[3] 871 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[47] 932 96
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_3[24] 1179 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data[16] 508 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[7] 884 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[95] 624 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_0[18] 872 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_6_RNO[0] 992 9
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXIOutReg/BRESP[1] 1105 49
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/nxtState_4_sqmuxa_2 1421 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[2] 1182 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1__RNI8IRN[15] 1262 45
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG3_0 1300 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_370_RNO 693 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[22] 1301 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[4] 1141 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_9/ram_ram_ram0_[1] 1108 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram0__RNI73431[2] 1014 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id_ram7_[1] 1437 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10[5] 898 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/auto_in_1_d_bits_size[2] 925 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ctrl_stalld_3_0_a2 758 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_source_1[0] 1100 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram1_[5] 1151 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_18[0] 805 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/id_rs_1_cZ[5] 842 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[8] 1071 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[17] 737 90
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[12].BUFD_BLK 661 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_1[6] 1035 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292_7_1[4] 1039 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_hit_validlto1 866 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[24] 757 76
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[22] 1292 78
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv_0_0[57] 1216 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp_ram_resp_ram1_[5] 1487 112
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXIOutReg/BID[0] 948 127
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[30] 1134 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[3] 800 34
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/HWDATA[12] 1644 21
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_300 1059 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNING72V2[2] 1471 96
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/haddrReg[4] 1278 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[17] 1600 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1876_1 1004 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram0_[4] 1109 118
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIOIKM[20] 1000 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8_i_m3[26] 868 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[58] 1760 64
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/currState_ns_0_a5[5] 1379 54
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[41] 1437 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/lrscCount[0] 823 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_rs2[27] 972 130
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m9 1364 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_r_bits_user_0_2[4] 1112 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNIHGFU[5] 991 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[23] 1696 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[5] 1526 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_8/ram[0][0] 958 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_id.awe6 1430 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_609[1] 940 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[19] 1284 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ctrl_stalld_1_0_a2_0_RNO_1 715 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/_T_155 777 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_482 1286 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43[3] 904 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr[28] 710 94
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_inst[14] 988 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_681_1.SUM[1] 1362 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[13] 1616 97
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_45 1419 87
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.last_nibble[1] 1228 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[29] 1089 24
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d142_1 1478 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_1296_0_a2_4_15_6 703 93
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_opcode_ram1_[8] 1054 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[52] 1793 61
set_location CoreTimer_C1_0/CoreTimer_C1_0/NextCountPulse_0_sqmuxa_1_0_a2 1374 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[0] 1165 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[28] 1188 96
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m13_2_1 1341 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_602_0 936 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_39_6_0_0 775 12
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d_2[21] 1236 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_1[7] 873 57
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/haddrReg[6] 1217 16
set_location CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/m50_0_0 1492 42
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1[16] 1603 45
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbnext_state20_i_a4 1245 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[43] 1599 61
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_WSRTBAddrOffset/addrOffset_i_a5_1[0] 1279 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[19] 907 21
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/HRDATA_7_d1_0_a2_4 1205 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[56] 769 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[14] 1120 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[20] 1683 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[27] 889 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_46981_RNIN86L 834 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[5] 857 58
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[11].BUFD_BLK 630 21
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[30] 1362 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/id_rs_1[16] 824 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[55] 1234 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_address[25] 865 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_320[0] 1132 127
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_30/q 524 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE_1/valuec_i 1013 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_9[26] 922 27
set_location CoreTimer_C1_0/CoreTimer_C1_0/Load[23] 1726 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[4] 898 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_pc[10] 687 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIO61RC1[1] 1615 84
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[26] 1546 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_84 645 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[20] 1246 34
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_HSIZEInt_d16 1444 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[63] 1494 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47[0] 890 28
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_bit_sel_RNO[2] 1427 30
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_30 1319 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_0[31] 1004 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[50] 1802 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/un1__GEN_281_RNO 785 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1__RNIPIOP[31] 1086 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292_0_sqmuxa 1042 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_174[8] 855 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNIF62O1[17] 765 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[23] 972 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNIK6VV[0] 1002 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram1_[4] 1414 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0_7_i_m2[4] 1010 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[29] 1313 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/release_ack_wait_1 924 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[49] 1484 91
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UIREG_7 421 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_0[14] 651 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[3] 1636 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[22] 1635 70
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA[24] 1637 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/count_RNIIIEN[1] 863 108
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_beatCnt_d_1_sqmuxa 1453 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_2_0[2] 674 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2160[6] 712 99
set_location CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/m76_0 1541 36
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_2[10] 1492 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_1[8] 812 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[52] 1773 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiReqReg_data[24] 639 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full_RNO 1302 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id_ram2_[0] 1477 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/un1_value_4 1388 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1919[19] 1040 30
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.validByteCntInt_d_5_sqmuxa_1_RNI9A4L 1134 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[13] 1042 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_7[10] 981 15
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/HRDATA_7[5] 1079 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[11] 686 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0__RNI8N2M[8] 1009 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[15] 1005 64
set_location CoreTimer_C1_0/CoreTimer_C1_0/un2_CountIsZero_0_o2 1500 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id_ram3_[1] 1487 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[3] 1169 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[29] 1580 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2172[1] 1178 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1911[2] 1025 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIRJD9V2[2] 1571 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_56 631 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[51] 1665 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_reg_rs_msb_0_6_i_m2_1[2] 818 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_valid_1 884 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor_6[18] 992 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_valid_pre_xcpt 884 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/maxDevs_0[4] 953 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[42] 883 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_59821 865 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[10] 1655 70
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[27] 1245 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[22] 1591 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15_7[2] 846 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4[22] 545 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_2004 783 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram0_[3] 1075 79
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDR_cZ[30] 1331 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/io_dmem_invalidate_lr_0_RNIR5SR 791 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[0] 1205 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[83] 640 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[1] 1091 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[54] 726 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0_7_i_m2[2] 1020 9
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[18] 1276 97
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/LENReg_RNIEM531[0] 1336 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_706[3] 1453 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[10] 1129 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/c_first_0_a2_RNI5ML42 928 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[8] 1752 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.awe1 957 51
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[28].BUFD_BLK 660 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_487 1307 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[63] 1516 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[19] 1733 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram0_[2] 1272 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][62] 1310 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id_ram2_[0] 1474 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28[7] 1134 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dscratch[17] 837 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc[29] 635 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[7] 920 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_1[3] 854 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_RNO[7] 1004 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_1[6] 822 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20[2] 667 52
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[7] 1284 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[8] 1037 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[17] 1666 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc_9[31] 673 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[1] 819 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_664_0[1] 927 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[5] 887 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op2_1_cZ[5] 883 99
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/state_RNO_2[0] 606 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[21] 787 88
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HSIZEInt[0] 1295 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][54] 994 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/N_1858_i_1 958 84
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/state[2] 204 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram1_[4] 1398 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[29] 1531 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[59] 1139 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/un3__T_1630_0 941 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[33] 1202 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1[16] 949 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_pc[15] 852 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[3] 896 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/_T_671[11] 1100 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiAbstractDataWrEnMaybe_0_0_a2_RNINDNQ 897 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[2] 1394 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/io_resp_bits_data[27] 974 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id_ram2_[2] 1433 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q_RNO 810 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[62] 1722 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1244[2] 981 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[47] 1178 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram0__RNILD941[2] 1194 72
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m3 1363 48
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_2[40] 1494 48
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/HWDATA[25] 1382 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s0_valid 856 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/c_first_0_a2 875 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id_ram2_[0] 1540 121
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23_7[7] 907 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram0_[4] 1154 31
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByte_2_1_iv_2[1] 1313 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[15] 1701 73
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_798 1320 105
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_299 1181 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_1471_u_2_0_RNO 777 69
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m1 1113 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc[22] 672 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/ipi_0_RNO 1038 33
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5[27] 1559 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[24] 1005 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/bypass_mux_2_3_cZ[12] 930 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_cZ[27] 849 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_90_RNIV7TOG 826 111
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HADDRInt[22] 1084 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/genblk1.axi_bridge/conditioned_WSTRB_0_1[2] 1067 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_2[30] 709 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/idcodeChain/regs_6 724 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[5] 1042 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIIKSSC1[1] 1630 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram1_[11] 1075 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mcause_10[3] 822 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[46] 1617 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[4] 1061 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[53] 1759 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram6_[1] 1442 88
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByteCnt_d_2_sqmuxa_2 1106 75
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/SDATASELInt_RNO[7] 1222 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/logic$[9] 973 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2178[2] 1089 126
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[24] 1435 85
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXIOutReg/RID[3] 1137 109
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/HWDATA[13] 1344 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_2/reg_0/q 770 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_329_0_RNIG63D[0] 959 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[18] 1174 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_753_0_sqmuxa 963 54
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_330 1372 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3054[0] 880 75
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[15].BUFD_BLK 665 15
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[12] 1329 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_106 623 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_data[0] 914 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_11[11] 968 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[22] 1007 24
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_1_iv[12] 1273 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[59] 1755 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_opcode_ram0_[8] 1079 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/saved_address_Z[2] 951 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram7_[2] 1407 73
set_location CoreTimer_C1_0/CoreTimer_C1_0/Count[31] 1520 55
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_2_0[12] 1354 114
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HADDR[8] 1187 63
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_456 1331 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_1296_0_a2_10 848 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][23] 1211 91
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_WSRTBAddrOffset/addrOffset_i_x2[1] 1369 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[4] 1170 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[12] 562 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[16] 1168 43
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[54] 1214 49
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI9SOR[0] 1374 42
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_602 1339 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0__RNIAE7P[28] 1297 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mscratch[10] 804 58
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_541 1328 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[4] 1479 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_10[8] 798 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[49] 1580 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[40] 1627 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[27] 947 30
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C_1 587 5
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByteCnt_iv_2[2] 1135 63
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/HADDR_d[16] 1300 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[46] 1598 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_989_2 1001 27
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_670 1391 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[86] 703 82
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/HWDATA_0_a2[21] 1291 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIPO0DR2[0] 1614 81
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_RNO[20] 1584 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][20] 1118 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_404 1310 57
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a6_2[0] 1278 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_1/maybe_full 1342 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[34] 617 75
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.validByteCntInt_d[11] 1341 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/irChain/regs_4 631 49
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/AHBRdTranPend_d2_0 1140 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1__RNI1PMP[26] 1160 51
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_rdFIFOWrData_4_sqmuxa 1249 78
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/rdAddrReg[3] 1227 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata[26] 929 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_970_1 1114 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_reg_rs_lsb_1_6_i_m2_2_RNI213T2[0] 682 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0_7_i_m2[1] 1018 9
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/HRDATA[26] 1585 37
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/HWDATA[24] 1373 27
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5[25] 1556 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNIM8VV[1] 847 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[50] 1710 91
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrAddrReg[0] 1127 133
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[27] 1055 76
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_109 1293 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNI8L5L8[18] 810 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_9[0] 974 90
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/controlReg2[3] 1457 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_154[11] 830 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[22] 1456 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiReqReg_data[5] 566 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_18 643 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op2_1_cZ[11] 875 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[9] 1649 85
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[56] 1217 130
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[1] 1337 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram4_[2] 1385 91
set_location CoreTimer_C1_0/CoreTimer_C1_0/NextCountPulse_iv_2 1412 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[46] 1392 31
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[16] 1606 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata[13] 807 81
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_549 1290 63
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HRDATA_RNILERK[7] 1566 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_1859[1] 802 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI367Q[60] 1615 60
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[47] 1604 34
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_o2_1[1] 1291 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNIBAFU[2] 977 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2137[6] 1202 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[8] 1064 15
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[23].BUFD_BLK 662 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54_7[6] 903 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[20] 1247 76
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.nxtState_cnst_i_a6_2_0[1] 1201 75
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_796 1484 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/value 1148 31
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_765 1180 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29_7[6] 928 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/tlb/un1_io_req_bits_vaddr_3 858 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_in_7_ready 880 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/empty 1136 96
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA_RNO[17] 1498 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIMEIM[10] 1012 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_22_6_0_0 847 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18[5] 772 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s1_req_tag[5] 476 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_GEN_26_4_2_0 1335 84
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/clear_framing_error_en_1_sqmuxa_0_o2_i 1630 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/ram_param.SystemBus_slave_TLBuffer.Queue_5.ram_param_ram0_[10] 834 118
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29[6] 827 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10[4] 1019 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op2_1_1[14] 845 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_669[0] 1485 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[32] 1465 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_tselect 646 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI070SC1[1] 1567 75
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un17_i_a2_3 1386 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[7] 1028 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[0] 1477 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIJ5GJV2[0] 1768 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_2/maybe_full_RNO 1402 42
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_state_ns_0_a2[5] 1355 27
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un41_0_iv[1] 1453 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNIL8192_0[6] 632 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id_ram3_[0] 1432 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[9] 1125 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[45] 1507 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_2[19] 921 27
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv[29] 1262 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/m2_2_3 751 90
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_wrFIFORdAddr_d36_0 1410 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[5] 1447 70
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_564 1321 42
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_HBURSTInt_d_2_sqmuxa_0_o2_2 1147 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_320[4] 1027 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/idcodeChain/regs_9 603 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4[17] 662 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIJRE2Q2[0] 1434 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_376 1012 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_567 885 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/reg_RW0_addr[10] 864 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[3] 1231 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor[23] 867 118
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_801[3] 1023 27
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_0_5_RNI1CKF[56] 1428 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_2_i[25] 807 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_9/ram_ram_ram0_[4] 1377 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36[0] 1067 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1823[3] 991 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[11] 1239 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[6] 1735 61
set_location CoreTimer_C0_0/CoreTimer_C0_0/CtrlReg_RNI9U7Q[2] 1476 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[22] 1594 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_136_3[0] 1075 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1[4] 922 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram1_[5] 1060 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[18] 775 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ctrl_stalld_1_0_o2_0_3 750 90
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrEn_cnst_i_a8 1222 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[26] 726 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[48] 1710 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI5IR303[2] 1736 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[101] 525 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171_1[11] 767 60
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HADDRInt[16] 1222 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[6] 1136 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_cZ[7] 805 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89345_5 858 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_1878 796 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[9] 1529 85
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_13 1279 69
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA_RNO[4] 1472 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNIBJSJ[19] 1080 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3027_7[0] 951 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[4] 1727 79
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/SIZEReg[2] 1384 49
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/HTRANS_d[0] 1357 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr[1] 868 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_2[18] 597 94
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[15] 798 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data[22] 720 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[43] 1601 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_14_v[15] 775 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1249_RNO[4] 976 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[21] 711 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_T_366 1044 78
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d_2[22] 1242 45
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_currState_9_RNO 1118 63
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrEn_cnst_i_4 1221 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_INT_XING/MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3/sync_2_0[30] 1592 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_2/reg_0/q 976 94
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1__RNIGQRN[19] 1237 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3327[11] 905 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13[0] 930 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_3/ram[0][3] 1097 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[44] 1044 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_8[22] 926 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id_ram4_[1] 1496 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151_RNIGUBL[12] 716 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIF2LDR2[0] 1440 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram4_[2] 1412 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/id_ex_hazard 761 87
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/HRDATA_3[25] 1557 36
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_1_iv[3] 1247 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/_T_31 1360 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_m1_e_0 766 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[57] 1539 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[51] 1712 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[33] 1005 57
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[60] 1309 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_cZ[30] 884 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[28] 1555 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/maxDevs_0_RNI10LS[3] 1079 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[28] 918 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[51] 1709 61
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[29] 1434 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram1_[2] 1145 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[23] 722 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/value_RNO[1] 1475 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[19] 1316 136
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_55 1315 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ctrl_stalld_2_0_a2_0 765 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_298_3[0] 1304 54
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HADDRInt[14] 1276 43
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrAddrReg[2] 1405 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[40] 1705 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32_7[0] 967 6
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA[20] 1650 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/wdata[29] 831 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/state[1] 961 79
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un17_i_a2_4 1006 48
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[0] 1071 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[4] 745 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[4] 845 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0[0] 1016 10
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/AXIBurstInt_d_0_sqmuxa 1406 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[28] 1109 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16_7[6] 839 3
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_8_sqmuxa 1092 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/full_RNO 952 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[33] 920 90
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_rdFIFOWrData_5_sqmuxa_RNIOD8H 1578 45
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[4].BUFD_BLK 631 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/lrscAddr[18] 946 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNI5DSJ[16] 1064 57
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_65 1422 81
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_632 1227 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin[21] 786 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[2] 1479 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[9] 900 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1[28] 870 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_21/q_RNO 761 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46_7[0] 1174 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_victimize 893 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_ctrl_csr[0] 850 43
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_RNO[16] 1607 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[54] 1484 88
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_0[40] 1266 99
set_location CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/m12_0_a2_0_0 1500 27
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.nxtState_cnst_0_a6_4[0] 1185 78
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_475 1517 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data[25] 770 64
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA_RNO[31] 1539 30
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[29] 1434 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[10] 1067 133
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/auto_in_0_a_ready_i_a3 853 63
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg_d_i_m2[15] 1108 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_681_2.CO1 1363 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIEG57[9] 1030 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mtvec[25] 833 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/id_csr_en 750 87
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_4_0[3] 1254 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full_RNO 1362 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/neg_out 837 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[10] 943 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35[5] 548 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[13] 1686 91
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/validByteCnt_Z[6] 1157 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/mem_reg_rs2_16_0[14] 983 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[7] 739 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1__RNI3RMP[27] 1057 75
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a6_3_1[1] 1023 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[62] 1683 91
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HWDATA_cZ[6] 1379 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[25] 588 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_last_ram1_[0] 1409 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3055_1_SUM[1] 884 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_1[6] 867 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[41] 1525 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram1_[5] 1491 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53[4] 1013 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_pc[31] 820 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_ctrl_sel_alu1_4_i_o2_0[0] 776 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_590[78] 957 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_53541_RNI1N3O 906 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[15] 1021 18
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrAddr_d[0] 1112 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data[17] 699 57
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_139 1050 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0[21] 698 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_169[2] 836 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536.N_14752_i 1033 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram1__RNIHJIF[12] 1083 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_2[19] 891 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[25] 828 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_763[3] 1051 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_136[5] 1159 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram0__RNIK1431[2] 919 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[24] 1026 145
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_5/ram[0][4] 1108 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[41] 1588 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNINTRI[0] 1661 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[26] 1028 33
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[45] 1264 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[122] 659 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[17] 1099 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_618_7 1037 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/_T_1035 1049 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI8RA61[47] 1068 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[9] 1129 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[28] 1564 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/maybe_full_RNO_0 1196 60
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/rdFIFORdAddr_i_o2[2] 1279 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4[7] 784 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[3] 1736 97
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_659 1327 72
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_785 1348 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNI3GEI[21] 860 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/un1_value_1_2 1053 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[13] 1616 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIOP8V[26] 1479 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9_7[6] 964 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[26] 926 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_377 1008 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1717[2] 1137 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][40] 1313 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[26] 997 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[14] 965 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2192_cZ[4] 903 87
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDRInt[9] 1403 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[18] 989 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2192_cZ[28] 848 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[31] 806 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[2] 978 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SINK/MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W1_D3/sync_0 699 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_b_bits_user_3[5] 1363 78
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/validByteCnt_d_0_sqmuxa_2_i 1373 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_replay 843 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_1[11] 965 93
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_0[16] 801 127
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/insn_call 798 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][34] 1473 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id_ram7_[1] 1497 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/value 1088 124
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[45] 1673 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_valid_1_RNIKEIK1 872 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/_T_1549_0[24] 650 27
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_584 1325 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNIIE7Q[29] 1111 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_1[10] 669 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNIL8192_7[6] 724 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor[3] 940 85
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_3[32] 1563 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[19] 1033 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_2_6_0_0 774 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_1/maybe_full 835 34
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_268 1239 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[36] 1724 61
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_wrFIFORdAddr_d89 1170 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[30] 1753 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1819[0] 1002 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[31] 966 118
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[28] 1569 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_1/ram[0][4] 934 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/un1_value_4 1080 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][12] 1095 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8[2] 1025 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor[7] 848 118
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram1_[5] 1634 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv[22] 953 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[19] 625 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[49] 1043 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIBH7DR2[0] 1698 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[43] 1647 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[31] 1165 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_320_0_sqmuxa 1052 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[10] 1673 70
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDRInt_d45 1457 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_609[2] 1029 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[32] 1455 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0_rep_Z[39] 922 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[52] 1198 22
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m76_2_0 1110 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[58] 1591 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3027[1] 898 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89401_0_o2 928 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[16] 1299 49
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.nxtState_cnst_0_a6_0_6[2] 1167 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[0] 1005 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIGK21D1[1] 1767 63
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_568 1311 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_0[24] 883 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[27] 1145 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[10] 953 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_17 654 81
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m78 1109 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[12] 767 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[42] 618 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_753_7[0] 955 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNITA6AV[1] 1452 69
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/validByteCntInt_d_0_sqmuxa_14 1420 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1_7[0] 963 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[16] 1181 85
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_validByteCntInt_d_4_sqmuxa_3 1307 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI1V1QV2[0] 1676 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23[1] 907 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36[1] 512 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[2] 704 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[31] 1505 82
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HBURSTInt_d_cnst_i_o3[1] 1447 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_724_1_RNI33DP 1024 87
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_3_1[32] 1564 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram1_[4] 928 76
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_0_iv[49] 1289 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2160[20] 741 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89297_3_1 964 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[6] 956 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3[0] 857 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/_T_1549_0_0_tz[17] 746 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[0] 1420 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[3] 626 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s2_valid 758 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_33_2 843 102
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_206 1112 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[61] 1300 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26[7] 892 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram1__RNITBAJ[3] 1388 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[36] 1692 88
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[36] 1187 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[11] 1287 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[20] 1486 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3503_13_sqmuxa_0_a2 944 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mcause_4[1] 823 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[48] 1682 88
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_752 1307 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIN0KVU2[0] 1759 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[32] 1457 22
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[7] 1033 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_372_2 1034 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[27] 1781 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shift_logic_1[22] 809 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_22 654 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram1_[3] 1398 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0__RNIRTOP[23] 1160 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/flushCounter[2] 929 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[8] 1069 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[24] 717 22
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5[9] 1514 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_1[23] 811 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[8] 1673 4
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/HTRANS_i_0_o2_RNIJG3P[0] 1178 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2160[17] 727 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[44] 1640 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[9] 975 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[12] 893 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/tdoReg/reg$ 712 22
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HBURST[1] 1150 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI6P4QC1[1] 1613 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_2[20] 804 79
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/iPRDATA[0] 1562 37
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_rdFIFOWrAddr_d_1_sqmuxa 1058 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151_RNIARDC[18] 692 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_T_1451 1075 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiReqReg_data[15] 543 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferAccessVec_8 822 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[15] 983 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[12] 1693 79
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_707 1328 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/value_1 742 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/ll_waddr_RNIF7OP_0[0] 730 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_6[17] 931 24
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_0_5_RNI5GKF[56] 1274 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_2114 774 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[20] 1085 45
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[30] 1541 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[28] 1235 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/value 1132 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[100] 553 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_param_ram1_[7] 1150 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram6_[3] 1395 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53_7[3] 707 3
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_HSIZEInt_d173 1430 51
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[21] 1758 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[6] 836 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[18] 762 46
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[30].BUFD_BLK 722 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0__RNINH8P[7] 1008 63
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg_d_i_m2[31] 1023 102
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[36] 1180 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[41] 1392 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/value_1_rep[0] 1399 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_2[22] 921 121
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiReqReg_data[4] 706 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[31] 1160 52
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_676 1473 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata[7] 905 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram1_[6] 1440 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[7] 1031 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_2_0[30] 682 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIU1BV[38] 1323 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_645_v_0[7] 1078 45
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_759 1280 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/auto_out_r_ready_3 1388 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_724_0_RNIFPV21 1028 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_r_bits_user_0_0[3] 1160 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_641[18] 1077 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram3_[1] 1445 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_hartsel_RNO_1[0] 762 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[83] 703 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[8] 599 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[41] 1143 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[27] 1060 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[28] 1271 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[26] 1754 64
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_38 1351 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[56] 1764 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_252_i_o6 939 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292_7_406 1038 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[22] 1575 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/commandWrIsAccessRegister_3 852 24
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/HADDR_0_a2[8] 1257 102
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/HRDATA_7[29] 1321 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[33] 1480 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNILOIQ[45] 1111 72
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/stop_strobe 1516 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_b_bits_user_sn_m2 1114 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[12] 854 76
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/un10_countnext_axbxc1 617 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE/do_enq_0_a2_0 1072 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data_i_m3[4] 1082 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_T_306 1034 72
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HSIZEInt_d172_RNIIGVM 1380 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_2/maybe_full 1396 64
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv[48] 1589 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_1[15] 949 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_strb_i_0_RNILND91[0] 1044 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_GEN_26_4_2_0_RNO 1334 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/auto_in_1_d_valid 985 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.N_985_i 1033 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram0_[8] 1064 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[89] 551 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/ram_param.SystemBus_slave_TLBuffer.Queue_5.ram_param_ram1_[8] 1133 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[45] 1521 79
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[52] 1342 82
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXIOutReg/BID[0] 1362 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1__RNIJRU9[14] 1078 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[52] 1792 61
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/un1_state_1_sqmuxa_2 593 12
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HADDRInt[18] 1149 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNI8B3C[11] 1028 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0__RNIM8TH[3] 1254 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18_7_i_m2[3] 618 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mcause[3] 748 82
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA_RNO[25] 1390 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/io_deq_bits_address[11] 970 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_hartsel[8] 674 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[2] 1616 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_927_RNID2Q11 956 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_41661_0_a2 940 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_14_v_RNILJK51_1[12] 772 105
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes18_1 1060 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[44] 1641 82
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/overflow_int 1507 4
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[48] 1335 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[12] 1066 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNID86B[5] 1148 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[10] 945 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[18] 1089 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[28] 903 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_7/do_deq_3 1374 81
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.validByteCntInt_d[8] 1251 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram1_[2] 1404 79
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/AHBErrorReg_RNIECV5 1217 48
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_3[26] 1271 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shift_logic_1[28] 816 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIIJ8V[23] 1315 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_rs_1_1_0[15] 708 87
set_location CoreTimer_C1_0/CoreTimer_C1_0/Load[30] 1249 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc[19] 697 70
set_location CoreAPB3_C0_0/CoreAPB3_C0_0/u_mux_p_to_b3/PRDATA_0_iv_0[3] 1351 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[0] 619 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram6_[5] 1394 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][6] 1249 34
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_288 1080 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[74] 546 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/a/maybe_full_RNO 1034 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89297_RNI9EAC 869 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[42] 1518 78
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.nxtState_0_sqmuxa_13 1195 78
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_6 1094 69
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/d_masterRegAddrSel_i_0_1_RNIVOJ21 1206 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/auto_in_1_d_bits_size[0] 927 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/ridx_bin/reg_0/q 762 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr[5] 841 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/idcodeChain/regs_11_RNO 651 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_a2_RNICSFD[7] 967 24
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_457 1462 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1827_1.SUM[2] 1077 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_27[0] 992 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[32] 1219 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[43] 1090 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_2_0[29] 680 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[46] 1596 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data_i_m3[13] 1156 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_3_6_0_0 785 48
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.wrFIFORdAddr_d_0_sqmuxa_5 1182 84
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[24] 1213 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[52] 1146 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[21] 1001 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram0_[5] 930 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_266_7_0_0[3] 991 54
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[9].BUFD_BLK 700 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1__RNI7TUO[3] 1134 45
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_588 1052 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/auto_out_0_a_bits_mask[3] 883 69
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m28 1084 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1084_1[20] 834 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[15] 1078 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc[12] 640 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_1/do_deq_2 1091 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/maybe_full 836 79
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/RIDOut_0_a2[2] 1184 72
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_0_iv[43] 1290 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8[5] 937 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[10] 947 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_T_1691_34[1] 1046 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[9] 1066 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIT2P4V[1] 1642 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[1] 1225 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNIFQCI[18] 863 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_1/maybe_full_RNO 1363 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/io_resp_bits_data[16] 895 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536.N_14764_i 1149 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1__RNI2GVN[30] 1300 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[20] 1062 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[26] 944 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/do_enq 927 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[12] 1483 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[7] 893 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_2[16] 817 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536.N_14765_i 1088 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[7] 1167 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[4] 1717 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_93_7 810 111
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_2[61] 1561 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/_GEN_22_6_0_a2 1074 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[18] 1481 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[4] 1623 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1055[2] 907 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[25] 1201 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_457[0] 1360 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[51] 1713 58
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/validByteCntInt[10] 1012 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_1[5] 814 100
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/currState_RNIM49J[10] 1391 57
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[0] 1634 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[18] 883 105
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_236 1307 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_2_0[26] 731 69
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrAddrReg[3] 1548 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4[18] 792 45
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_1[0] 1109 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[21] 1686 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram1_[7] 1313 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_50981 809 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/N_452_i 781 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIV60EV2[0] 1631 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[9] 493 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_11[24] 989 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[11] 1106 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[5] 1061 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0[0] 1019 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc_8[12] 704 69
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/hwdataReg[24] 1420 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[19] 1122 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_data[6] 839 109
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[12].BUFD_BLK 654 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram1_[2] 932 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[27] 652 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id_ram0_[2] 1476 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45_7[3] 75 6
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByteCnt_iv_0[2] 1107 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[14] 1470 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s1_pc[18] 1055 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[28] 789 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[12] 1277 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_2/reg_0/q 950 28
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[44] 1404 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[57] 1629 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31[3] 848 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[12] 1064 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[21] 1651 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[2] 1585 97
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[50] 1334 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[21] 937 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[44] 1232 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/io_resp_bits_data[7] 860 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/id_rs_1_cZ[30] 828 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[60] 977 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/probe_bits_address[19] 785 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[8] 1731 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[7] 1645 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[15] 691 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[20] 1684 64
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d_2[5] 1254 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_687_1_RNIBTE89 703 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[42] 1667 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[70] 1137 54
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/AWREADYOut_0 1092 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6[4] 966 22
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/validByteCntInt[6] 1272 25
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_1/R_ADDR_3_inst 1247 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_346[3] 787 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/ex_reg_rs_msb_0_6[5] 780 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[3] 996 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[26] 1021 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[14] 983 25
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg[4] 1017 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_611_0 749 84
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_737 1317 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram1_[1] 1316 85
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_i[2] 1156 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[48] 965 51
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_3/R_ADDR_1_inst 1311 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[53] 1769 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_ctrl_div 867 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[52] 1780 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_69 630 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_1[19] 920 27
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_0/R_ADDR_3_inst 1454 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[32] 999 30
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/tx_parity 1599 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_1[14] 817 87
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[29].BUFD_BLK 661 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferWrEnMaybe_36_RNIUGJC 869 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_22[0] 922 117
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[2] 1691 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_last_ram2_[0] 1396 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[38] 1318 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[47] 1080 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151[16] 794 103
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByte_2_1_iv_2_1[0] 1194 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin[11] 771 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0__RNIO7KT[1] 1291 54
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_0_i_0[10] 1339 33
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_state_ns_1_0_.m16_i_a2 1208 51
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m17_2_0 1340 54
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[2] 1625 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data[6] 962 127
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[26] 981 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[37] 1623 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[2] 759 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[31] 1498 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[10] 1669 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[42] 1092 30
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_193 1072 63
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d_2[16] 1267 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0__RNI2H2M[5] 1016 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[31] 1493 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[2] 788 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_1296_0_a2_4_15 815 78
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[59] 1147 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[21] 823 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data[29] 829 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[55] 1615 46
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByteCnt_0_iv[6] 1121 57
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[7] 1599 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/in1_xor_in2[20] 801 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[35] 1005 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1746[0] 1014 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[53] 1795 70
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[42] 1544 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[21] 1084 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50[6] 816 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_user[0][0] 1301 85
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/validByteCnt_d10_4 1389 60
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/controlReg2[4] 1367 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/maybe_full_RNO 934 45
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_6_sqmuxa_2 1495 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_size[0] 1070 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/reg_RW0_addr_0[6] 758 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4[2] 775 69
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByteCnt_0_iv[6] 1338 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[54] 1808 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_a3_0[13] 849 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53_7[7] 1009 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[34] 1632 61
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/HRDATA_3[6] 1527 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[58] 926 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[91] 627 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_r_bits_user_3[2] 1104 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dtmInfoChain/regs_0_0_sqmuxa_or_i_0_i_a2 728 21
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2[6] 1296 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[64] 536 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin[27] 794 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[25] 1070 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[38] 1240 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_0[7] 994 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][7] 873 55
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[42] 1285 57
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_UTDI 566 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[33] 615 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_b_bits_user_3[5] 1107 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1[22] 829 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30[7] 655 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram4_[4] 1382 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[6] 1759 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/un1_value_1_2 1390 36
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.nxtState[3] 1190 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op2_1_1[13] 848 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[12] 1165 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[59] 1771 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][51] 1084 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram3_[6] 1443 130
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[34] 1658 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_174_7[5] 785 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[16] 1480 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_645_v[19] 1108 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[48] 1623 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_25/q 766 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin[29] 830 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[9] 724 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[56] 1626 79
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_2_0[6] 1251 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[20] 1696 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_1[8] 961 93
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s1_req_addr[13] 846 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_956_0_a2_2 775 90
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_1_iv_0_tz[16] 1265 99
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_547 1278 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[29] 1482 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43_7[2] 906 30
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_UDRCAP 438 6
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXIOutReg/BID[2] 1153 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_cmdtype[7] 627 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_13[1] 1005 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[7] 1008 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21[1] 1019 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[37] 1571 97
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[31] 1059 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/_T_142 747 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op2_1_cZ[19] 916 99
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_AHBErrorReg_d_1_sqmuxa_1_0_a2_0 1082 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[4] 1035 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dscratch[3] 784 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/_T_28_NE 1437 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[12] 971 9
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_PenableScheduler/penableSchedulerState_ns_0_a3_0_a3[0] 1343 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_616[8] 1046 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_320_7[4] 1051 90
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d[21] 1242 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_549[1] 1264 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/cause_1_i_a2[0] 834 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_1[9] 806 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_2_RNIKULB7[11] 884 120
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/io_imem_resp_bits_data_RNITOCE[22] 715 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[9] 968 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/io_resp_bits_data[4] 882 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/id_ctrl_rxs1_i_a2_0 723 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/ram_param.SystemBus_slave_TLBuffer.Queue_5.ram_param_ram0_[2] 1186 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[12] 1270 30
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_UIREG_0 432 3
set_location CoreTimer_C0_0/CoreTimer_C0_0/PrdataNext_1_0_iv_i_1[1] 1484 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_1[7] 685 111
set_location CoreTimer_C1_0/CoreTimer_C1_0/Count[7] 1431 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24[2] 571 43
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes18_1_0 1403 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI726MR2[2] 1431 60
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[15] 1267 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiReqReg_data[6] 871 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/wb_dcache_miss 639 69
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA[26] 1487 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_req_tag[0] 1086 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[16] 1705 100
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/AHBWrDone_Z 1050 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[30] 960 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[17] 684 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_305_7 1066 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[40] 1625 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[28] 1405 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536.m22_2 1107 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/m3_0_03_3 807 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[57] 1614 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[14] 1512 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[40] 1510 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0__RNI8OKT[9] 1286 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[0] 1276 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram1_[11] 1367 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22_7[0] 864 42
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_validByteCntInt_2lto11_1_0 1400 51
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_UIREG_2 434 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171_i_m2_1[6] 762 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_3[16] 944 24
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[8] 1508 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3027[0] 900 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_data_tag[9] 855 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[63] 1540 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id_ram6_[2] 1408 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_801[43] 1040 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[17] 910 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1__RNI194L[8] 1044 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[23] 1189 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIKIOSC1[1] 1770 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[5] 1604 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[13] 1672 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[35] 1526 85
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rcv_sm.rx_state18_NE_i 1443 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/logic$[6] 971 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/io_imem_resp_bits_data_RNIGQTH1[8] 691 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[17] 835 91
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/raddr_c_6[3] 1145 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_76421_0_a2_RNIK8P81 877 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI972PU2[0] 1672 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_last_ram4_[0] 1408 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[28] 1084 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_param_ram0__RNI2HMR[8] 1347 105
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_14_sqmuxa_1 1193 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[25] 1013 55
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/receive_count_RNO[1] 1461 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_93_9_RNO 809 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/in1_xor_in2[28] 818 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[8] 1485 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_pc[17] 623 94
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_179[1] 961 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[5] 875 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_35_6_0_0 1002 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr[15] 679 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_len[0][3] 1361 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[29] 820 73
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/regHADDR_Z[1] 1210 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[34] 1211 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[0] 1251 153
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[62] 1565 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_data_coh_state[0] 828 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/auto_in_d_valid 983 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47[5] 891 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[43] 1612 58
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_14_sqmuxa 1227 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[12] 1256 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data[20] 875 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_904_0_a2_0 753 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[9] 1620 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_address[11] 1086 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data[29] 831 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[52] 1149 52
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/receive_full_int_1_sqmuxa_i_a2_2_2 1440 24
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/currState[3] 1013 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3327_52_1 919 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/maybe_full 749 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[22] 1268 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[56] 1789 79
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/regHADDR[30] 1205 37
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv[26] 1300 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[22] 1021 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv[8] 998 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_misa[12] 713 70
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_rdFIFOWrData_6_sqmuxa 1253 78
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/HRDATA_3[30] 1538 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[30] 941 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_2638_11 924 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[4] 842 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_641[20] 1084 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dtmInfoChain/regs_25 542 76
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/validByteCntInt[1] 1426 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_0_control_r 802 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram2_[1] 1444 82
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_4[47] 1214 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNI1EN01[2] 1171 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1488[3] 922 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiReqReg_data[0] 810 4
set_location CoreTimer_C1_0/CoreTimer_C1_0/Load[28] 1569 49
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[55] 1589 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/lrscAddr[12] 855 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536.N_124_mux_i 944 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[55] 1467 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41[5] 955 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_0[31] 978 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_2_0[13] 678 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_645 1318 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[61] 1652 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5[5] 876 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4[3] 806 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram0_[10] 1069 61
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/count_19_iv_0_a2[2] 604 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[10] 1159 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[40] 1579 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[20] 1182 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/id_rs_1_cZ[22] 832 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op2_1_cZ[17] 922 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor_6[9] 916 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_extra[0][8] 793 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc[22] 928 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50[1] 650 37
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByteCnt_0_iv_0_1[0] 1326 51
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/HBURST_0_a2_0_a2[0] 1152 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_req_tag_11[2] 841 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/reg_RW0_addr[2] 903 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp_ramout[5] 1487 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[21] 1390 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1117_1.CO1 990 36
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[6] 1587 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[12] 1678 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_43981_RNIOVSH 895 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/saved_opcode_Z[0] 947 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10[0] 947 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_TAG_ARRAY/MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT/reg_RW0_addr_0[3] 859 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_GEN_8_0_a2[0] 1085 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_3/q_RNO 988 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_reg_rs_msb_0_6_i_m2_1[28] 835 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/value_RNO[0] 1133 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[42] 1666 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/tlb/un1_io_req_bits_vaddr_5 876 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_cZ[17] 827 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41[7] 1109 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_data[23] 915 136
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[19] 1150 55
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[34] 1238 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[56] 1790 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/ex_reg_rs_msb_0_6[4] 783 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[1] 1124 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_0[19] 919 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data[14] 507 133
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc[21] 678 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[28] 1516 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_191_RNIEHB7[2] 1103 90
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_i_1[2] 1277 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/_GEN_17_1_sqmuxa_i_a3_8_5 762 21
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_wrFIFORdAddr_d113_10_5 1409 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[90] 685 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/saved_address_Z[4] 976 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[11] 1587 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[22] 1284 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_6/do_deq_2 1089 84
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[43] 1429 37
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/nxtState_cnst_i_0[1] 1433 42
set_location CoreTimer_C1_0/CoreTimer_C1_0/Count[9] 1677 43
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_653 1093 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc[2] 650 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_10[0] 704 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_29_6_0_0 851 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_rs2[18] 1021 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_645_v_0[0] 1049 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[47] 1150 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50[5] 897 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3238_ae_st 711 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[31] 943 4
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/currState[8] 1237 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/a_data_Z[20] 878 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/id_bypass_src_1_0 741 96
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/SIZEReg[1] 1267 70
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.validByteCntInt_d_0_sqmuxa_14 1145 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_user[0][3] 1017 100
set_location CoreTimer_C1_0/CoreTimer_C1_0/Load[13] 1399 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40_7[5] 707 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_117 620 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[25] 810 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiReqReg_data[17] 758 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0__RNIJD8P[5] 1017 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_1441 816 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_source[0] 1084 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/reg_RW0_addr[9] 911 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[23] 650 7
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/nxtState_3_sqmuxa_2 1432 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_1[4] 825 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id_ram0_[1] 1467 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[18] 691 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[45] 1505 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/value[3] 1126 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[56] 1178 54
set_location CoreTimer_C0_0/CoreTimer_C0_0/PreScale[7] 1415 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][50] 1277 76
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_158 1072 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s1_req_cmd[0] 509 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1__RNI9VUO[4] 1119 33
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UDRCAP 436 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[3] 671 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/do_enq 1447 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0][20] 1080 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram0__RNIECK84_3[3] 1288 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_6[0] 881 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[46] 1599 100
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA_RNO[23] 1542 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_2753[3] 1081 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[24] 1625 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26[2] 888 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[8] 1020 15
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/SDATASELInt_RNO[6] 1372 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[2] 1628 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un2__GEN_1185_0_a2 956 33
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_currState_9 1125 90
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[21].BUFD_BLK 664 15
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_90 1358 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[30] 1110 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/_T_31 1334 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[55] 634 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/probe_bits_address[29] 838 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[5] 592 120
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/tdo_i_m2_i_m2_0 759 24
set_location CoreTimer_C0_0/CoreTimer_C0_0/p_NextCountPulseComb.un1_NextCountPulse75_0_0 1469 33
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_2_RNIURQA[48] 1272 75
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/LENReg[2] 1191 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram0_[2] 1053 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0__RNIU17P[22] 1134 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[43] 1308 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][52] 1136 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[17] 548 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_sn_m6_i_o2_RNIRGQ96 863 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_2992_u_i_a5_1_0_0_a2 977 27
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/samples[2] 1449 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNI2LVV[7] 1030 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_50 643 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[0] 1503 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[36] 1721 64
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.nxtState_cnst_0_0[0] 1184 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3327[16] 919 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_610 749 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[40] 1558 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1249[4] 983 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[5] 1033 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_18 1060 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_14[23] 929 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram3_[2] 1538 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45[0] 967 13
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/xmit_cntr[0] 1597 49
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[31] 1532 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/auto_in_r_bits_resp_5[1] 1374 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15[6] 843 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[12] 1641 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[10] 977 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mcause_10[31] 806 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/_T_28_NE 1392 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[29] 1626 61
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[40] 1498 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[41] 1602 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[47] 1024 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_1[11] 829 96
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_9_sqmuxa 1240 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/tlb/un1_misaligned_0 937 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_1598_0_o2 786 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNI74CQ[11] 1129 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_320_or[9] 1051 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[15] 1700 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIUC0KC1[1] 1758 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/un1_value_4 1123 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[16] 1151 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data[21] 651 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full_RNI4O9M_0 1021 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor_6[30] 1031 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0_1[16] 795 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id_ram1_[2] 1341 55
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_0_0[40] 1252 78
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/regHADDR_Z[14] 1160 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_734_3 692 93
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3327_16_1 918 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/io_imem_resp_bits_data_RNICQ1I1[8] 702 99
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.AHBWrDone_d_0_sqmuxa_1 1215 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[42] 1642 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_address[8] 950 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/enables_0_25 1039 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[14] 1478 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[20] 1190 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0][7] 727 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1337_0_o3[35] 886 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data[12] 619 70
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_0_4[48] 1245 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_14_v_RNILJK51_0[12] 770 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram2_[4] 1432 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_169[11] 847 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[26] 998 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[30] 1697 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[45] 1633 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3503_5_sqmuxa_0_a2 953 27
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rcv_cnt.receive_count_3_i_0_a2_1_0[0] 1453 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[3] 1718 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[23] 1594 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIILAV[32] 1322 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151[21] 816 118
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/currState_RNO_0[10] 1081 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIFGT11[27] 1159 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[27] 986 118
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1717[0] 1069 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_34 664 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor[28] 1021 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[34] 1649 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[36] 1396 48
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/SDATASELInt[0] 1368 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_replay 905 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[31] 839 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_377_5_14_0 1071 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][0] 1283 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[23] 721 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[52] 1803 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[33] 1088 33
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[23] 1584 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0__RNI14PP[26] 1170 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNIN21S[17] 764 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[35] 956 19
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.nxtState_cnst_0_m2[0] 1223 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_3/reg_0/q 907 4
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[17] 1604 46
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDRInt[6] 1262 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[27] 943 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_req_typ_11[2] 711 93
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[28] 1509 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/valid_0 514 94
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[8] 680 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/uncachedInFlight_0 876 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_2_0[25] 679 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/auto_in_r_bits_last_5_0 1375 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[15] 1048 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/ex_reg_rs_msb_0_6_1[17] 837 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_param_ram0__RNIM4MR[2] 1332 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[53] 1318 49
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HBURSTInt_d[2] 1450 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram1_[0] 1063 58
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/HRDATA[18] 1276 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_T_1679[1] 1087 21
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_0_i_0[0] 1213 78
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_iv[42] 1514 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[9] 1635 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[11] 947 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor_6[24] 940 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_id_ram2_[0] 1410 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[38] 1215 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[24] 805 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[27] 1015 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_7[8] 1050 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNI98FU[1] 991 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[12] 1097 30
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_484 1371 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI3UUP[24] 1609 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_data[13] 1008 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_14_v[8] 781 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[1] 813 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/value[5] 1224 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ready_reg/reg_0/q_RNO 744 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[9] 720 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNIHAVU[14] 1093 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[17] 1586 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[12] 1095 30
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv[35] 1238 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNIL8192_4[6] 659 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[31] 843 46
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c14_8 1289 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_95 666 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1[15] 871 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_0[3] 948 9
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a6_3_2[0] 1289 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1[26] 893 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[60] 1784 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[123] 697 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[3] 1177 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_689_0 690 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[2] 592 51
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/tx_hold_reg[5] 1328 88
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d[29] 1188 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[4] 1275 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1__RNILS3L[2] 1119 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][0] 1389 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[11] 1612 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[24] 1201 157
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0__RNIO62M[0] 888 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[26] 1766 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_191[7] 1095 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram1__RNIFHIF[11] 1086 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[28] 1567 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_689 691 93
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0__RNI25BM[14] 1106 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[58] 1774 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/tdo_i_m2_i_m2_1 724 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/tlb/_T_205 509 36
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/raddr_c_6[16] 1264 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shift_logic_1[17] 722 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[4] 1691 55
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrEn_cnst_i_2 1459 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][31] 967 79
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/LENReg[0] 1343 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0_[3] 1254 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7147_0_a2_1_a2_RNIOJU83 1027 12
set_location CoreTimer_C0_0/CoreTimer_C0_0/Count[20] 1537 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][2] 1126 73
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[27] 1481 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1502[5] 894 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1737[3] 1002 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram0_[10] 1341 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_641[12] 1074 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_3[20] 1030 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[55] 1395 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_cZ[7] 756 63
set_location CoreTimer_C0_0/CoreTimer_C0_0/PrdataNext_1_0_iv_i_1[3] 1540 15
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_3_0_0[32] 1252 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_hit_state_state_1[0] 871 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_14_RNO[23] 926 30
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/count_19_iv_63_i_0_a2_2 616 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNIL8192_7[8] 716 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[63] 1521 91
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0[0] 1037 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_25348 936 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[26] 991 30
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/tx_byte[7] 1143 52
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/framing_error_0_sqmuxa_0_a2 1401 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[21] 1234 31
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_214 1283 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/irChain/regs_0ce 709 21
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk1.RXRDY5 1458 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dscratch[18] 737 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[8] 1210 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/cached_grant_wait 704 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1854_1_0[12] 758 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_9/ram_ram_ram1_[3] 1271 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_rs2[26] 1098 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[21] 1649 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[14] 1137 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[59] 1754 76
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/controlReg1[2] 1460 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3327[0] 891 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_5/ram[0][3] 1373 79
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[33].BUFD_BLK 671 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_7/ram[0][5] 1098 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[51] 1664 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_T_1611[1] 1061 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[15] 1083 7
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/currState[9] 1160 61
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/regHBURST_Z[1] 1168 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[33] 1510 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1299_RNIHOK21 1011 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc[24] 707 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[32] 1466 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[26] 1802 64
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HBURSTInt_d_5[0] 1124 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNIDOCI[17] 906 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/un1__T_266_1.SUM_0[2] 990 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr[20] 894 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin[17] 836 105
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[29] 1556 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[20] 956 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_10[30] 932 21
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HBURSTInt_d[0] 1441 51
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un74_validByteCnt_d_i_x2[4] 1337 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[23] 1398 84
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0_0[40] 1534 54
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/raddr_c_6[2] 1334 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_data_tag[6] 841 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dscratch[7] 654 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[47] 1800 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[3] 1252 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[15] 775 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_data_tag[4] 874 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[8] 822 76
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[19] 1697 85
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[2] 1086 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1636_4 840 69
set_location CoreTimer_C1_0/CoreTimer_C1_0/Load[9] 1577 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_aw_ready 1348 60
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/HTRANS_i_0_o2_RNILI3P[0] 1065 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[31] 1267 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[30] 1305 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data[10] 714 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_6/ram[0][1] 1179 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_1[7] 838 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0_1[23] 787 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[62] 1598 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_RNO[3] 999 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNIJIFU[6] 999 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/_T_1540[13] 941 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_134 669 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin[19] 771 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[12] 1654 82
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_3/R_ADDR_2_inst 1388 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[35] 1728 94
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor_6[21] 1045 117
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_len[3] 992 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[8] 969 58
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.wrFIFORdAddr_d126 1194 78
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/framing_error 1316 49
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[28] 1236 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[26] 1049 72
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/validByteCntInt_d[9] 1343 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1852_2_3 1018 36
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/LENReg[3] 1313 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_645_v[18] 1106 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram[0][4] 1400 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[5] 1520 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mcause[31] 825 61
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDRInt[3] 1303 31
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_AhbToApbSM/d_PWRITE_i_o3_0_0_a2 1411 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_93_16 822 114
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_1[30] 1248 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_13_6_0_0 907 72
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/LENReg_d_i_m2[0] 1115 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[12] 1227 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDWrEn_RNIVE9G 834 24
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/receive_shift.rx_shift_11_i_o2_RNIJQA9[7] 1453 27
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[15].BUFD_BLK 655 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata[24] 936 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[40] 1662 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp_awe1 1144 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][16] 1313 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_0[5] 536 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIR3Q6V2[0] 1530 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_23_i_0_1[0] 976 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0__RNI2IKT[6] 1243 48
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0_0[41] 1513 51
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_4[55] 1565 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_1[22] 860 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI4NA61[45] 1248 75
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[44] 1531 42
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[13] 1422 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[17] 697 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_pc[22] 395 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_91 628 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[24] 789 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_831[1] 1106 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI4J6D81[1] 1421 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI1VURR[1] 1420 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[41] 1633 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[39] 1573 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_pc[26] 882 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[41] 1546 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[21] 1704 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[11] 1055 22
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d_2[4] 1237 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_893_1.CO2 939 36
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[42] 1412 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536.m2 1074 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19_7[4] 855 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/tlb/un1__T_186_2 880 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_data[1] 904 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[43] 1122 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/count[0] 772 82
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByteCnt_iv[2] 1133 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_956_0_0_tz 744 102
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_184 1072 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/pstore2_addr[7] 868 109
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferAccessVec_4 823 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[26] 1791 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_7/do_deq_3 1082 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/un1_auto_in_a_bits_address_2 1025 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_0_6_0_i_0_0_a2 732 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[20] 1777 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26[6] 1235 13
set_location CoreTimer_C1_0/CoreTimer_C1_0/p_NextCountPulseComb.NextCountPulse59_m_0_a2_0 1401 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3327_60_1 918 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/less_u 1003 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNIOM3U[3] 1188 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_0/q_RNIINHI1 829 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/id_ctrl_mem_0_o2 740 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1854_1_0[14] 763 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[10] 798 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[49] 806 51
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2[4] 1259 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[16] 1059 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/add_RNID62G 979 75
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HSIZEInt_d_0_o2[0] 1142 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/a_data_Z[12] 1034 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNIM2461[11] 1200 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_641[26] 1053 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[59] 1802 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][25] 1203 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[28] 818 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50[4] 883 22
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_parity_calc 1384 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[28] 1548 73
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.wrFIFORdAddr_d112_RNIQLMV1 1230 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_362_5 1031 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_298[0] 1366 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[118] 630 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[3] 1203 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.awe2 1470 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_pc[24] 707 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[32] 1503 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][13] 1023 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[61] 1677 64
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_iv[54] 1591 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[19] 1093 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_333 708 69
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_328 1061 63
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.wrFIFORdAddr[2] 1049 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][1] 1387 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram0_[7] 1453 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[22] 1198 130
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[61] 1858 28
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_8_sqmuxa 1249 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNISMKM[22] 1021 21
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[10].BUFD_BLK 629 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data[20] 765 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[16] 702 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIA5LM[29] 1017 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_763[1] 947 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram1_[0] 1324 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_16[0] 1074 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram0_[4] 1439 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[51] 1384 136
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByteCnt_d_1_sqmuxa_2 1132 63
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDRInt[5] 1497 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mtvec[30] 685 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][30] 1183 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36_7[3] 944 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[45] 1174 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram1_[2] 1066 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data[20] 1190 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin[25] 800 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/completedDevs[30] 961 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1__RNI6GRN[14] 1262 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0__RNIVLIP[22] 881 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/uncachedInFlight_0_1 934 69
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_360 1457 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[19] 1283 25
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_2[16] 1252 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_1[22] 681 63
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[48] 1335 28
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_3/R_ADDR_0_inst 1242 64
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/haddrReg[2] 1341 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_320[9] 896 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[35] 1561 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][8] 1368 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[25] 1674 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39_7[5] 893 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[6] 1003 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1572[3] 943 78
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_wrFIFOWrAddr_1.CO1 1361 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/reg_RW0_addr_0[3] 781 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[8] 1762 88
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[59] 1305 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/genblk1.axi_bridge/conditioned_WSTRB_0_1_RNI5O651[2] 1056 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNI7V5N1_0[4] 795 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[6] 1736 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[63] 1509 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_2[2] 809 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin[30] 843 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_1/do_enq_0_a3 1073 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.awe0 1054 60
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_4[41] 1292 105
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv_2[55] 1277 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][30] 991 76
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA[24] 1610 103
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_748 1370 99
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_249 1439 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIP615V[1] 1469 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_ctrl_sel_alu1_4_i_o2_RNIKA511[0] 846 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1[17] 857 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[13] 1343 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[21] 1142 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_T_603 1047 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_2[8] 993 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_opcode[0] 853 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[17] 828 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][20] 960 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_ctrl_sel_alu1_4_0[1] 892 120
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/add 976 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[42] 1627 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[39] 618 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_RNO[65] 946 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[8] 1091 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[15] 1696 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_19_RNI6K3R1 1076 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[2] 612 64
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/AHBRdDoneReg 1575 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53[0] 921 82
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_bit_sel[1] 1517 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[10] 977 73
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_0[9] 1284 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0__RNI5SIP[25] 901 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[23] 1084 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[28] 1089 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[32] 1050 118
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[36] 1645 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_868_0 808 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_645_v_0[4] 1075 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][32] 1335 64
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/currState[2] 1505 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1919[4] 1009 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_last_ram2_[0] 1449 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_2[24] 975 15
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[28] 1653 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[52] 1455 88
set_location CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/xhdl1.GEN_BITS_0_.gpin3 1335 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_535_0_3 1095 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0__RNIPROP[22] 1158 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[4] 1688 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIIIU0D1[1] 1529 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4[4] 987 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[38] 1199 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_r_bits_user_0_a3[4] 1095 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_13_RNI0K3R1 1031 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36[4] 948 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[25] 1571 49
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/HRDATA_3[19] 1563 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_ctrl_mem_cmd[1] 778 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_cmdtype[4] 860 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_618_RNI6JL23 1002 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_10[18] 821 27
set_location CoreTimer_C1_0/CoreTimer_C1_0/Load[4] 1373 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[0] 1500 64
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByteCnt_d_3_sqmuxa 1441 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[7] 1207 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1911[25] 1041 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[9] 1535 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/maxDevs_0_4[2] 1182 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_244 950 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI2BMFC1[1] 1608 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[29] 1296 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/id_rs_1[15] 838 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_498 1291 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_16[13] 996 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_82 733 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/probe_bits_address[18] 1124 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/tag_array_RW0_addr[5] 751 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_o3[4] 965 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv[16] 940 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0__RNIAVO21[7] 1028 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferWrEnMaybe_32 839 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[60] 1001 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_3/ram[0][0] 1263 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[10] 1672 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[71] 988 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_1[13] 911 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/id_csr_ren 745 87
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/state_RNO_1[3] 592 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/maybe_full_RNO 1069 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2364[37] 1063 87
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_AhbToApbSM/ahbToApbSMState_ns_0_a3_2_a2[0] 1412 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[7] 652 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_rs2[20] 713 118
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDWrEnMaybe 808 21
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/currState_RNO_0[9] 1113 78
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/raddr_c_6[7] 1295 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s2_pc[29] 885 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[4] 1208 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[36] 1663 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/io_deq_bits_address[7] 960 33
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/WREADYOut_0 1292 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[3] 1524 82
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[40] 1191 51
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_450 1085 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[18] 1096 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_a3_0[24] 968 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_829_2.CO1 1252 81
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HRDATA_RNI3SJB[4] 1531 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_689_2 689 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor[9] 981 130
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[20] 873 90
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/NxtPrdata_5_0_0[0] 1456 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[32] 1406 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram5_[2] 1382 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_pc[15] 745 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_14_v_RNICBL51[11] 769 105
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_validByteCntInt_d_1_sqmuxa_1 1156 75
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_2[17] 1300 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[46] 1568 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[44] 1711 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1__RNIPEKP[13] 1118 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[12] 630 103
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_rdFIFOWrData_7_sqmuxa_RNIVNVM 1300 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[5] 1034 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s1_pc[10] 677 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_26 1026 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/selectedHartReg[9] 937 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_869 949 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[46] 1376 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata[8] 850 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[61] 1570 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[62] 1617 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_pc[17] 510 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram0_[4] 1456 79
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[12] 976 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/io_cpu_s2_nack 869 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIB1GEV2[2] 1613 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[56] 1792 76
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[26] 1202 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[14] 909 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/N_1856_i 924 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_flush_pipe 747 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[12] 1634 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_8[17] 930 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[2] 1672 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/pstore1_mask[1] 627 139
set_location CoreTimer_C0_0/CoreTimer_C0_0/Count[9] 1624 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_last_ram4_[0] 1412 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram3_[6] 1447 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_1479[3] 882 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[52] 677 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[6] 905 25
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_2[19] 1265 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0__RNIT1JV[6] 1166 45
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[37] 1571 51
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[34] 1572 61
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HBURSTInt_d_cnst_i[2] 1446 48
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/haddrReg[5] 1341 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][17] 1269 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_14_v[6] 826 99
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/validByteCnt_d_0_sqmuxa_1_0 1320 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_266_7[2] 1092 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[23] 1095 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[18] 714 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[14] 1337 157
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram4_[7] 1397 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_36061_RNIHEMG 1031 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_143 768 52
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrAddr_d[1] 1090 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/io_cpu_s2_xcpt_ae_ld_f0 791 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[53] 1785 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_2638_10 973 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_4/do_enq 1357 72
set_location CoreTimer_C1_0/CoreTimer_C1_0/IntClrEn_0_a2_0 1435 36
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/currState_RNO[10] 1213 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_a3[20] 965 24
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_746 1139 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_150[11] 676 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin[28] 795 99
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/receive_full_int_1_sqmuxa_i_a2_0_0 1442 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_inst[31] 888 148
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrEn_cnst_i_x2 1203 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIOICKC1[1] 1757 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21[2] 938 16
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_5_RNO[15] 1241 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[9] 707 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[61] 1553 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[23] 716 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiReqValidReg_RNO 733 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13_7[3] 923 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_i_x2[14] 980 36
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m28 1352 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_377_4 1086 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_18/q_RNO 758 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1470[4] 964 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_reg_rs_msb_0_6_i_m2[2] 819 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNIMK3U[2] 1202 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc_8[2] 677 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[18] 1480 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[7] 1527 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[30] 1165 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[8] 1033 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[14] 1466 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[31] 874 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[7] 1300 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/ram_param.SystemBus_slave_TLBuffer.Queue_5.ram_param_ram1_[5] 1058 115
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_3[7] 1589 51
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[26] 1595 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[14] 816 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_address[9] 805 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536.N_14749_i 1063 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNITPMEV2[2] 1509 99
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDRInt[27] 1460 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2258_0 754 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_GEN_16 769 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_303[1] 1120 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_strb[3] 1211 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNIDA3V[30] 992 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[15] 650 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_a3_0[2] 998 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_2/ram[0][5] 983 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[23] 1159 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[38] 1516 100
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[37] 1304 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferWrEnMaybe_36_RNIM8JC 868 12
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA_RNO[5] 1507 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_xcpt_ae_inst_4 743 138
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_380 1263 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[8] 1173 91
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2[1] 1337 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[14] 1342 10
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv_1[52] 1273 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[28] 1237 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_303[5] 1093 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNIRLUP[20] 1638 57
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[7] 1244 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram7_[5] 1482 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[46] 1564 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_118 733 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1911[7] 1062 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_T_645 1054 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19_7[0] 1013 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[8] 641 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc_9[9] 805 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/ram_param.SystemBus_slave_TLBuffer.Queue_5.ram_param_ram1_[10] 1161 127
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_cZ[26] 747 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1482[4] 1074 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1919[11] 1017 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[29] 726 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0__RNI90JP[27] 889 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc[20] 745 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_833_32_0 934 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc[11] 764 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_extra[0][4] 1037 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[1] 980 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_address[20] 888 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[57] 856 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr_8[2] 813 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mscratch[15] 629 64
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HSIZEInt[1] 1450 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNIT80K[30] 1050 75
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.last_nibble_RNO[4] 1232 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_221_1 806 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[6] 785 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0[13] 759 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[25] 1702 70
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_662 1179 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[0] 728 94
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[14] 1510 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[63] 1245 16
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m43 1362 48
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg[11] 1062 91
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/IDReg_d[3] 1349 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_15 642 78
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[46] 998 31
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/AHBRdDone_edge 1093 63
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[41] 1523 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[18] 1201 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/haltedBitRegs_0 712 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[23] 929 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[62] 1560 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[17] 1010 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram1_[7] 932 76
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[61] 1636 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[38] 1518 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[4] 979 91
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.nxtState_cnst_0_a6_2[3] 1219 75
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXIOutReg/RID[1] 1629 82
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HRDATA_RNI0PJB[1] 1564 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[1] 1495 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[23] 728 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mcause_10[2] 796 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][43] 1220 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIST47[0] 1021 48
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2[14] 1310 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_969_0 757 132
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HWDATA_cZ[26] 1389 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][26] 1260 73
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/haddrReg_5[5] 1347 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/io_resp_bits_data[13] 899 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_569_5 1443 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_b_bits_user[3] 1102 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op1_1_0[10] 797 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3327[17] 917 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[19] 1101 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[9] 1196 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_GEN_26_u_RNO 1342 84
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HBURSTInt_d_4_2[2] 1443 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2160[29] 723 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI9PQVU2[0] 1566 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_43941_RNI2P9I 965 18
set_location CoreTimer_C0_0/CoreTimer_C0_0/Load[4] 1503 46
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_16 1366 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_id_ram1_[0] 1432 103
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/iPRDATA[2] 1559 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/pstore2_valid 955 22
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[8] 1323 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram2_[4] 1417 79
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[43] 1521 54
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_169 1070 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI54L7V[1] 1763 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15[1] 630 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data[24] 904 139
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[46] 1187 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[5] 1551 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_10 650 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151[29] 519 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_16 661 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[38] 1492 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mie[7] 724 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_r_bits_user_0_2[5] 1508 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0[6] 1120 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[109] 558 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_1[27] 848 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_6/maybe_full 1161 109
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[23] 1094 45
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m49 1124 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram1_[2] 1175 31
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_2_RNI1VQA[48] 1274 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_inst[17] 932 127
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[40] 948 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/saved_source_Z[2] 1070 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s1_req_addr[22] 869 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/auto_in_d_valid_0_a2_RNIDS771 1146 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_o3_0[29] 964 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_815 947 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_last_ram5_[0] 1418 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor_6[4] 879 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[39] 1517 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr_m1_2[9] 854 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/auto_in_a_ready_i_o2 1008 84
set_location CoreAPB3_C0_0/CoreAPB3_C0_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1[8] 1442 36
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/HRDATA_3[3] 1508 42
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.nxtState199_0_a2 1148 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1336[57] 642 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNI58V11[31] 1150 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[9] 929 108
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[27] 1549 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[47] 947 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_0[13] 1000 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2_7[0] 902 18
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[21] 1268 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNIAF5C[21] 945 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_pc[11] 357 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_1[23] 770 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[12] 1333 55
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_312 1252 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1[5] 854 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[31] 1540 82
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[53] 1518 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48_7_i_m2[7] 854 33
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[42] 1450 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1254 891 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[53] 1475 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[49] 959 105
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HADDRInt[7] 1086 91
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/HRDATA[5] 1537 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0__RNIV3JV[7] 1319 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[17] 1098 36
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_validByteCntInt_d_4_sqmuxa_2_1 1133 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[31] 778 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[45] 1651 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[24] 951 61
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/state140_0_a2_0_RNIIQLC3 591 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[44] 1689 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1337_0[72] 1011 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram0_[3] 1008 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[44] 555 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[5] 682 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[51] 1730 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/_T_1549_0[1] 772 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[9] 980 43
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/IDReg[3] 1206 112
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_19_sqmuxa_0 1218 96
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_wrFIFORdAddr_d120_1_2_RNIMJ421 1317 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/_T_100 752 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[30] 1708 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIHMKQ[52] 1274 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/value_1_0_i_x2 1015 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[14] 858 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1117_1.CO0 985 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[48] 1652 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_xcpt_ae_inst 505 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[0] 1175 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1717_5[0] 961 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram1_[8] 1004 43
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[55] 1275 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[30] 775 22
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.wrFIFORdAddr_d112_1 1218 75
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/validByteCntInt[7] 1494 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[28] 1109 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[61] 1083 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[31] 1041 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[3] 1037 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49_7[2] 953 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_11 665 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1580_4 883 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[2] 1658 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_T_1691[0] 1029 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[23] 1611 76
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[21] 1317 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1336[61] 901 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2293_1 677 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mscratch[23] 692 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[0] 1569 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[11] 934 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[41] 1542 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_T_468 1124 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[8] 707 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_ctrl_mem_type[2] 732 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/un1_auto_in_a_bits_address_1 1010 15
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0_0[42] 1536 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram4_[5] 1497 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[43] 1664 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[36] 1718 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[4] 1688 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIQG8KC1[1] 1766 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[42] 1661 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[24] 757 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[13] 1128 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39[1] 885 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/probe_bits_address[28] 563 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[9] 1030 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[51] 882 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[3] 1078 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_4[14] 986 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[32] 1505 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[23] 1539 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[6] 903 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_831_6[1] 774 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[8] 1704 88
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[23] 1287 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_128 653 60
set_location CoreAPB3_C0_0/CoreAPB3_C0_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[3] 1457 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[48] 1370 22
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_nxtState_0_sqmuxa_3 1166 75
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrAddr_d_0_sqmuxa_5 1181 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_2_2[3] 779 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shift_logic_1_1[19] 835 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_8/do_deq_2 1379 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[5] 1017 6
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_723 1371 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_ctrl_sel_imm[1] 808 61
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d145_1_1 1194 102
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/regHSIZE_Z[0] 1153 76
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[4] 1158 85
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/tx_hold_reg[4] 1113 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNI2U6Q[21] 1056 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[20] 1650 55
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HWDATA[22] 1312 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_0[29] 992 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292_lm_0[1] 1131 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171[27] 675 93
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[94] 627 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[45] 1580 49
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_addrOffset_6[0] 1214 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_GEN_203 770 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0_1[14] 798 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr_cnst_0_a2[2] 806 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/io_resp_valid 774 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[19] 1083 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNIN1R04_0[25] 766 108
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst 504 2
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[18] 925 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_7[0] 954 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dtmInfoChain/regs_12 665 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_63 664 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[24] 994 64
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_UDRSH 590 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_582[33] 1031 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/do_deq 1406 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin[15] 774 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13_7[7] 932 12
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_2_1_0[32] 1491 45
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_HBURSTInt_d_2_sqmuxa_1_0_0 1422 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[26] 1014 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_1495[1] 817 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[29] 1583 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_3/do_deq_1 1374 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[20] 1177 88
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/NxtPrdata_5_0[2] 1559 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[8] 1729 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[51] 1328 75
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[27] 1550 45
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[44] 1627 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[48] 1262 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_pc[25] 329 94
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNIHA4O1_0[27] 776 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferAccessVec_32 837 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/_GEN_60_u 1013 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_data[4] 672 73
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_HADDRInt_10 1170 84
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA[22] 1461 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[42] 1625 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0_[7] 1100 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[49] 1541 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_last_ram0_[0] 1458 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[25] 685 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram6_[1] 1399 103
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA_RNO[25] 1490 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/empty 1052 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[4] 1718 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_2753[5] 916 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/ram_param.SystemBus_slave_TLBuffer.Queue_5.ram_param_ram1_[9] 1174 91
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[19].BUFD_BLK 663 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_377[4] 1282 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0__RNIM5KT[0] 1309 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33[4] 1044 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNIC65O1_0[29] 785 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3292[10] 866 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_ctrl_mem_type[0] 817 100
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m80 1351 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data[2] 847 43
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[13] 1319 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[13] 1695 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_1/reg_0/q 851 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[16] 1729 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[25] 975 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1919[13] 1039 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_179[6] 927 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_0_control_action 901 115
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[1] 1614 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/a_data_Z[13] 933 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49_7[7] 977 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][27] 1233 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[17] 799 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[25] 614 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/maybe_full_RNIGI0U 1132 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[19] 1711 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/N_106_i 826 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_7_RNO 1060 18
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_53 1390 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16[5] 843 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1[5] 994 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[1] 1502 58
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a6_1_3[1] 1290 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/enables_0_30 1220 49
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m43 1123 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[53] 1782 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0__RNIOP4P[10] 1258 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/io_resp_bits_data[3] 890 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[16] 952 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[5] 882 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[23] 974 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_179[14] 933 96
set_location CoreTimer_C0_0/CoreTimer_C0_0/Load[12] 1529 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc[31] 669 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[14] 1121 45
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_0_iv[40] 1247 87
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/regHADDR[15] 1338 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[14] 1184 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[2] 635 45
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_611 1367 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[96] 553 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram2_[7] 1393 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2322_0 1149 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_136_3[3] 1074 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[25] 1213 55
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1[3] 1593 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op1_1_0[30] 743 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[24] 1767 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_b_bits_user_0_2[5] 1113 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_cZ[14] 679 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[42] 922 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram2_[6] 1450 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/autoexecProg_7 977 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNIT3SI[3] 1538 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[17] 928 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38_7[6] 878 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[23] 1027 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s1_req_typ[2] 968 121
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[7] 1020 79
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_80 1325 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[17] 1044 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_ctrl_rxs2 807 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[4] 1757 61
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/HRDATA[3] 1407 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46_7[5] 901 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_671[30] 1074 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[18] 1466 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171[31] 1082 30
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[42] 1450 3
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/haddrReg_RNIL9QP2[3] 1679 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_616[5] 1111 127
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.N_53_i 1351 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1476[4] 969 91
set_location CoreTimer_C1_0/CoreTimer_C1_0/PrdataNext_1_iv_0_i_1_1[0] 1469 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_1[24] 678 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[37] 1420 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIC9MU[4] 704 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[20] 743 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[30] 949 43
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDRInt[25] 1339 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIQR8V[27] 1268 33
set_location CoreTimer_C0_0/CoreTimer_C0_0/PrdataNext_1_iv_i_2[0] 1461 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_xcpt 776 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNI9DQP3[22] 775 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7[7] 797 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[26] 1416 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[8] 986 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[63] 925 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_0[7] 955 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[9] 963 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_93_1 809 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0[1] 1018 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNI36V11[30] 1175 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151_RNIHILA[16] 690 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI0VGQC1[1] 1475 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/grantIsUncachedData 934 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[56] 1155 10
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_2[11] 1296 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_cZ[30] 690 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_34_6_0_0 795 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/maybe_full 965 37
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/state136 606 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2137_5_axb_1_1 1083 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1[8] 861 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_93_5 808 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI9GSI[9] 1579 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3327_44_1 916 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19_7[6] 867 21
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.wrFIFORdAddr_d115 1200 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_792_2.CO0 1388 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26_7[3] 893 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_inst[15] 631 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_14_v[30] 844 111
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[13] 1542 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[5] 1033 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram7_[3] 1303 37
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_698 1296 78
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[31].BUFD_BLK 697 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_5[13] 942 27
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_5[11] 1307 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[23] 1099 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[7] 1661 61
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[8] 1517 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[4] 1669 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin[18] 773 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29_7[5] 914 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/in1_xor_in2[10] 799 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/auto_out_2_d_ready_RNI5CMO 983 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[11] 1564 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[19] 1763 91
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_70 1327 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNIQJNF[16] 1067 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_strb[0] 1219 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[30] 1165 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_address[14] 898 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[49] 1591 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[0] 1044 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[53] 1792 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[46] 1601 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_6[8] 999 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI9TBDV2[0] 1613 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram4_[1] 1394 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49[2] 953 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/genblk1.axi_bridge/un1_conditioned_AWSIZE_016 1089 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1172_7_1[1] 842 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[27] 936 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[19] 1767 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_reg_rs_msb_0_6_i_m2[14] 816 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/_T_1398_1[0] 716 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[36] 1662 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[24] 755 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/tlb/prot_x_0_a2_1 768 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/tl_error_valid_RNO 923 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_0[24] 886 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[6] 1244 64
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[1] 1087 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[10] 1659 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[12] 602 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[51] 664 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNIDE5Q[56] 1510 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[10] 1573 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4[25] 752 36
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/un1_HREADY_M_pre29 1385 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_cZ[13] 677 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp_ram_resp_ram0_[3] 1367 133
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv[32] 1276 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[23] 1587 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2193_or 735 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_25_6_0_0 974 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_12[30] 970 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_179[26] 937 96
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[9] 1590 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_2[23] 688 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0_1[17] 757 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_GEN_1631_2_sqmuxa 1024 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[51] 1196 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/N_1857_i_1 939 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_2753[9] 973 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram5_[3] 1454 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/errorBusy_1_0 800 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/reg_RW0_addr[3] 1106 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram4_[3] 1415 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[5] 878 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[64] 842 60
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rcv_sm.overflow_int_4_0_a2 1394 3
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_9_sqmuxa 1264 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s1_req_addr[9] 761 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1560.ALTB[0] 1041 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0][8] 1066 4
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.validByteCntInt_d_0_sqmuxa_10 1017 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s2_pc[14] 738 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[42] 1039 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNIV9AA_1[10] 668 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/tl_error_valid 923 73
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_767 1021 84
set_location CoreTimer_C1_0/CoreTimer_C1_0/Load[18] 1616 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[15] 1028 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[26] 1755 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[8] 1059 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/q 545 58
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2[4] 1204 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiReqReg_data[1] 752 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81341 918 6
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a6[0] 1036 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc[31] 650 82
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg_RNO[0] 1017 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1__RNIDF4V[15] 1181 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s1_req_typ[0] 823 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[23] 1589 82
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.wrap_cond[3] 1235 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[4] 733 69
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/RVALIDOut_i_o3 1516 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_0[20] 972 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_98 630 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_strb[0][7] 1063 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[9] 1287 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_14_v[10] 796 96
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_21 1249 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_req_cmd_Z[3] 871 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[25] 1145 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/reg_RW0_addr_0[2] 902 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNIBLUJ[28] 1053 75
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/currState[6] 1092 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[14] 1002 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIT0LJ[17] 997 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data[21] 937 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiReqReg_addr[1] 948 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNI726B[2] 1389 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1336[46] 851 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[43] 1551 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_191_3[1] 1073 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_3[29] 950 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_186_0_I_10 820 78
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[3].BUFD_BLK 630 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_71461_i_o2 881 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s1_pc[23] 487 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_pc[8] 745 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[3] 1057 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_112 623 72
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/m2_0_3 1224 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_669[3] 1481 79
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[50] 1615 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[13] 1066 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151[30] 864 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[13] 918 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[3] 819 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[16] 646 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_reg_rs_lsb_0_8_iv_0_m2_0[0] 795 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[44] 1527 103
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_0_0[35] 1291 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171[30] 513 132
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shift_logic_1_1[5] 798 102
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/rdFIFORdAddr_i_o2_RNIP33H1[1] 1274 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_829_2.CO2 1337 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_878[3] 943 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[24] 1764 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[5] 1586 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[63] 1491 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42_7_i_m2[2] 687 78
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_2_sqmuxa_1 1231 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[3] 1634 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_136[2] 1188 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram0_[5] 1325 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[6] 1710 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[26] 1767 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[23] 888 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/in1_xor_in2[18] 825 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_mask[0][0] 865 25
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbsram_addr_t[14] 1207 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[1] 992 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[10] 1646 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[58] 1769 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_inst[23] 648 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram1_[5] 1494 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_2[1] 765 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_16[14] 796 24
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNIBMQ9[0] 1297 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[19] 1700 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_2[23] 881 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[9] 700 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ready_reg/reg_0/q_RNO 764 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/req_tag[0] 760 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_817[2] 1333 76
set_location CoreTimer_C1_0/CoreTimer_C1_0/un2_CountIsZero_0_o2_23 1519 24
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_currState_5 1421 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[30] 1110 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram4_[5] 1384 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_614 812 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram0__RNIOG5B[8] 1058 87
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/masterAddrClockEnable_i_0_o2 1193 69
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_778 1322 78
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_279 1363 63
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d[25] 1259 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[28] 1151 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram6_[4] 1369 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50[0] 440 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[102] 551 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[15] 780 82
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_512 1350 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[16] 1313 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/less_u_2_0 1002 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram4_[3] 1408 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536.m75 1081 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram3_[4] 1439 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[23] 1294 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[18] 1436 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIOAK4D1[1] 1528 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE/ram[0][4] 1104 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram1_[3] 935 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5[2] 672 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[72] 720 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_718_1.SUM[1] 1365 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_59701 867 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[6] 1343 49
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/validByteCnt_Z[4] 1153 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[4] 783 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1919[14] 1010 24
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/wrFIFORdAddr_d117_1 1435 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[5] 712 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[18] 1061 82
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[28] 1266 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[20] 1082 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[57] 1456 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[16] 1293 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s1_flush_valid_r 705 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/valid_0c 751 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[2] 959 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[15] 870 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/uncachedReqs_0_tag[2] 715 118
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1211[1] 1097 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[57] 1559 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[63] 1502 82
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/receive_full_int_1_sqmuxa_i_a2_0 1448 24
set_location CoreTimer_C1_0/CoreTimer_C1_0/Count[4] 1591 49
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_1_sqmuxa_1 1383 54
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d[26] 1312 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1854_1_0[3] 773 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNID8SRR[1] 1386 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/m0_2_2_0 647 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[43] 1619 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_608_2_0 648 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[34] 1071 30
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/hwdataReg[12] 1721 7
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_286 1183 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/_T_1549_0[22] 771 27
set_location CoreTimer_C1_0/CoreTimer_C1_0/PrdataNext_1_0_iv_i_0[2] 1418 33
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m34 1272 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_xcpt_ae_inst_4 672 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_1[6] 608 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/value[2] 1626 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[32] 1472 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_734_4 688 90
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_o2_1[1] 1035 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[14] 950 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[0] 1524 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[30] 1051 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[27] 795 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id_ram6_[1] 1448 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_cause[1] 731 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_T_417 1332 78
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA_RNO[5] 1488 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_179[21] 970 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[48] 1641 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[17] 826 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0__RNID78P[2] 1141 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[43] 1596 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_1[30] 942 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/un3__T_887 947 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[58] 1791 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[27] 1201 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7147_0_a2_1_a2_RNIR4N23 860 24
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_3_0[32] 1500 48
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[5] 1428 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc[10] 729 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1911[6] 1033 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s2_pc[17] 553 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[48] 1142 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[10] 1096 76
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_1_iv[6] 1241 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[55] 1468 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_1[5] 844 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55[6] 908 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0__RNIPTQP[31] 1209 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1[11] 860 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_rs2[2] 979 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_address[25] 865 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_user[0][0] 1205 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_1526 848 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_1296_0_o2_0_2 723 96
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[4] 1303 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/idcodeChain/regs_0 729 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[10] 1169 88
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_787 1081 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[22] 1625 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[50] 1710 76
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/AHBWrDone_d_0_sqmuxa 1414 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_5_6_0_0 769 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[34] 1658 76
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[1] 1264 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34_7_i_m2[3] 883 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_1[11] 844 106
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/state_RNO[1] 722 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[0] 700 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/ram_param.SystemBus_slave_TLBuffer.Queue_5.ram_param_ram1__RNI7GCU[10] 834 117
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[21] 1258 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[29] 1015 25
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv[10] 1327 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_b_bits_user_0[5] 1111 84
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/HRDATA[28] 1511 31
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[14] 1522 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[26] 1755 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[47] 1801 70
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_776 1065 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[26] 1161 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50_7_i_m2[3] 904 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv[4] 1027 51
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[8] 1142 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_52 616 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_122 668 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[29] 1468 4
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_0_iv[53] 1265 84
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrAddr_d_1_sqmuxa_2 1169 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI214U[8] 1192 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[4] 1014 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp_ram_resp_ram0_[4] 1399 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNI7KN01[5] 1182 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[4] 999 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNIM2D18[13] 821 114
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/beatCnt[2] 1188 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/_T_671[13] 1008 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[29] 1593 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id_ram7_[2] 1394 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/ex_reg_rs_msb_0_6[18] 781 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[7] 1120 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[18] 432 61
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDRInt_d_2_sqmuxa_4 1445 42
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv_2[51] 1276 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_0[16] 955 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[5] 1474 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30[6] 886 22
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[34] 1333 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[44] 1623 76
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/HADDR_d[14] 1339 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI1D9JV2[0] 1686 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[27] 854 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[45] 1554 64
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/count_19_iv_0_m3[2] 603 15
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_393 1327 87
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[16] 1602 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[3] 1785 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSWrEnMaybe_0 792 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[27] 1776 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/value_0[2] 1157 12
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/validByteCnt_d_10_sqmuxa_1 1296 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_280_1_sqmuxa 787 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[4] 1099 121
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_7[19] 920 24
set_location CoreTimer_C1_0/CoreTimer_C1_0/Load[31] 1269 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/value 1059 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_0[9] 972 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292[2] 653 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[8] 1805 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[2] 1656 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1[28] 869 87
set_location CoreTimer_C0_0/CoreTimer_C0_0/NextCountPulse_iv_2 1465 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.N_1721_i 1012 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_param_ram1_[8] 1320 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_cZ[5] 876 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data[24] 759 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[2] 1047 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram5_[6] 1449 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/mem_debug_breakpoint 808 75
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA[7] 1337 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[27] 1343 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_rs2[24] 1086 121
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/HRDATA_3[11] 1513 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[39] 1556 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171[13] 826 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[14] 507 132
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor_6[23] 902 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_sn_m6_i_o2_RNI4Q631 883 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dscratch[13] 790 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_GEN_1631_1_sqmuxa_RNIU3TS 1030 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[33] 1421 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/un1__T_1900_1_i 772 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[62] 591 85
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_224 1325 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_2/maybe_full_RNO 1099 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/io_deq_bits_address[3] 950 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[93] 775 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[28] 1642 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_inst[27] 749 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc[9] 807 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[8] 1553 87
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/validByteCnt_d10 1258 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/ex_ctrl_csr_3_cZ[1] 706 69
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un34lto9_1 1397 48
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rcv_cnt.receive_count_3_i_0_a2_0_0[0] 1459 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[26] 1046 10
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[27] 1179 19
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[63] 1328 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_opcode_ram0__RNI3UIR[4] 1121 108
set_location CoreTimer_C1_0/CoreTimer_C1_0/PrescaleEn_0_a2 1417 33
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_bit_sel_RNO[1] 1424 30
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[9] 1520 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_1[29] 798 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1717_5[3] 1009 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_last_ram1_[0] 1327 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_0[8] 992 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[18] 1480 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_cZ[28] 703 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[32] 1145 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_1[27] 954 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram1_[0] 1067 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/_T_1714 1027 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][15] 1150 7
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m49 1253 48
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv[4] 1260 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_9/ram_ram_ram1_[1] 1112 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[19] 1687 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[28] 1581 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[25] 1718 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_7 653 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_0[10] 707 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_2[16] 894 87
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0_0_a2 1437 30
set_location CoreTimer_C0_0/CoreTimer_C0_0/un2_CountIsZero_0_o2_19 1533 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_64141_RNIEN3B 918 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14[4] 905 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_2/reg_0/q 590 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[9] 1022 30
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/AHBRdTranPend_d2 1581 70
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_3[40] 1525 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171_1[17] 760 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_2 688 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/selectedHartReg[1] 690 61
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/count_19_iv_0_o2_RNIRBKO3[3] 605 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[38] 1513 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2054 835 60
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA[25] 1418 28
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/currState_ns_i_0_a2[0] 1100 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_753_7[3] 948 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mtvec[15] 759 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1[5] 852 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op1_1_0[20] 772 102
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/NxtPrdata_5_0_a2_1[2] 1639 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[47] 1784 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/idcodeChain/regs_11 651 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNI2AFV[58] 1303 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[2] 1120 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[21] 711 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[11] 1546 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][23] 990 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_size[2] 1263 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin[5] 799 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIQ3HV[63] 1294 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[26] 799 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/wdata[30] 824 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_2[15] 991 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/flushing_0_sqmuxa 911 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[55] 1432 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[4] 1035 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[7] 1660 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[10] 978 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[41] 1029 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[1] 827 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[60] 1236 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[5] 1006 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[45] 1272 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[12] 1044 34
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_WSRTBAddrOffset/addrOffset_i_o2[1] 1034 57
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/validByteCnt_d_9_sqmuxa 1297 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3055_1_SUM[0] 883 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[1] 1471 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[7] 1349 34
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA_RNO[21] 1402 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_36 846 102
set_location CoreTimer_C0_0/CoreTimer_C0_0/Load[14] 1240 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292[6] 1077 76
set_location CoreTimer_C1_0/CoreTimer_C1_0/PreScale[6] 1198 52
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_AhbToApbSM/ahbToApbSMState_ns_0_0_a2[1] 1400 36
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/un1_HREADY_M_pre29_RNI1DRI 1441 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[27] 1720 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[2] 1600 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram5_[7] 1411 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_136_RNIPD1L2[2] 1082 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/_T_28_NE_0 1469 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc[15] 1025 37
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HADDRInt[2] 1108 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[16] 1716 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/stickyBusyReg_2 667 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_cZ[2] 826 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[27] 821 24
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[9] 1517 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_strb_i_0[5] 1045 54
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/HRDATA_7[6] 1314 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNII04G3[16] 763 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[2] 1172 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_data[19] 790 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[31] 1312 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[12] 933 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][8] 1046 22
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[20] 1417 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_5[30] 850 21
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_rdFIFOWrData_7_sqmuxa_RNIKBND 1263 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_1[16] 888 67
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA_RNO[1] 1465 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_43901_RNIGNSH 1046 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_T_1612[0] 1098 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[23] 923 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42[6] 900 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[20] 683 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/mem_reg_rs2_16_cZ[26] 1098 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[19] 1083 48
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/hwdataReg[3] 1827 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30[1] 590 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1__RNIEORN[18] 1261 45
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[25] 1406 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[28] 780 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[6] 1729 58
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_byte_1_sqmuxa_0_a2 1148 3
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/AHBError_d_0_sqmuxa 1410 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram1_[9] 1084 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/io_imem_req_valid_i_i_a2 870 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[21] 994 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[23] 1669 91
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d144.rdFIFOWrDataReg_d144_RNIOVI01 1481 42
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[3].BUFD_BLK 629 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[23] 828 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ctrl_stalld_1_0_a2_0_RNO_20 691 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[52] 1757 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1057_RNO[1] 857 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2192_cZ[18] 858 117
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_549[0] 1266 54
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXIOutReg/RID[1] 985 64
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_2_1[40] 1493 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[93] 640 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram1_[3] 1404 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[29] 1583 76
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[51] 986 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_inst[18] 758 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[58] 1772 55
set_location CoreTimer_C0_0/CoreTimer_C0_0/TimerPre[2] 1486 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28_7[6] 466 78
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1[5] 1582 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[42] 1702 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[14] 806 112
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a2_4[0] 1022 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30[5] 954 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[27] 1780 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[31] 828 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI27QNC1[1] 1506 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[29] 1434 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_inst[13] 650 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_0/reg_0/q 786 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/logic$[25] 984 87
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/AHBWrDone_d2_0 1409 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[31] 1512 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[0] 1121 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_address[24] 853 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[33] 1134 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/un1__T_940_1.SUM[2] 1010 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[16] 1628 91
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/currState_RNO_1[9] 1108 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1__RNIP04L[4] 978 48
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.nxtState_cnst_0_a2_0[3] 1183 78
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.validByteCntInt_d_1_sqmuxa_8 1155 75
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/validByteCntInt[2] 1512 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[41] 1541 73
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.nxtState_cnst_0_a6_1[3] 1011 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[5] 1472 73
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[14] 1524 42
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.N_30_i 1100 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor_6[26] 946 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[29] 709 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[51] 1097 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[17] 649 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id_ram1_[1] 1406 58
set_location CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/xhdl1.GEN_BITS_0_.gpin1 1238 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shift_logic_0[0] 846 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[37] 1574 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[10] 1671 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/_GEN_22_6_0_a3_1_1 1072 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[11] 657 78
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[62] 1641 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[31] 1077 51
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_88 1152 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_136[4] 1144 130
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[21] 1653 52
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2[9] 1312 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_2_0[9] 792 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shift_logic_1[25] 798 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/auto_in_d_bits_size[2] 1337 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_2[5] 948 94
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[53] 1786 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[23] 1357 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[35] 1533 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1172[4] 834 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[7] 1526 76
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_nxtState_0_sqmuxa_3_0 1165 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81341_RNI2NLG 981 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[40] 1119 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNI9ANP3[13] 775 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp_ramout[4] 1117 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram[0]_RNINK536[5] 1385 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[63] 1545 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[10] 1648 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[30] 1684 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[19] 838 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1172_7_1[2] 974 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_689_3 690 93
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_33 639 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_r_bits_user_0_2[0] 1590 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[27] 1725 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/reg_RW0_ren_2_i 954 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[19] 1149 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_24/q_RNO 767 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[42] 1680 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor_6[8] 913 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_address[24] 847 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[1] 1438 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNIQ8661[22] 1201 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIJPK303[2] 1612 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[0] 1515 64
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_beatCnt_d_1_sqmuxa_1 1421 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_43981_RNI6T9I 775 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram6_[2] 1470 76
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/controlReg2[7] 1521 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[0] 1443 70
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes18_2_0 1282 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNIJC4O1[28] 787 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram0__RNIB7431[4] 823 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[8] 1055 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[27] 1721 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_pc[10] 919 118
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/io_dmem_invalidate_lr_0_RNIK6VP 833 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_replay 779 85
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA_RNO[6] 1501 36
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[16] 1286 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1336[53] 905 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_inst[12] 816 127
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/mem_wen_i_o2 1357 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dtmInfoChain/regs_10_RNO 739 24
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HRDATA_RNIDMVL[15] 1571 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNI0QNF[19] 887 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_pc[21] 887 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[1] 1476 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[54] 1475 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_1[20] 926 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata[23] 925 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3027[8] 1079 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2160[14] 723 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[20] 1605 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[1] 1447 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_last_ram1_[0] 1464 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[25] 1135 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_346[2] 790 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_3[17] 930 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_inst[7] 973 130
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0__RNILNOP[20] 1175 3
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[3] 1671 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[58] 1780 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[27] 1791 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNIOCAG3[29] 786 111
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[44] 1404 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[2] 1173 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[12] 1643 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/hartExceptionWrEn 838 30
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/hwdataReg[16] 1447 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_59 635 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram7_[2] 1399 88
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg_d_i_m2[3] 1095 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNI4VKM[26] 1004 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNIIE93E[31] 905 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[24] 1229 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[26] 1081 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0__RNI2LTH[9] 1157 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[18] 1487 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_3[12] 712 69
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/un1_HREADY_M_pre73 1234 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536.N_14766_i 1078 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[28] 774 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1328_0[60] 865 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_122 1072 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1751[2] 1019 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_179[12] 934 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0_[1] 992 115
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[20] 1575 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_46981_RNI56JL 833 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram1__RNIP1IK[7] 1064 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[63] 1178 121
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_771[3] 796 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[26] 618 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[25] 1121 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0__RNI1OIP[23] 869 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_pc[8] 528 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_cZ[8] 832 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_32 618 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id_ram1_[1] 1485 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][59] 1069 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171_1[28] 552 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47_7[5] 891 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3_i_m3[11] 1211 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][9] 1386 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiReqReg_data[2] 614 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_8 655 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[2] 907 37
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HSIZE_1[0] 1175 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[17] 1660 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc[30] 625 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[7] 772 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[19] 1122 25
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_1[33] 1334 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12_7[0] 968 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/saved_address_Z[5] 956 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc_9[8] 808 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s1_req_typ[1] 555 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_1495_1_0[3] 876 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[37] 1555 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1__RNI4GTN[22] 1501 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/_T_1355 1037 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_1/reg_0/q 733 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr_m1_1[4] 828 78
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_551 1340 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][10] 1151 70
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/state_0_sqmuxa_6_i_o2 606 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI587Q[61] 1786 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_645_v_0[3] 1144 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_150[29] 819 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[36] 1215 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[54] 1468 97
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/HADDR_d[8] 1364 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[48] 1661 88
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[50] 1413 73
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[37] 1414 12
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[0] 1142 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dcsr_ebreakm 695 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[35] 1001 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_562 1013 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[8] 852 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s2_pc[21] 483 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/io_out[13] 806 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_last_ram3_[0] 1411 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[50] 1717 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/logic$[20] 983 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/auto_in_a_ready_i_o3_1 755 27
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_4[45] 1303 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_826 1349 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_cZ[26] 885 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[1] 955 40
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg[24] 1162 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[2] 1574 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[10] 1235 49
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.wrFIFORdAddr_d119 1212 87
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/haddrReg[1] 1337 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[17] 1600 82
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_0_tz[16] 1494 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr[9] 721 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1734[0] 1126 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_68 662 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[31] 1529 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROLNxt_hartsel_i_m3[8] 763 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[58] 1761 64
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_406 1427 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_rs2[7] 959 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram0_[8] 1098 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[4] 1246 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[23] 653 4
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA_RNO[7] 1489 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/probe_bits_address[7] 736 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNIVPUP[22] 1637 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNIM11S[16] 762 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/a/do_enq 974 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIJ1V5V2[0] 1662 69
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/validByteCnt_d10_3 1102 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[31] 537 121
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[31].BUFD_BLK 730 15
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/beatCnt[1] 1142 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s1_req_addr[19] 699 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/io_resp_bits_data[5] 807 63
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/haddrReg_5[12] 1401 63
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_559 1370 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[52] 1107 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_13[14] 1004 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op1_1_0[14] 838 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3_i_m3[12] 1105 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNITDHM8[31] 765 108
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv[50] 1389 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[27] 1431 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/idcodeChain/regs_21 923 82
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/validByteCnt_Z[11] 1167 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1911[28] 1054 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[43] 1661 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1751[0] 1045 9
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_WSRTBAddrOffset/addrOffset_i_a5[2] 1050 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[51] 1733 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[55] 1465 58
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/HRDATA_3_d1_0_a2_0_4 1376 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[3] 731 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/value_RNO[2] 1385 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[13] 1610 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_GEN_31[0] 1026 54
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_rdFIFOWrData_7_sqmuxa_RNI1QVM 1280 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_4[1] 933 9
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_iv[52] 1586 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[14] 1460 64
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv[58] 1547 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[19] 719 49
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[28] 1244 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_pc[31] 956 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNILKFU[7] 935 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[58] 1754 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7015 801 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[20] 832 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/full 1302 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_101 641 63
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXIOutReg/RVALID 1126 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/_T_448 1058 30
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrAddr_d_1_sqmuxa_1_0 1499 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[45] 622 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_606_1 750 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/un1__T_605_4_0 1055 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292_lm_0[9] 1035 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[10] 777 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[19] 1087 55
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d_2[20] 1266 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[63] 1427 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[23] 1281 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_614_2_0 755 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNISN8Q3[23] 774 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_11_RNIUJ3R1 1022 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/tlb/io_resp_cacheable_0_a2_3_4 737 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNI902O1[14] 761 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_4_6_0_0 774 15
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HWDATA_cZ[3] 1374 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[44] 1079 49
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[60] 1267 88
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[53] 1518 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr[9] 857 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[6] 1289 142
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171_1[24] 791 24
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/reg_write.tx_hold_reg4_i_i_a2 1428 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89297_3_1_RNIMNGV 971 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[32] 1151 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_18/q 885 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_3[23] 923 30
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_32 1494 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1__RNINCKP[12] 1064 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52_7_i_m2[3] 913 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[2] 1046 48
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/currState_tr25_i_4 1344 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data[26] 827 34
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_295 1300 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[22] 882 157
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2158[16] 720 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[5] 1562 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2160[5] 732 105
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[1] 1498 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[14] 1001 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[22] 638 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/in1_xor_in2[27] 874 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_44021_RNIO73J 932 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/ex_ctrl_csr_3_cZ[2] 813 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s1_req_addr[4] 870 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_14_RNO[13] 929 21
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[42] 1541 42
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/un2_wrap_cond_cry_4_RNO 1067 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_pc[5] 821 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2167[1] 1158 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/state_Z[6] 802 64
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDRInt[2] 1021 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_622_2_0 748 72
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv_5[48] 1310 87
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[5] 1737 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1174_RNIGP5C 854 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/claimer_0_i_o3_1 1013 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[39] 1516 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55[1] 904 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/valid 836 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/do_enq_0_0 1071 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s1_flush_valid 705 106
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState[1] 1462 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536.m72 1077 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[22] 1599 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[21] 360 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[52] 1724 93
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_10[14] 1003 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_8[12] 856 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[29] 1326 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram0_[7] 1073 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48[1] 610 19
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNIFKS11[0] 1391 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[19] 1276 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_6092_31_1 793 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[6] 935 51
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_595 1375 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[6] 623 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[18] 1218 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1[6] 902 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0__RNIK5O9[4] 1114 81
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_rdFIFOWrData_3_sqmuxa 1249 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_14_v[22] 849 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38[5] 965 43
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/state136_1_i_o2 605 18
set_location CoreTimer_C1_0/CoreTimer_C1_0/Load[1] 1491 31
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_6_sqmuxa_1 1481 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shift_logic_1[8] 808 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30[4] 913 46
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/WREADYOut_0 1095 75
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[0].BUFD_BLK 629 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mscratch[1] 826 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_10[19] 820 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[52] 833 129
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_346_3 908 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/genblk1.axi_bridge/un1_conditioned_AWSIZE16_RNIU6221 1260 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_source[1] 1332 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[0] 984 69
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_173 1071 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[56] 1797 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIFMMQ[60] 1176 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[29] 1530 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[24] 771 88
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA_RNO[27] 1310 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_671[15] 929 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_22_i 746 21
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a6_3_1[1] 1289 51
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_AhbToApbSM/un1_pending_1_sqmuxa_0_0_a3_2_a2 1335 6
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[1] 1601 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[17] 1004 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIKREV[51] 1302 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_93_1_RNO_2 794 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[6] 1717 70
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[7] 1596 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1__RNIFNU9[12] 998 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3327_24_1 917 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[25] 1483 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1[24] 948 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[21] 998 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNIQO3U[4] 1099 120
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[40] 1158 73
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_413 1303 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_31_iv[0] 921 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2033_r 778 99
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_46 1337 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[15] 1273 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_2/q_RNO 682 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[8] 1717 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[18] 988 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mscratch[31] 716 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[28] 1131 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[48] 1144 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/less_u_3_1 1001 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_622 744 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/id_rs_1_cZ[6] 845 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7147_0_a2_1_a2 825 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_T_1636[0] 1086 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_pc[9] 828 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram5_[1] 1409 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14_7_i_m2[5] 900 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[29] 1153 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_639[1] 1387 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram1_[2] 1385 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_T_1636[1] 1085 21
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[47] 1028 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[56] 1624 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[31] 954 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151_RNILU4E2[1] 702 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_1[2] 920 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[15] 1702 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[45] 1553 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[52] 1731 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_15[21] 953 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/id_ctrl_wxd_0_o2_0 678 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8_7[4] 1062 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_116 612 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[25] 763 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[63] 1558 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_0[22] 844 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/io_out[23] 811 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNI847Q[24] 844 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171_1[26] 737 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_16_0[23] 834 27
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_rdFIFOWrAddr_1.CO0 1469 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_fifoId[0] 888 76
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/un1_SDATASELInt_19_0_a2 1387 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33[0] 1017 16
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByte_2_0_iv_0[3] 1146 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151_RNI8PTH[22] 689 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram0__RNIECK84_1[3] 1284 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/pstore1_addr[3] 1008 52
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_436 1434 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[4] 1720 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[21] 1042 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op2_1_cZ[10] 874 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2139_7 1129 102
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_3[41] 1557 60
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA[8] 1239 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1084_1[0] 821 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNIO6661[21] 1324 135
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HBURSTInt_d_cnst_i_0[2] 1267 36
set_location CoreTimer_C1_0/CoreTimer_C1_0/Count[19] 1558 7
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_0/R_ADDR_3_inst 1592 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/wdata[9] 892 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[55] 1505 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3_7[3] 851 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNIG9NF[11] 1012 78
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[34] 1616 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_cZ[22] 859 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/downgradeOpReg 743 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_616_0_sqmuxa 1048 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[10] 981 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[26] 918 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[11] 1602 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3_i_m3[13] 1347 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[9] 1633 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/irReg/reg$[3] 711 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[10] 1121 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_2_RNINL867[6] 864 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30_7[4] 869 15
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_5_sqmuxa 1199 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[8] 1375 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_1[15] 990 18
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDRInt[17] 1397 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_0_iv_0_a2_0_0[32] 867 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[47] 1371 28
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.N_58_i 1350 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNIDHBV_0[8] 737 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram1_[4] 1789 10
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_3[43] 1524 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_cZ[19] 707 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[14] 1416 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[0] 1002 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_521 1265 54
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrAddr_d[1] 1395 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/logic$[4] 947 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1_7[7] 962 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[53] 1093 37
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[33] 1168 139
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/currState_ns_i_o2[4] 1378 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[1] 1416 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24_7[1] 665 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv[23] 930 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_9[22] 952 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[39] 1238 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/auto_in_a_ready_i_o2 743 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81381_i_o2 858 15
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg[9] 1326 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_0[7] 810 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1082_1[2] 801 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[13] 1629 97
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_state_ns_1_0_.m16_i_o2_1 1460 21
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_10_sqmuxa_0 1226 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_5/maybe_full 973 70
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_644 1362 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[51] 1713 64
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDR_cZ[31] 1503 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op2_1_1[28] 881 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv[30] 934 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_2[8] 869 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[26] 833 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_744_1.CO2 914 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[38] 1499 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][0] 1135 61
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_0_0[44] 1248 57
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[21].BUFD_BLK 654 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[31] 1001 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[9] 1015 18
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.nxtState_cnst_0_a6_2[0] 1181 78
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HSIZEInt_d144_0_o2 1158 78
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_0_5_RNI6HKF[56] 1311 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram0_[5] 1340 58
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_609 1513 69
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[53] 1696 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/value[2] 1157 13
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[39] 1369 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[23] 836 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[40] 1613 100
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[26] 1217 106
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/iPRDATA[3] 1379 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[26] 1163 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[59] 1772 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_3[4] 990 24
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[14].BUFD_BLK 654 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[11] 1543 88
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[35] 1033 109
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[29] 1590 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[32] 1065 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0_[9] 1531 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_590_3_0 726 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shift_logic_1[5] 797 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_a3[5] 980 30
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_627 1311 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0_[0] 950 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7_7[6] 861 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[10] 1673 88
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_621 1304 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNILICQ[18] 1089 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[14] 1251 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[52] 1164 28
set_location CoreTimer_C1_0/CoreTimer_C1_0/PreScale[5] 1457 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_load_use 675 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op1_1_0[2] 836 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1[27] 981 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/maxDevs_0[3] 968 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[25] 1195 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/io_deq_bits_opcode[2] 942 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[3] 899 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[54] 625 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_1009_0_0 739 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[63] 1490 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNITHQ1Q2[0] 1385 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[58] 1116 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_7[13] 945 27
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[55] 1456 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_sc_fail 858 63
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_314 1226 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[39] 814 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/reg_RW0_addr_0[7] 768 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[39] 1540 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[27] 1778 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[27] 1108 36
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.nxtState_cnst_0_m2_0[0] 1195 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13[6] 931 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_0[11] 830 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/ram_param.SystemBus_slave_TLBuffer.Queue_5.ram_param_ram0_[7] 865 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNIR5R04[26] 788 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[6] 964 103
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HADDR[16] 1148 63
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDRInt[7] 1218 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_0[22] 858 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[17] 988 25
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[34] 1169 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[8] 1063 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_9/value 1409 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/auto_in_d_valid_0 961 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[5] 1209 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_1/reg_0/q 688 7
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_shift_RNO[7] 1585 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/pstore1_valid 893 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[62] 1694 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7147_0_a2_1_a2_RNIU5JA3 894 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0_1[31] 803 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[52] 1776 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][39] 1396 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[29] 1592 79
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/default_slave_sm/defSlaveSMNextState_i_0_o2_3 1201 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_191_3[2] 1071 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[18] 792 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_671[10] 894 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_451[6] 945 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/saved_opcode[1] 870 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI7CH0V2[2] 1647 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[15] 1082 76
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDR_cZ[5] 1425 30
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrEn_0_sqmuxa_5_0 1223 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12[7] 986 7
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/currState_tr5_i 1098 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[9] 1636 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/io_resp_bits_data[2] 897 96
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/nxtState_cnst_0_a6_2[2] 1434 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIDDUFV[1] 1469 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_24_6_0_0 684 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_cZ[9] 755 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_cause_4_i_m2[0] 792 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[44] 1068 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDWrEn 833 24
set_location CoreTimer_C0_0/CoreTimer_C0_0/Count[14] 1585 40
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_beatCnt_d_0_sqmuxa_0_0_a2 999 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_3[0] 963 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_1_sqmuxa 1007 15
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[45] 1537 55
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/HRDATA_7[10] 1331 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/rf_waddr_1_cZ[4] 764 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_2[29] 847 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[54] 1475 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[60] 1737 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[19] 1052 34
set_location CoreTimer_C0_0/CoreTimer_C0_0/LoadEnReg 1437 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[21] 920 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ctrl_stalld_1_0_a2_0_RNO_18 690 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/in1_xor_in2[0] 845 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram5_[2] 1418 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr_i_m3[0] 1140 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNIDNUJ[29] 1054 72
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un74_validByteCnt_d_i_o2[5] 1111 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[42] 1634 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[5] 1460 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[25] 732 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_669[1] 1201 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/ll_waddr_RNIF7OP_2[0] 724 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNI56T11[22] 1154 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81421 806 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_9/ram_ram_ram0_[4] 1105 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[19] 1701 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[20] 1690 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[23] 1103 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shift_logic_1[7] 828 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/idcodeChain/regs_10 793 4
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/un1_rdFIFOWrAddr_1.CO1 1178 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[1] 1134 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[24] 709 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_74301 904 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[39] 1089 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_7[1] 945 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_data[10] 523 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[12] 825 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/state_i_RNO[0] 768 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2160[1] 724 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[54] 1490 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[34] 1659 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[47] 1213 25
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/PREGATEDHADDR[28] 1209 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[46] 1423 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[22] 1630 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[99] 646 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mscratch[18] 686 79
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByteCnt_d_1_sqmuxa 1122 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_19 1085 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_839 945 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1__RNIEQTN[27] 1343 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1082_1_0[11] 707 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1911[17] 1055 18
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_3[2] 1585 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_GEN_26_u 1339 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[38] 1516 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_570 1020 72
set_location CoreTimer_C0_0/CoreTimer_C0_0/p_NextCountPulseComb.NextCountPulse59_m_0_a2 1470 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[48] 1686 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/value 1230 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_705 689 93
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_908 969 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][58] 1096 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr[7] 975 54
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_0_tz[56] 1487 45
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/HADDR_d[13] 1299 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/m0_2_03_3_0 806 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3327[14] 916 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[18] 856 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp_ram_resp_ram1_[3] 1080 127
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_cause[2] 747 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[62] 1675 91
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[22] 1583 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[29] 1108 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[24] 845 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_457[1] 1373 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_i_o3[18] 967 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_93_16_RNO_0 820 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_751 1383 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[22] 1115 22
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d[30] 1501 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[36] 1722 61
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_wrFIFORdAddr_d113_10 1297 72
set_location CoreTimer_C1_0/CoreTimer_C1_0/PreScale[0] 1493 10
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m51_1 1350 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[56] 1566 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/uncachedReqs_0_typ[0] 710 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_453_RNIGRKL 1020 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram0_[6] 1399 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[33] 1487 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0__RNI685P[17] 1232 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata[3] 933 90
set_location CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/m55_0 1491 42
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_291 1311 60
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/currState_tr22_i 1111 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_6/maybe_full_RNO 1313 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[20] 834 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1[7] 836 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNISLNF[17] 985 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[23] 987 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/un1_value_4 916 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_179[18] 925 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[60] 1790 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/value_RNO[0] 1359 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram1_[5] 1422 61
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_0_0[52] 1595 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor[12] 996 127
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[5] 1147 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_46941_RNIJ46L 1028 12
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/HWDATA[29] 1521 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram5_[1] 1449 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[60] 1209 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[28] 1163 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_5/do_enq_0_a3 1088 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[6] 897 76
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/BURSTReg_d_i_m2[1] 1077 99
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/RIDOut_cZ[2] 1490 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_3_sqmuxa_1_0_a2 857 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536.m65_3 1101 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/haveResetBitRegs_0_s 808 30
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[14] 1530 45
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_499 1324 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1084_1[1] 819 69
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_709 1381 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/maybe_full_RNO 1068 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_11[4] 982 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[46] 1078 31
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_2[18] 1282 78
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HADDRInt_d_2_sqmuxa 1181 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/_T_1417_0_a3 1071 84
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_validByteCntInt_d98_2_2 1458 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram1_[8] 924 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[3] 1148 4
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[47] 1214 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_address[18] 1102 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_address[12] 979 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[8] 723 52
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_2[1] 1288 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram1_[0] 1061 79
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_0_5[56] 1256 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/genblk1.axi_bridge/conditioned_WSTRB_0_0_sqmuxa 1066 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_2046 800 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_enq_ready 1137 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/a/ram_opcode[0][2] 1022 121
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un2__GEN_1185_0_a3 994 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram0_[1] 1445 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor[2] 832 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[7] 962 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_1/q_RNO 734 54
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/count[3] 300 124
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HSIZEInt_d_m0_0[0] 1443 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1082_1[1] 817 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21[6] 1019 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_T_457[1] 1214 78
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg_d_i_m2[16] 1130 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1691_iv_0_RNO[1] 1095 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_0[15] 989 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[19] 1036 61
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m51_1_0 1361 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_7_RNIJUSL1 991 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_extra[0][1] 979 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[6] 1166 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[21] 1676 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2[0] 902 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIJQMQ[62] 1177 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNIFG5Q[57] 1591 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s2_miss 771 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_191[4] 1180 130
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89297_3 942 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_16_2[0] 796 27
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv_1[62] 1307 78
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByteCnt_iv_0[2] 1325 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/_T_448_3 1031 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[108] 733 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1919[32] 1139 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[17] 1097 36
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_639 1270 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[8] 1095 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/pstore1_addr[5] 1026 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[21] 1724 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[47] 1767 55
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_wrFIFORdAddr_d119_2 1452 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_93_22 783 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[31] 425 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_645_v[23] 1097 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIDGIQ[41] 1153 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_8[30] 986 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_154[14] 826 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_size_1[2] 1097 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/a_data_Z[25] 918 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/bypass_mux_2_3_cZ[0] 896 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[1] 1032 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[25] 1435 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_9[4] 977 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram1__RNIHPHK[3] 1056 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[24] 979 72
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNID0PR[0] 1523 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42[0] 714 43
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/haddrReg[3] 1301 106
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_reg32_m[24] 1271 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[25] 991 31
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByteCnt_0_iv_RNO[5] 1336 48
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByteCnt_0_iv_1[6] 1120 57
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA_RNO[20] 1650 12
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_27_sqmuxa 1492 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/tlb/_T_885_0[5] 883 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[59] 1800 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferWrEnMaybe_32_RNIN1U8 880 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[10] 1036 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_cZ[31] 687 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI3SSP[15] 1580 54
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_2[15] 1254 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0_7_i_m2[3] 1010 9
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d_2[13] 1243 42
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[54] 1664 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.awe1 1052 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin[26] 798 108
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_407 1204 48
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2[7] 1325 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[24] 1051 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_20_RNIUK3R1 1061 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc_9[6] 831 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[36] 1709 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45[3] 75 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23[3] 908 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_303[4] 1149 79
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/nxtState_cnst_0_a6_0_2[2] 1420 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_3_sqmuxa_1_0_a2_RNI1G8E 860 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[22] 1572 76
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/AHBErrorReg_RNO_0 1373 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_8/ram[0][3] 1022 109
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[33] 1419 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[42] 541 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[24] 922 108
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/HWDATA_0_a2[4] 1216 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[11] 590 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1580_10 886 66
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA_RNO[23] 1482 51
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_5[15] 1246 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[6] 815 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_136[0] 1000 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[57] 1538 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_7[12] 819 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/maybe_full_RNO 1347 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/resHi 826 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[47] 1769 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/LevelGateway_31/inFlight_RNO 1032 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1911[4] 1032 24
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[10].BUFD_BLK 628 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/mem_reg_rs2_16_cZ[14] 1062 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/id_illegal_insn_i_0_o2 726 87
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un33lto9_1 1446 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2254_3 737 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[62] 1055 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[9] 1656 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[0] 1312 64
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_rdFIFOWrData_7_sqmuxa_RNIUMVM 1354 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/un1_ibuf_io_inst_0_bits_inst_bits_29 724 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferAccess_i_a5_0 803 18
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/haddrReg[14] 1476 28
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_56 1127 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[27] 998 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[43] 1646 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram0_[6] 925 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27[0] 915 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/io_imem_resp_bits_data_RNIEO3G_2[10] 701 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[28] 912 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNIM44G3[17] 699 84
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HRDATA_RNI989F[9] 1577 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[9] 1639 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[49] 991 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1_7[1] 919 12
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/pauselow 468 130
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_48 621 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_663_0 892 75
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/AHBRdTranPend_d2 1052 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[49] 1589 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[62] 1709 76
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDRInt[15] 1486 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_331_1 944 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[22] 965 25
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/hwdataReg[22] 1169 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s1_pc[21] 654 10
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_732 1261 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[16] 986 72
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_66 1292 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[8] 1259 70
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/SDATASELInt_RNO[5] 1373 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171_1[15] 647 66
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_351 1223 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[45] 1671 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_616[2] 999 118
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[3] 649 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2380[45] 1059 90
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.validByteCntInt_d[5] 1246 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_1459 777 96
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_nxtState_0_sqmuxa_3 1431 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[0] 888 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][55] 1335 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNITNA5V2[0] 1505 99
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_648 1591 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_1[12] 860 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNI2L8G3[26] 673 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[7] 899 58
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/HADDR_d[6] 1363 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_len[2] 1272 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIS6C4D1[1] 1572 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[5] 1429 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_36101_RNICANG 843 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[0] 1010 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[28] 1047 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_1[20] 857 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[3] 1736 94
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[58] 561 91
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrAddr_d_1_sqmuxa 1193 81
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/regHADDR_Z[11] 1105 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[20] 1175 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[1] 1250 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIR0NJ[25] 972 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dcsr_prv_0_sqmuxa 805 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[47] 963 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[54] 1213 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram4_[5] 1403 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[36] 1646 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram4_[1] 1398 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[32] 1476 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[45] 1667 61
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_HADDRInt_d27_0 1180 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_valid_miss 865 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[8] 1115 52
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDR_cZ[13] 1379 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_346[10] 763 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op1_1_0[13] 803 96
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[38] 1763 49
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[6] 1065 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[16] 1721 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram5_[3] 1406 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_10[3] 942 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_T_298_Z[0] 1193 100
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_2[0] 1490 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_r_bits_user_1[1] 1107 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_sn_m3_RNIHS181 795 27
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/HRDATA[30] 1534 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[40] 1565 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1084_1_0[23] 690 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_645_v[10] 1100 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[54] 1438 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[19] 736 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[30] 1112 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[52] 1794 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_pc[3] 962 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[27] 1105 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[40] 1597 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/count[3] 826 133
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/wdata[18] 721 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[30] 1224 111
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_addrOffset_0[1] 1266 48
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/raddr_c_6[10] 1244 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[22] 1501 31
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_739 1388 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[22] 1580 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[4] 828 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_cZ[25] 734 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_16_0[22] 832 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[26] 1058 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[7] 1432 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[30] 1298 52
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/make_parity_err.parity_err_12_iv_0_x2 1464 24
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8 1430 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferWrEnMaybe_24_RNIBR4B 946 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[23] 726 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_inst[28] 780 109
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op1_1_0[9] 794 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_303_6_0[5] 1060 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_1[10] 805 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[6] 1767 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0__RNIES6G[7] 1097 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[9] 890 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_893[1] 1360 84
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/count_19_iv_0_o2[3] 621 12
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_557 1065 72
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.wrap_cond[7] 1239 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[9] 628 130
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_valid 679 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIHIT11[28] 1152 87
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[11] 1219 31
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_19_sqmuxa 1503 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][13] 1219 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[32] 1477 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[11] 1037 49
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByte_2_0_iv[4] 1312 48
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState[5] 1288 49
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/SADDRSEL_i_0_o2[8] 1063 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_272 995 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[11] 1164 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[30] 750 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1291lto4_RNIT9B41 846 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[22] 1581 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[16] 1718 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[19] 1122 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_0[27] 847 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[59] 1269 22
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_2[37] 1254 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_req_tag[3] 792 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_GEN_1391_15_sqmuxa_0_0 954 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_0[31] 706 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_609[0] 1049 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][18] 957 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_1[12] 850 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op2_1_cZ[16] 904 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[10] 775 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/idcodeChain/regs_20 696 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_590[36] 887 45
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[6] 1164 61
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/regHTRANS_Z[0] 1149 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[35] 1732 94
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m29_1_0 1438 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[23] 1610 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_6_RNO 1086 15
set_location CoreTimer_C1_0/CoreTimer_C1_0/IntClr 1453 64
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/HWDATA[8] 1369 33
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4_tz[16] 1565 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[21] 1694 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_2002 945 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNIAAT31[7] 1282 45
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_7_sqmuxa_1_0 1230 99
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HWDATA_cZ[27] 1394 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/un2__T_708_1.CO2 1008 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[27] 1786 82
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_2[39] 1242 78
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_5_sqmuxa_2 1480 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE/un1_value_1_2 1023 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_8/maybe_full_RNO 1372 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[42] 1624 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_969_0_1 745 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram[0][2] 1399 76
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.validByteCntInt_d[4] 1144 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram0_[7] 1403 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg_0_sqmuxa 832 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[52] 1165 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_wfi 920 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[22] 1162 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[21] 686 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1412 964 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[53] 1737 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[52] 1805 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id_ram0_[2] 1414 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dtmInfoChain/regs_22 960 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[62] 1321 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[0] 1441 78
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_wrFIFORdAddr_d120_1_2_RNI37VO 1192 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/lrscAddr[15] 870 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][56] 1388 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/SUM_0[0] 1321 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram5_[5] 1388 88
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/AHBErrorReg_d_0_sqmuxa_1_i 1316 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI785Q[53] 1652 57
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_437 1590 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_793 906 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30_7[0] 905 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv[14] 999 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[42] 1207 87
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/validByteCntInt_d[10] 1471 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[31] 1492 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5[4] 850 28
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg[18] 1279 73
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1[1] 1592 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc_9[2] 679 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[36] 1719 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[52] 1778 61
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_1/R_ADDR_0_inst 1471 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_cZ[21] 856 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_last_0.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_last_ram0_[0] 1102 37
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/SDATASELInt_RNO[11] 1216 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/io_cmp_out 842 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_356[2] 1132 90
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_0[21] 1268 90
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_297 1142 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[8] 1802 88
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_116 1126 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[33] 1470 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_cZ[3] 848 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferWrEnMaybe_12_RNIIFQC 879 12
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByte_2_1_iv_3[1] 1109 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[6] 1710 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151[6] 761 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[19] 763 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op1_1_0[24] 780 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[39] 1574 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op2_1_1[17] 914 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_b_bits_user_3[0] 1358 78
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_wrFIFORdAddr_d113_5_i_a5_1_1 1187 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3327 904 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[3] 1037 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/lrscAddr[20] 1088 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0__RNIU0BM[12] 1014 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_11_RNO[31] 978 21
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HSIZEInt_d172 1429 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[17] 1203 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_victim_tag[16] 659 109
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_0_iv[50] 1281 75
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[39] 1460 70
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d_2[11] 1248 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[27] 984 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2160[2] 757 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][38] 1101 10
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbsram_addr_t[7] 1127 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[21] 1697 64
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA_RNO[14] 1511 30
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c14_1 1230 60
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_1_iv[37] 1236 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1820 988 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_0[14] 860 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2391[43] 1044 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][4] 1061 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/reg_RW0_addr_0[8] 760 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[11] 834 82
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/nxtState_cnst_0_m2_0_1[0] 1433 48
set_location CoreGPIO_OUT_C0_0/CoreGPIO_OUT_C0_0/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1] 1323 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[58] 1762 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42_7_i_m2[1] 902 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/_T_1706 1025 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_564 1320 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/reg_RW0_addr[6] 902 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_inst[27] 1225 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_len[0] 1185 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[49] 1517 78
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg_d_i_m2[27] 1105 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_9/ram_ram_ram0_[3] 1498 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[48] 1637 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[4] 710 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc[8] 736 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_req_tag_11[0] 921 75
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/SDATASELInt[13] 1433 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_source[2] 1336 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[28] 1643 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[31] 1074 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1670.ALTB[0] 1065 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20_7[4] 962 3
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HBURSTInt_d_5[1] 1029 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[85] 700 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIPOEQ[29] 1119 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[20] 803 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54[4] 900 22
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByteCnt_iv_2[2] 1324 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_1[12] 811 69
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_validByteCntInt_d_3_sqmuxa 1409 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[0] 1210 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[51] 1066 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_280_3_sqmuxa_2_a3_4 785 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2380[44] 1065 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[46] 1094 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[23] 690 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[8] 876 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[14] 652 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNI2U8Q3[25] 773 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_266_7_0[0] 992 54
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2[2] 1399 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv[15] 1015 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[58] 1786 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[20] 1112 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11[0] 856 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_T_413 1057 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[27] 820 24
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[11].BUFD_BLK 628 15
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HADDRInt[6] 1032 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[8] 942 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[19] 1039 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram0_[2] 1305 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[58] 1760 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[35] 1780 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[7] 674 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_2753_7[8] 904 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[5] 1059 37
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv[49] 1576 48
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDRInt_d_0_sqmuxa_1 1456 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/enables_0_15 1255 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_address[6] 922 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][41] 1078 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/value_RNO[0] 1468 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_641[9] 1048 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/un1__GEN_3503_1_sqmuxa_1_a3_0_0_1 992 33
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_5_sqmuxa 1480 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_1495_1_0[1] 908 114
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_2[24] 1251 99
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UIREG_2 433 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_pc[18] 1001 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIHHELT[1] 1421 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[34] 1672 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[26] 1798 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[63] 1553 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_data[13] 473 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_428 1036 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_3[31] 1090 51
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_4_0[2] 1228 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram1_[4] 1104 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[57] 1394 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/bypass_mux_2_3_cZ[22] 746 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[61] 1316 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[2] 1391 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI56V2Q2[2] 1419 84
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_bit_cnt[0] 1517 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_70 666 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[23] 973 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIKHMU[8] 1021 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1_7[5] 931 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5[6] 924 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4[2] 1004 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2[2] 899 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0[7] 988 4
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/regHADDR[4] 1461 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536._T_1859_i 1039 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/sink_extend/sync_0/reg_0/q 866 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/un1__T_940_1.SUM[1] 1012 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[47] 1804 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_1593_i_0_o2_1 791 90
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m77 1349 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_1009_0 782 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_1972 736 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43_7[6] 920 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[14] 700 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2160[4] 742 105
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDR_cZ[7] 1400 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_1[3] 956 9
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_603 1155 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_346_2_0_sqmuxa 1003 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[14] 858 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1328_0[58] 909 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[12] 848 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[15] 1076 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[49] 1049 70
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv_1[55] 1283 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNI4NVV[8] 1005 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram[0][0] 1289 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram1_[1] 1452 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc_8[19] 802 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[22] 1154 88
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_0_i_m7[10] 1472 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[46] 1476 103
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[3] 1364 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_47061_RNIDNVL 1062 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/tag_array_RW0_addr[0] 710 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI5O02V2[2] 1634 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_191_3[0] 1070 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI2J861[35] 1187 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_data[3] 1119 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin[24] 784 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_cZ[16] 854 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[2] 1601 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30[0] 852 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[37] 1581 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[54] 1383 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[30] 897 27
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_31 1358 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE/do_enq 1018 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_address[9] 829 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram2_[6] 1444 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_1[31] 798 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_179[15] 927 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[0] 1123 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[43] 1592 82
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_108 1375 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data[7] 658 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[30] 1138 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[51] 1692 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram1_[6] 1279 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1084_1[24] 776 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0__RNI7APP[29] 1323 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_sn_m2 792 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[30] 1109 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/_T_31 1081 81
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/hwdataReg[13] 1257 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/_T_28_NE 1362 90
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_0_iv[45] 1291 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[36] 1723 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[15] 804 133
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_343 1360 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[30] 1690 82
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HBURSTInt[2] 1450 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[11] 1542 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[1] 932 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIF41NR2[2] 1441 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/selectedHartReg[4] 624 52
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HBURSTInt[0] 1441 52
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_RNO[1] 1482 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_13[0] 913 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI9HGTV2[2] 1429 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_59781 870 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[42] 1765 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_9 472 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_30/q_RNO 643 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_19_i 536 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv[11] 969 24
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d[2] 1343 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2192_cZ[26] 799 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[60] 1797 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_191_3[3] 1069 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNIQLPF[25] 980 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_1[22] 916 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_1[3] 838 109
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_791 1346 105
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/txrdy_int_1_sqmuxa_i_0 1436 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_GEN_1376_i_0_o3 953 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_831_6[0] 945 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1[19] 833 57
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_2[48] 1258 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24_7[7] 912 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_2[26] 918 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8_7[1] 951 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][49] 1211 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[21] 728 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNI519Q3[26] 797 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[23] 1690 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48_7_i_m2[0] 1013 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin[16] 770 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292[8] 887 85
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[63] 1264 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/genblk1.axi_bridge/conditioned_WSTRB_0_sqmuxa 1273 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_12[24] 993 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id[0][2] 980 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[23] 1439 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[16] 1393 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[15] 1645 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_53 641 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_reg_rs_lsb_0_8_iv_0_a2[0] 793 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[19] 887 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/wdata[15] 736 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_b_bits_user_0_2[4] 1377 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[39] 1208 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2380[35] 1073 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor_6[2] 904 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[39] 1543 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[4] 589 19
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_1_iv[26] 1287 96
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/HRDATA_3[10] 1513 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[7] 893 67
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d[4] 1236 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[53] 631 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_8/ram[0][1] 1380 79
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HSIZEInt_d171_i_1_a3_RNI7HVP 1170 72
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HWDATA[10] 1212 72
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_674 1345 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data[18] 680 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[14] 688 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3503_15_sqmuxa_0_a2_0 988 15
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_0[5] 1253 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[56] 1808 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[53] 1781 64
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA[11] 1210 13
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HADDRInt[3] 1040 58
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[13] 1609 46
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/HRDATA_7[31] 1305 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[29] 1155 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_12[29] 964 21
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[15] 1402 57
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_reg32_m[28] 1266 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3503_9_sqmuxa_0_a2 963 21
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_0_i_0[0] 1460 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[38] 1538 97
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[39] 1246 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_1[17] 825 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[27] 1069 100
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/HRDATA_7[14] 1300 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][35] 1234 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor[14] 1051 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[59] 861 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[60] 1779 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[54] 1423 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[30] 1158 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[37] 1320 72
set_location CoreTimer_C0_0/CoreTimer_C0_0/NextCountPulse_0_sqmuxa_6_0_a2 1473 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3316_0_1[4] 879 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][30] 1036 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[62] 1725 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54_7[1] 905 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/un3__T_792_0 901 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_last_ram5_[0] 1414 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35[6] 974 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[57] 1171 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[41] 623 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_6[1] 931 9
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_0_i[24] 1471 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[12] 717 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[16] 944 105
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/hwdataReg[26] 1429 31
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA[13] 1602 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_820_0 969 120
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data[2] 618 118
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0_2[3] 753 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[41] 1488 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/maybe_full_RNI2I1F 1190 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram1_[3] 1071 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_24 753 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_1[9] 976 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16_7[3] 915 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[21] 762 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[6] 1463 10
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[8] 1051 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_8 1041 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][52] 1063 28
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/PREGATEDHADDR[30] 1206 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_387_1_RNO 1062 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_T_370_RNO 928 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[0] 1444 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[37] 1622 85
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/UTDO 732 133
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19_7[5] 758 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_504_12_sqmuxa 699 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[20] 1171 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[13] 1674 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_792_2.CO1 1390 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data[14] 701 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[30] 921 111
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/nxtState[3] 1427 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_174[5] 805 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][28] 1241 28
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_4[44] 1290 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[1] 1391 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/un1__T_533_6 941 45
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/hwdataReg[11] 1803 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_1635_1 737 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[14] 1464 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[37] 1572 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[7] 1259 33
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_411 1279 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram2_[7] 1447 88
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_12_sqmuxa 1480 48
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[4] 1630 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv[4] 914 120
set_location CoreTimer_C0_0/CoreTimer_C0_0/un2_CountIsZero_0_o2_28 1522 36
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNIVHOR[0] 1412 42
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.nxtState_8_sqmuxa 1178 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[45] 1555 64
set_location CoreTimer_C1_0/CoreTimer_C1_0/PrdataNext_1_0_iv_i_1[2] 1423 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_706[1] 1462 64
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv[28] 1118 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[42] 1682 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[37] 1583 82
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HADDRInt[5] 1138 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_2/reg_0/q 606 100
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[29] 1204 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_495_fast 661 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[14] 989 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[33] 1131 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.awe0 1365 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][28] 1050 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[57] 1563 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferAccessVec_20 793 21
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/rdAddrReg[3] 1324 52
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[49] 1506 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_2/ram[0][2] 1059 121
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram7_[7] 1452 97
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1[48] 1504 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[53] 1135 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/reg_RW0_addr[10] 861 34
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_325 1571 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/un1_RW0_wmask_3_i_m3 928 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_687_5 688 93
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[10] 1436 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_987[1] 1045 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[53] 1780 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_179[27] 911 99
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_262 1353 72
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/SDATASELInt_RNO[13] 1433 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[35] 1525 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[47] 1779 70
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_addrOffset_0[1] 1049 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram0_[2] 1108 97
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_4[27] 1263 87
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_633 1346 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_13[0] 999 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/un1_value_4 1147 33
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/HRDATA[2] 1460 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[13] 814 73
set_location CoreTimer_C1_0/CoreTimer_C1_0/PrdataNext_1_iv_0_i_2[0] 1443 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][15] 976 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/tlb/un1__T_186_15 883 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_pc[4] 861 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shift_logic_2[0] 844 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_0[9] 866 90
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/regHADDR_Z[13] 1118 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_2731_data_1_sqmuxa 890 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151_RNI42KA1[2] 701 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/tlb/un1__T_186_2_0 881 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_2753[2] 811 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/idcodeChain/regs_8 602 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1[21] 831 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[12] 1435 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_TAG_ARRAY/MIV_RV32IMA_L1_AXI_TAG_ARRAY_0_EXT/reg_RW0_addr_0[5] 752 69
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv_0_1[62] 1298 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[31] 1534 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[9] 1626 70
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrAddrReg[0] 1707 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram1__RNIPD151[13] 1069 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[53] 1779 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_53541 903 12
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/currState_RNO_0[0] 1372 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc[12] 607 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_inst[7] 727 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][36] 1106 10
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/NxtPrdata_5_0_a2_1[0] 1458 30
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[2] 1269 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data[4] 604 49
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_4[29] 1260 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[17] 1029 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data[0] 609 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[44] 795 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_174[4] 995 103
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_reg32_m[27] 1131 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13[2] 916 16
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d_2[12] 1392 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_780[0] 1178 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/_T_1549_0[17] 649 48
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_138 1371 102
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/state_RNO_2[1] 605 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[18] 941 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_605_0[6] 1047 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/auto_in_2_d_valid 1000 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/reg_RW0_addr_0[5] 904 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[32] 1458 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[60] 1163 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[18] 682 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0[11] 705 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[42] 1696 79
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_2[31] 1296 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[28] 1639 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[21] 691 109
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[17] 1663 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/ex_reg_rs_msb_0_6[9] 782 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_cZ[12] 861 87
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/currState_ns_0[6] 1368 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI103Q[41] 1568 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[16] 888 21
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/currState_ns_0[8] 1395 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_14_v_RNI5R261_2[22] 775 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[11] 1605 73
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/hwdataReg[15] 1376 70
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv[14] 1218 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[16] 1171 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/mem_reg_rs2_16[31] 960 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/lrscAddr[13] 851 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[87] 604 58
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/AHBRdTranPend_d2_0 1389 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[52] 1801 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[59] 1202 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/mem_reg_rs2_16_cZ[29] 964 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[3] 1632 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[1] 1128 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram0_[5] 1137 73
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrAddr_d[2] 1137 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_T_298_Z[2] 952 91
set_location CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/m55_0_0 1497 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/N_1856_i_1 930 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/io_resp_bits_data[11] 892 96
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_92 1237 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiReqReg_data[12] 666 7
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/HWDATA[5] 1415 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[13] 865 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[9] 1279 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr_m1_1[10] 871 69
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_state_RNO[3] 1463 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[42] 1639 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[3] 1525 82
set_location CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg_RNIQ10HG[1] 1372 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[20] 1661 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_b_bits_user_1[2] 1390 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[28] 1550 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_829_2.SUM_1[0] 1341 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[54] 1409 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_7[21] 957 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[15] 961 25
set_location CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/xhdl1.GEN_BITS[0].APB_32.GPOUT_reg[0] 1443 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_21[0] 957 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_24[0] 907 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151_RNIG2GL[30] 700 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNIIN5C[25] 1105 33
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/state_RNO_1[1] 590 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[62] 1082 27
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[28] 1451 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3_i_m3[4] 879 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[63] 1497 100
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[12].BUFD_BLK 653 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI17J1V2[2] 1504 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[4] 1719 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_3[12] 982 15
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[30] 1093 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_6[3] 941 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[7] 1480 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_511[1] 1078 81
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_AHBErrorReg_d_1_sqmuxa_1_0_a2_3 1093 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[16] 1720 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data[9] 611 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_14_v_RNI5R261[24] 783 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_372_3_RNO 1043 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_reg_rs_msb_0_6[13] 834 81
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2[15] 1322 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[8] 836 31
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_HWDATA_0_sqmuxa_2 1234 87
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv[60] 1232 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1172[0] 834 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[32] 1460 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_cZ[20] 856 99
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[26].BUFD_BLK 653 18
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[17] 1604 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_1[12] 975 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2_7_i_m2[0] 884 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[15] 1695 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[29] 1573 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_cause_4_0[1] 686 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[20] 1708 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_1[3] 816 66
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_387 1305 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_T_414_or 1116 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[28] 1098 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/_T_1415_0_o3_1[0] 737 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data[24] 709 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[2] 1079 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[48] 1635 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[0] 1145 49
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HADDR[10] 1081 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full_RNO 954 51
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrEn_16_sqmuxa_2 1470 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[45] 1583 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_641[15] 1068 36
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_758 1277 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/mem_reg_rs2_16_0[13] 963 81
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HSIZEInt_d66 1144 78
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2[8] 1324 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_320_7[0] 1046 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[78] 562 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[9] 887 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/idcodeChain/regs_2_1 723 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/ipi_0 933 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[35] 1195 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0__RNIM7O9[5] 980 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIQI6GC1[1] 1566 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[39] 1552 73
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HADDRInt[27] 1238 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_1[0] 758 130
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[48] 1161 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram4_[7] 1537 85
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/regHADDR[0] 1385 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[4] 1476 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI0JA61[43] 1220 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_14_v[3] 799 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_valid 554 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[2] 1283 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_b_bits_user_sn_m4 1373 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[0] 656 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1__RNIPGMP[22] 1059 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[6] 1432 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dscratch[21] 847 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/_GEN_67_3_1 1363 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1502[10] 956 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_74 648 75
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXIOutReg/BID[3] 1276 148
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_423 1023 15
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[8] 1365 76
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[18] 1690 7
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrEnReg 1477 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[2] 960 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[41] 1544 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram1__RNICHVL[0] 1282 51
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d[22] 1243 45
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_AhbToApbSM/ahbToApbSMState[4] 1471 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[60] 1639 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNIHA4O1[27] 774 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/in1_xor_in2[17] 834 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[17] 1269 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[10] 889 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14_7_i_m2[7] 1144 36
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[15] 1260 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_143_s 782 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[24] 732 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_1[21] 849 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7[1] 716 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7[4] 385 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/enables_0_5 873 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[23] 1095 48
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_590 1349 99
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/state[1] 263 88
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[35] 1563 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_9/ram_ram_ram0_[0] 1220 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[10] 1702 4
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HBURSTInt_d_4[0] 1132 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc_9[11] 764 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[16] 1179 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[49] 1542 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_strb[0][2] 1128 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[22] 890 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19[0] 1013 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[21] 713 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536.N_14770_i 1036 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI1RGCV2[0] 1674 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_518 1270 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1196[4] 964 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[40] 1596 70
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrAddr_d[1] 1183 60
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/currState_RNO[0] 1567 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/a/ram_size[0][2] 1093 64
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[15] 1528 55
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/un1_read_rx_byte_0_a2 1448 27
set_location CoreTimer_C0_0/CoreTimer_C0_0/NextCountPulse_iv_5 1474 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[9] 1531 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171_1[29] 677 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[51] 1413 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2262_0[3] 1131 90
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[15] 1516 48
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/haddrReg_5[1] 1337 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1574.ALTB[0] 1074 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_1[18] 875 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[17] 1117 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIDT35V[1] 1671 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[44] 1302 124
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[38] 1521 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0_[2] 1299 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_size[0] 943 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/tlb/un1__T_186_1 1004 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_213_0_sqmuxa_0 744 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[38] 1491 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20_7[0] 965 6
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/tmsenb 621 16
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HADDR[13] 1120 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNITIJFV[1] 1685 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[5] 1112 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[19] 993 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_12[17] 929 24
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_678 1416 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data[16] 791 52
set_location CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/xhdl1.GEN_BITS_0_.gpin3_RNI4LDPE 1450 36
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[14] 1309 30
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/haddrReg_RNIKFON3_0[5] 1330 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_681_1.SUM[2] 1356 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/tl_error_valid_RNO_0 921 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[63] 1527 88
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d[11] 1251 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_r_bits_user_0[2] 1111 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_a_ready 1195 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin[14] 839 105
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_AHBRdDone_i[0] 1308 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[15] 1033 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_address[0] 754 109
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIMMEGC1[1] 1670 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[62] 1552 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram1_[5] 1359 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mscratch[14] 694 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[55] 1003 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[13] 1183 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/idcodeChain/regs_7 842 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0_1[10] 755 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[28] 1566 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[31] 1481 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/value_1_RNO 1193 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[14] 1005 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data[22] 887 151
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_12_sqmuxa_0 1236 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_0[29] 809 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2[0] 971 19
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a2_0_0[0] 1276 48
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_293 1347 75
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_112 1607 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[25] 1015 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[21] 1007 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7012 1004 6
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByteCnt_d_1_sqmuxa_2_1 1362 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[63] 1283 33
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[61] 1251 115
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[3] 1299 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[1] 922 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[17] 1017 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_85 670 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[50] 1199 76
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_400 1403 72
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv[48] 1311 99
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_sm.fifo_read_en06_i_a3_i 1430 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_address[2] 1072 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[23] 1002 76
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA_RNO[26] 1536 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[24] 846 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram1__RNIL9151[11] 960 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[47] 1279 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_r_bits_user_0_RNIUJIM1[0] 1383 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_id_ram7_[0] 1408 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[30] 871 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[63] 1011 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shift_logic_1_1[23] 799 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[1] 1418 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op1_1_0[23] 656 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_46 652 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[54] 612 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_last 1432 24
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/p_CtrlReg2Seq.controlReg25_0_a2 1431 30
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/AHBRdTranPend 1108 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_329_0_RNII83D[1] 933 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_5[0] 808 87
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/count[0] 749 142
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram5_[6] 1448 82
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/un1_beatCnt_1_1.beatCnt_d_i_o4_RNI2DJP[2] 1106 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[12] 1635 82
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[5] 1245 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/empty_0_a3 1026 69
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/currState_RNO[9] 1399 57
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_3[42] 1547 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[26] 908 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[44] 1673 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[46] 1224 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/auto_in_d_bits_source[2] 1384 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[58] 1773 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_GEN_13_0 1277 60
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[30] 1542 48
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_26_sqmuxa 1229 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1[15] 1048 75
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_RNO[0] 1394 45
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_0[7] 1262 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dscratch[30] 753 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/saved_size[1] 1069 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[63] 1515 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc[16] 1437 25
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/wrFIFORdAddr_d59 1477 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_source[1] 889 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][32] 1258 88
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_324 1469 69
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[54] 1571 28
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[16] 1677 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[57] 1544 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_T_5943 1012 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[65] 861 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/saved_address_Z[2] 977 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][10] 1247 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_strb_i_0[1] 1040 36
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HWDATA_0_sqmuxa 1225 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[33] 1485 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNIHC6B[7] 1136 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[68] 755 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id_ram1_[0] 1476 97
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HADDR[2] 1344 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/lrscAddr[9] 849 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[20] 1157 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[30] 651 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/m0_0_0 1368 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[59] 1717 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_10[2] 972 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_36181_RNI2G4H 844 21
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrAddr_Z[0] 1265 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_len[1] 1281 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_10_RNO[16] 939 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[35] 1110 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_2[7] 869 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[27] 1158 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[10] 942 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc[28] 694 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/_T_28_NE_0 1430 72
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_245 1110 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[61] 1480 4
set_location CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_12 621 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_pc[30] 604 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[25] 897 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[50] 1172 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata[28] 692 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_93_14_RNO_1 764 108
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrAddr_d[3] 1101 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/req_tag[3] 871 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_size[1] 1096 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/un1_value_1_2 1079 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_25_RNI3L3R1 1169 63
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_2[24] 1502 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0__RNI34NP[18] 1391 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18[0] 698 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_2753_7[6] 934 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id_ram1_[2] 1436 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/probe_bits_address[31] 1081 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIR0LQ[57] 1170 54
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/tckgo12_0_0_1 721 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[17] 1166 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0__RNI6L2M[7] 1025 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[0] 1276 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/pstore1_rmw_RNO 652 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1911[3] 1041 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_29 844 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc_9[5] 714 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[9] 1207 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[20] 877 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][25] 1091 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[5] 1208 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_432 1370 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[29] 1162 139
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/un1_NxtPrdata23_0_o2_0 1434 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/io_deq_bits_address[13] 1026 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53[6] 1010 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2160[18] 729 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[26] 1781 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[25] 1306 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[55] 1455 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][25] 1242 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id_ram5_[1] 1493 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_address[8] 660 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_4 770 63
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[25] 1554 45
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[9] 1590 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[5] 1447 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[27] 1038 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[4] 1272 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_pc[7] 636 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/maybe_full_RNO_0 1077 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[14] 1084 52
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/regHADDR[2] 1382 22
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_545 1330 63
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/NxtPrdata_5_0[5] 1445 30
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/validByteCnt_Z[11] 1360 34
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m51_1 1318 90
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.validByteCntInt_d38 1167 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[3] 911 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_rs_1_1_1[15] 869 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_28 627 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[10] 624 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_0[24] 985 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52[7] 883 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/enables_0_8_RNIT5ON1 1042 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram[0][1] 1397 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_ar_ready 1364 69
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UDRSH 592 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op2_1_cZ[15] 846 99
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_197 1251 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[25] 1707 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/un1_value_1_2 1010 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1211[3] 1044 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41_7[0] 923 12
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByte_2_0_iv[3] 886 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[2] 976 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s1_req_addr[24] 866 97
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_466 1159 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_GEN_5_1_f1[1] 1038 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[55] 1386 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data[20] 803 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/da_valid_RNIDNTI 1074 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[6] 1193 34
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[30] 1541 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[26] 1764 67
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_1 1319 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[6] 1132 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1819[2] 999 42
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_rdFIFOWrDataReg_d_6_sqmuxa 1601 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[22] 1091 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[13] 668 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[28] 862 87
set_location CoreTimer_C0_0/CoreTimer_C0_0/un2_CountIsZero_0_o2_18 1534 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[11] 699 81
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[23].BUFD_BLK 720 15
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_validByteCntInt_4lto11_2_0 1399 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[26] 776 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/un1_m_interrupts_1 796 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram0_[4] 881 61
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[17].BUFD_BLK 652 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_2/reg_0/q 1046 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNI5S1O1[12] 738 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[8] 962 76
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[54] 1413 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][27] 1416 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[50] 1781 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_replay 645 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_0/reg_0/q 878 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNIUA461[15] 1185 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram5_[5] 1406 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s1_req_addr[30] 911 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op2_1_1[22] 834 99
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HADDRInt_d27 1173 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_298[3] 1205 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_651_i_i[1] 1309 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1__RNIJQ3L[1] 1092 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_799[0] 852 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[10] 911 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[16] 859 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1911[26] 981 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[58] 1790 67
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_state[2] 1351 82
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[27] 1047 88
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_wrFIFORdAddr_d113_5_i_a5_0 1420 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram0_[1] 1107 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_38 750 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_wen 1253 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROLNxt_hartsel_i_m3[0] 887 36
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/hwdataReg[18] 1308 49
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.wrFIFORdAddr_d113 1207 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292[7] 916 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_13_RNO[12] 954 15
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/validByteCnt_d_2_sqmuxa_4_0 1117 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_valid_r 729 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[63] 1513 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[13] 1076 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc_0_sqmuxa 712 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][14] 1143 85
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/validByteCntInt_d[4] 1344 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_0[2] 962 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151_RNIFINA[24] 700 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s2_pc[3] 878 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/wdata[6] 839 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mscratch[19] 717 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27[5] 921 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/nextActiveInstruction[2] 713 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[87] 641 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2160[8] 686 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_0[12] 817 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[30] 1707 85
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[10] 1454 22
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4_0[23] 1564 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[15] 1001 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_4[21] 723 72
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/NxtPrdata_5_0_a2_0[4] 1441 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram2_[6] 1461 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/in1_xor_in2[7] 835 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1911[12] 1021 24
set_location CoreAPB3_C0_0/CoreAPB3_C0_0/u_mux_p_to_b3/PRDATA_0_iv_0[14] 1512 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_rs2[19] 609 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5[3] 979 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2[5] 896 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_TAG_ARRAY/MIV_RV32IMA_L1_AXI_TAG_ARRAY_0_EXT/reg_RW0_addr_0[4] 759 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/state[3] 797 157
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_71421 878 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[25] 764 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNIKI3U[1] 1193 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNIV9AA[10] 660 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mcause[1] 824 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_9[11] 960 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[59] 671 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_1[2] 824 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_426[0] 797 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[18] 936 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata[24] 517 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[34] 673 61
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HWDATA[1] 1215 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_15 1077 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_5/do_enq 1362 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21[5] 941 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[46] 1554 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2252_1 737 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2139_5 1128 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35[1] 973 10
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_currState_4 1233 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[37] 1040 106
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_2[14] 1295 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0__RNIK42M[11] 1321 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/_T_448_RNILM4T 1134 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[11] 731 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_last_ram1_[0] 1462 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/pstore2_addr[4] 649 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2167[0] 1156 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_2[31] 675 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[19] 1696 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram1_[7] 1451 97
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/nxtState_cnst_0_a6[3] 1432 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_2_0[18] 691 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[15] 1148 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[61] 1101 109
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/io_deq_bits_address[15] 1088 63
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_714 1319 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[58] 1763 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[20] 1648 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[29] 649 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_753[1] 779 97
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[16].BUFD_BLK 772 39
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/validByteCnt_Z[2] 1457 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIALSPC1[1] 1506 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram3_[2] 1343 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[26] 1786 61
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d_2[30] 1272 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[54] 961 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[31] 613 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_1973 648 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_641[23] 1077 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data[11] 802 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[35] 1528 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21[7] 1016 19
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_2[57] 1525 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc_8[17] 712 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_source[1] 1412 115
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_5[14] 1275 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[41] 1238 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[4] 1757 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_221_0_state_0_sqmuxa 1025 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNIR2SJ[11] 1081 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_pc[11] 656 127
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA[19] 1590 91
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_HWDATA_1_sqmuxa_0_0 1233 87
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_10_sqmuxa 1502 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[55] 1278 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[54] 1496 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_329_0[2] 946 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/_T_26 781 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0][22] 991 100
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA_RNO[19] 1496 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_2753_3_cZ[1] 928 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1580_3 882 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3236 878 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[43] 1127 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[58] 1042 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_129 655 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[3] 1151 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_data_tag[17] 748 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_2/do_deq 1136 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[18] 1428 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[24] 827 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0__RNIVVMP[16] 1171 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[56] 1561 52
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[18] 1574 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[19] 1149 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[41] 1586 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_xcpt_interrupt_r 771 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/io_resp_bits_data[20] 894 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIT2LQ[58] 1182 45
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_373 1382 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[24] 1808 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[31] 1041 72
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[22] 1552 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_reg_rs_msb_0_6_i_m2[3] 799 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_1[19] 846 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_20/q_RNO 762 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_2124_i 761 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[11] 1228 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2[5] 905 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_4[31] 948 24
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByte_2_1_iv[1] 1253 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIMKGKC1[1] 1565 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[53] 1754 70
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d[19] 1246 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferWrEnMaybe_52_RNI6FO6 831 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_3[7] 962 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[6] 1761 73
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d[3] 1239 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[22] 792 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[45] 1663 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_6092_35 795 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_382[0] 1191 81
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[29] 1554 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171_i_m2_1[3] 854 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[0] 1350 58
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/IDReg_d[2] 1647 27
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[16] 1596 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/value_1_RNO[2] 1564 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[60] 1001 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[31] 1009 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_b_bits_user_sn_m5 1376 81
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA[9] 1595 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[4] 1170 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_20 1004 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIUOKM[23] 1026 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[20] 1757 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_74301_RNIRKOF 887 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_9 824 18
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/beatCnt[7] 1019 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIVBN01[1] 1168 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_reg_rs_msb_0_6_i_m2_1[12] 822 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/un2__GEN_281_0_a2 784 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/value_1 1064 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[10] 1044 37
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_2/R_ADDR_0_inst 1544 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[40] 1660 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_18 839 13
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/NxtPrdata_4_i_m2[6] 1490 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_cZ[11] 831 96
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByteCnt_0_iv[4] 1131 57
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA_RNO[9] 1532 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor[17] 1010 124
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNI52CQ[10] 1146 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[31] 1516 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[35] 1059 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[18] 1123 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_252_i_o6_RNI7C341 971 54
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/state_RNO_1[0] 611 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/io_imem_resp_bits_data_RNITOCE_1[22] 704 87
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HBURSTInt_d_0_sqmuxa 1419 54
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_486 1282 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_20 818 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_253 906 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_1[31] 844 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[6] 1194 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25[0] 1014 16
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA[12] 1607 49
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg[9] 1131 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/bypass_mux_2_3_cZ[17] 752 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[4] 1675 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id[0][0] 1183 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4[6] 414 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_4[8] 821 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram1_[6] 997 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/tag_array_RW0_addr[2] 767 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[15] 1049 85
set_location CoreTimer_C1_0/CoreTimer_C1_0/Count[11] 1447 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_2/reg_0/q 824 73
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[39] 1539 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54_7[7] 902 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0__RNIV1PP[25] 1106 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_7/do_enq 1436 72
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_0[32] 1249 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIHPR4V[1] 1712 90
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_3_0_1[32] 1508 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[27] 998 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[17] 1599 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/sink_extend/sync_0/reg_0/q 626 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_1508_1_u 812 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/trapToDebug 824 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6_i_m3[26] 863 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op2_1_cZ[21] 833 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_slow_bypass 659 126
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[13] 1183 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[13] 787 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536._T_1849_i 1035 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id_ram4_[2] 1486 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[21] 1670 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1[9] 847 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[28] 1636 64
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_beatCnt_1_1.N_12_i 1456 54
set_location CoreTimer_C1_0/CoreTimer_C1_0/CountIsZeroReg 1473 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/logic$[16] 951 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[32] 1500 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0__RNIPTIV[4] 1317 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram1_[6] 1410 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[61] 1567 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[46] 976 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[29] 1000 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_74 642 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[57] 1304 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_8/do_enq 1369 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44[0] 984 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[9] 778 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1174_RNI40B9 886 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[20] 1404 148
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[57] 1537 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[10] 1215 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_valid 656 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1249_RNO_0[4] 976 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[0] 1056 100
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m20 1098 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data[13] 605 97
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_11_sqmuxa 1248 96
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[1] 1508 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram0_[2] 929 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIHIGQ[34] 1178 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[8] 972 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNI924O1[23] 779 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_298_3[2] 1258 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_41661_0_o2_RNIHKAE2 930 33
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[7] 1295 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNIDQEI[26] 903 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3327[6] 904 81
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HBURSTInt_d_1[0] 1131 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_1882 765 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[19] 1091 48
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_241 1088 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram7_[3] 1393 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiReqReg_addr[3] 678 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/un1__T_2717 957 87
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/haddrReg[13] 1337 19
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1[7] 1584 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_inst[20] 940 202
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[62] 1551 82
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv_1[51] 1274 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[12] 840 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/maybe_full_3 1335 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[7] 940 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1223 868 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_victim_tag[1] 859 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[20] 1676 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_7[15] 1018 21
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_669 1241 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1__RNI6ITN[23] 1365 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[40] 1659 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_11[6] 980 6
set_location CoreTimer_C0_0/CoreTimer_C0_0/NxtRawTimInt 1571 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_27 629 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][60] 1101 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mscratch[2] 726 73
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_5_RNO[12] 1302 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[49] 1601 97
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg[13] 1046 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[50] 1801 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[55] 1505 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_16[20] 794 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_pc[23] 957 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/mem_reg_rs2_16_cZ[17] 991 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_616[0] 1055 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[57] 1642 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[7] 1086 30
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HRDATA_RNI1QJB[2] 1563 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[31] 810 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][7] 1238 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0__RNI3QIP[24] 766 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_r_bits_user_1[2] 1059 120
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[16] 1618 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[19] 562 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram1_[3] 1350 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shift_logic_1[4] 781 102
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/last_bit[0] 1492 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/maxDevs_0_RNITRKS[0] 1039 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36[5] 958 7
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/HRDATA_7[18] 1288 78
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.nxtState_cnst_0_a6_3[0] 1184 63
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/un5_endofshift 604 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[48] 980 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[19] 1054 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIBAR11[16] 1131 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_829_1.SUM[1] 1339 87
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/HADDR_d[10] 1250 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[65] 946 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_346_2 920 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_0_control_tmatch[1] 830 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[36] 1314 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[18] 1433 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_9[9] 946 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_7[28] 957 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1821_0[2] 990 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[45] 1191 76
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/d_masterRegAddrSel_0_a2_3 1396 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_303_6_0[0] 1062 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_11[14] 996 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNIV9CI[10] 963 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24_7[2] 558 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_2[27] 898 87
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_4[46] 1285 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNIPVRI[1] 1495 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_14_v_RNI5R261[26] 796 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[26] 736 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89369_5 855 12
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_600 1348 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_1[11] 966 93
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1919[15] 1031 27
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_2_1[16] 1490 48
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HRDATA_RNIHHHO[10] 1562 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/reg_RW0_addr[1] 754 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[42] 1681 79
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/SIZEReg_d[1] 1381 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[22] 1075 136
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_441_2 1008 69
set_location CoreTimer_C0_0/CoreTimer_C0_0/Load[26] 1647 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[9] 1216 34
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[62] 1369 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40_7[1] 1012 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram1_[3] 1340 61
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_4[53] 1586 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_102 641 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1[19] 922 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_590[79] 1027 63
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HBURST[0] 1146 63
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_i_o2_0[2] 1288 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/lrscAddr[5] 846 64
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[12] 1691 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.awe2 1480 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[25] 729 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[32] 1510 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_0[22] 855 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram7_[5] 1392 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[48] 1643 70
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d[8] 1274 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[0] 1171 88
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_126 1275 69
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI7QOR[0] 1211 126
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1919[20] 958 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[56] 1623 79
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_validByteCntInt_5lto11 1398 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/replay_wb_common 873 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1__RNI354V[10] 1119 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[62] 665 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNI7FUU3[3] 784 111
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HRDATA_RNI879F[8] 1567 54
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_0_i[0] 1459 45
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a6_1_0[0] 1287 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[38] 1508 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2160[22] 709 99
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_762 1313 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_544[0] 957 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/do_enq_i_o6 1068 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[1] 1035 45
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_2[20] 1301 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNIC1D61[58] 1015 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2164[4] 1155 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[13] 1624 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17[6] 861 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/invalidatedce 957 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[25] 986 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[32] 1523 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0__RNI8C7P[27] 1303 45
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[56] 1235 102
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_0_iv[47] 1243 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/wdata[16] 684 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[31] 1520 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_158_i_0_a2 893 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[46] 1612 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[23] 678 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_4[26] 917 27
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/validByteCntInt_d_3_sqmuxa 1419 51
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[55] 1340 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[44] 1710 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id_ram6_[2] 1392 82
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[9] 1393 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[105] 492 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[37] 1622 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_12[15] 927 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_0[1] 966 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram1_[5] 1274 73
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXIOutReg/BVALID 1097 88
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.validByteCntInt_d_0_sqmuxa_8 1154 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[61] 1575 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNI0RKM[24] 995 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[17] 991 64
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv[11] 1389 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[6] 1000 70
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/controlReg2[6] 1490 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[32] 1467 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13[7] 518 13
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg[15] 1116 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[9] 975 79
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/LENReg[1] 1146 109
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_0 921 3
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[33] 1574 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_154[6] 921 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_561[3] 1056 72
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/RIDOut_cZ[3] 1555 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_14_v[9] 793 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[61] 1090 118
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[57] 1560 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_0[29] 980 27
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/AHBRdDone_edge 1474 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/state_Z[5] 689 130
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[29] 1585 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/id_ctrl_wxd_0_0_tz 728 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[35] 1779 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNITE3O[8] 968 75
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HADDRInt_d_2_sqmuxa_RNIKORU 1238 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2137[7] 1250 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/rf_waddr_1_cZ[1] 736 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_792_2.SUM[0] 1410 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2293_2_3 1056 90
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg[31] 1250 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_748[4] 922 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_442[44] 831 105
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[15] 1410 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][43] 1303 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[52] 1796 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc_9[21] 678 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292_lm_0[3] 1037 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ctrl_stalld_1_0_a2_0_0_RNO 689 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_T_1635[1] 1084 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_1471_u 877 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/pstore2_addr[8] 942 40
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_769 1389 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram5_[1] 1402 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[18] 1016 4
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_nxtState_0_sqmuxa_3_0_0 1347 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[8] 1716 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[35] 1719 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[5] 1587 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNI3DUJ[24] 1053 72
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[35] 1438 4
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_validByteCntInt_1lto11_4 1373 48
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HADDRInt[9] 951 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_T_1674[0] 1056 21
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXIOutReg/RID[3] 1396 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_inst[21] 805 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[33] 1493 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/probe_bits_address[16] 853 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_6/ram[0][5] 1363 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_2992_u_i_0_a2_1_0 966 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42[5] 908 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[28] 1202 45
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[27] 1245 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1__RNIBF6V[23] 1129 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/un1_RW0_wmask_i_m3 925 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[13] 1702 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[14] 1096 36
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_153 1253 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/value_1_rep[1] 1416 112
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[22] 1587 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[1] 1086 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[52] 1780 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_0[13] 1004 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0_1[15] 747 78
set_location CoreTimer_C0_0/CoreTimer_C0_0/Count[18] 1531 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[1] 711 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIHJBUV2[2] 1756 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mscratch[6] 815 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_801[36] 1030 84
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_689 1299 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram0_[4] 1302 109
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_2[32] 1489 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[13] 1123 52
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HBURSTInt_d_2[0] 1444 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ctrl_stalld_1_0_a2_0_RNO_3 714 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_220_2 1016 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[16] 1436 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[35] 1718 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram[0]_RNIPH4N2[5] 1363 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[20] 1697 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51[0] 899 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3316_0_1[0] 890 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[11] 1568 97
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/NxtPrdata_5_0_a2[3] 1440 30
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[30] 1324 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_755_1.CO0 1348 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17[2] 926 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[36] 1770 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[9] 1076 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/saved_address[9] 972 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram2_[2] 1482 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1854_1_0[2] 748 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1065_2 960 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[63] 1541 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[44] 620 72
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_wrFIFORdAddr_d118 1180 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[20] 1444 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[58] 1790 61
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[17] 1223 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3327_32_1 915 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[0] 1511 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[30] 1728 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/hartHaltedWrEn_1 939 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[29] 821 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[52] 1803 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/nextActiveInstruction_i_a2_i[0] 715 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_93_1_RNO_1 793 114
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG3_8 1299 63
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_1_RNO[33] 1240 81
set_location CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/m40_0_0 1495 42
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_91 1526 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/un1_RW0_wmask_1_i_m3_2_0 852 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shift_logic_1[9] 807 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[41] 1538 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_100 637 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_replay_r 779 84
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HWDATA_cZ[12] 1390 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI0520D1[1] 1734 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2[7] 889 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[13] 1065 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[21] 1786 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shift_logic_1[21] 795 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_T_394 1046 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dscratch[27] 849 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp_ramout[2] 1167 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[2] 1661 97
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/HRDATA_7[9] 1315 81
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG3_4 1307 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[49] 1597 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data[31] 756 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35_7[1] 869 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/reg_RW0_addr[4] 878 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[34] 1630 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[12] 1672 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[28] 1230 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[13] 991 75
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_467 1223 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[0] 1167 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[57] 1628 100
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/hwdataReg[23] 1451 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[24] 1811 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[20] 832 78
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_sqmuxa_1 1386 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/cmdHi 829 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id_ram0_[1] 1490 79
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HSIZEInt[1] 1258 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[13] 800 91
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[2] 1281 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[21] 1296 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram1_[3] 1404 82
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_2_0[5] 1254 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_724_2 1020 88
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_0_tz[8] 1503 51
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/SADDRSEL_i_0_o2_0[8] 1189 69
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[14] 1201 22
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_82 1332 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_0/reg_0/q 758 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[13] 1155 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[55] 1584 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc[18] 694 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_152 838 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_150[20] 836 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_4[11] 729 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/stickyBusyReg_6_i_i_a2 740 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferAccessVec_52 833 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[11] 1147 19
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_630 1249 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_0[28] 843 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[19] 1766 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNIR1SI[2] 1561 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[9] 1051 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/lrscAddr[17] 853 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/do_enq 1387 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/wdata[20] 696 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_i_a3_1[18] 981 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shift_logic_1[20] 800 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[3] 1479 91
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un42_f0[1] 1143 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[25] 1199 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI2H661[26] 1203 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIJOMJ[21] 995 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_pc[13] 889 121
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4_7[5] 471 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/wdata[11] 835 63
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[57] 1216 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_param_ram1_[5] 1141 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2155[1] 1143 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_606 1328 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[23] 1135 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferWrEnMaybe_16 816 21
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.validByteCntInt_d[3] 1111 45
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a6_2[1] 1275 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1482[3] 951 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1317 796 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_1/reg_0/q 961 64
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[25] 1293 24
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_1_i_a7_0[56] 1471 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_105 613 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_T_678 966 60
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_2_sqmuxa 1216 75
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/validByteCnt_d143 1327 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3327[23] 914 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIBJJMR2[2] 1610 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_o2[13] 966 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_mask[0][2] 1020 70
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_782 1097 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[124] 686 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[11] 1611 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram0_[6] 1196 79
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv[30] 1307 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[21] 1028 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_source_1[1] 1096 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[59] 1732 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_103 640 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536.N_14757_i 1075 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[57] 1537 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[10] 1196 25
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.N_659_i_i 1466 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[38] 1489 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[56] 1810 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_data[12] 773 25
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/regHADDR[3] 1527 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[61] 1208 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[25] 1756 58
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_AhbToApbSM/latchAddr5 1393 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_303[6] 1121 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[0] 1445 70
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByteCnt_0_iv[8] 1130 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_41781_0_a2 878 18
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_247 1177 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[19] 644 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_hartsel_ldmx[9] 721 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/wb_reg_cause_4_cZ[2] 671 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[18] 1447 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[1] 782 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[45] 1570 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/uncachedReqs_0_tag[4] 903 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[53] 1797 70
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_validByteCntInt_d38_2_4 1397 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_ctrl_jal 721 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0[31] 796 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_329_0_RNI3QRH8[0] 1047 63
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_1_iv[32] 1225 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[63] 1543 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIGDMU[6] 1051 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[34] 1671 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNIB22O1[15] 759 105
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.validByteCntInt_d_0_sqmuxa_12 1130 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[1] 1449 64
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UIREG_1 435 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mscratch[20] 708 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_1296_0_a2_5_13_6 701 93
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc_8[28] 689 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[44] 1168 109
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[30] 678 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[27] 1316 145
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/value 1043 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_strb[7] 1370 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_829_2.SUM[1] 1229 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[55] 1111 73
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/currState_tr19_2_a3 1371 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/a_data_Z[17] 1034 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram1_[5] 1386 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[34] 1645 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram1_[7] 1468 79
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/hwdataReg[0] 1557 139
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_2_0[20] 695 69
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/rdFIFORdAddr_i_o2_0[0] 1104 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[62] 1373 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/pstore1_mask[3] 888 139
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ctrl_stalld_1_0_a2_0_RNO_19 688 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram0_[12] 1487 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[14] 1257 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_25/q_RNO 766 27
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[21] 1150 118
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_150[31] 839 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[32] 1335 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[63] 1557 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[39] 1397 85
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/haddrReg_RNIQ7SR1[0] 1394 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_303[7] 1174 133
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[12] 809 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[1] 1481 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/un1__T_748_1 915 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIMN8V[25] 1304 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_cZ[10] 806 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[52] 1095 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr_m1_1[5] 827 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_428 1279 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc_9[30] 625 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[10] 1658 79
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_789 1311 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_1[25] 922 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[61] 660 123
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/un1__T_377_4 1037 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr_8[1] 807 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_1479[2] 800 96
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_275 1455 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[21] 1386 70
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByteCnt_0_iv[5] 1129 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNINSMJ[23] 990 75
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/hwdataReg[21] 1356 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_last_ram4_[0] 1382 91
set_location CoreTimer_C1_0/CoreTimer_C1_0/Count[30] 1566 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_T_639_RNO[1] 1138 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIKL8V[24] 1297 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/downgradeOpReg_5_i_i 743 24
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA_RNO[21] 1537 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[50] 1787 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[19] 1710 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[23] 775 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[19] 1151 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_2[9] 853 120
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[23] 1701 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[28] 1829 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[9] 863 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[57] 1630 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[24] 1165 97
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrEn_0_sqmuxa_2 1442 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[46] 1589 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_9/value_1 1477 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40_7[3] 1172 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[20] 1133 73
set_location CoreTimer_C1_0/CoreTimer_C1_0/Count[29] 1494 19
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_6[22] 1281 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[47] 1738 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171_1[21] 483 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3045 881 75
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_191 1311 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[57] 1627 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[8] 887 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/_T_671[6] 900 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI18T7V[1] 1564 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[10] 1011 76
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_575 1323 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[54] 1119 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIHLVCV[1] 1561 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata[7] 834 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2[2] 894 19
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[16] 1713 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv[21] 917 108
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_rdFIFOWrEn_1_sqmuxa_2 1266 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[12] 1109 16
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/controlReg1[0] 1428 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[29] 1548 76
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.nxtState_cnst_0_a6_0[2] 1177 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tl_error_0 776 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[24] 1365 61
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/currState[0] 1567 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[29] 1107 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI5ELNR2[2] 1708 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_9[18] 928 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[18] 1436 85
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv_1[49] 1298 81
set_location CoreTimer_C0_0/CoreTimer_C0_0/PrdataNext_1_iv_i_o2[0] 1454 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[36] 1109 117
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/io_deq_bits_size[2] 962 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[27] 1204 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_1_control_action 794 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[2] 1125 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_data_coh_state_1[0] 890 57
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/validByteCnt_d_1_sqmuxa_1 1321 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_0[27] 993 81
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA[15] 1490 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35_7[4] 870 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data_i_m3[11] 1124 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[23] 727 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[25] 944 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[14] 740 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_957_1 1000 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1470[7] 942 109
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc_8[8] 778 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W2_I0/reg_0/q 730 28
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[0] 1498 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[31] 1073 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151_RNI8RFC[26] 699 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[5] 1549 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[41] 1518 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp_awe0 1140 87
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_HWDATA_1_sqmuxa_0_0_tz 1432 42
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_487 1505 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/maxDevs_0[2] 1184 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0[9] 668 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_0[27] 845 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[13] 1687 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_753[0] 1139 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[37] 1621 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9[2] 960 13
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_0_5_0[56] 1236 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[109] 612 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[6] 1711 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2[6] 849 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_opcode_ram0__RNI1SIR[3] 1049 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1[21] 855 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_3[6] 990 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[3] 1647 88
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_2[16] 1509 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram1_[0] 1383 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[31] 961 30
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[54] 1214 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1825_0[3] 989 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/io_resp_bits_data[28] 920 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[49] 1605 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_2753_7[2] 811 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48[3] 827 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1328_0[66] 997 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_r_bits_user_0_2[2] 1472 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1636_9 895 66
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[30] 1280 30
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/currState_RNO_1[10] 1504 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_replayc 773 84
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByte_2_1_iv_2[2] 1107 63
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/beatCnt[3] 1038 85
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_606 1365 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[21] 651 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_590[70] 1114 36
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/hwdataReg[25] 1459 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIDCR11[17] 1165 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNIL8192_12[6] 632 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[50] 1716 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_69 650 63
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/nxtState_cnst_0_a6_4[0] 1420 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_174_7[2] 717 93
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1219[0] 992 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram1_[4] 1113 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[11] 1441 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[30] 1755 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[44] 1687 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[47] 1778 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[55] 1317 36
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/SADDRSEL_i_o2[1] 1327 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/probe_bits_address[26] 1053 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc[28] 689 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_T_1691_41[1] 1083 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_size_1[0] 1099 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.awe0 1356 57
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_0_i_a7_1_2[16] 1470 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/id_ctrl_wxd_0_o2_1 720 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53[2] 944 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1__RNI5TMP[28] 1088 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[27] 1208 52
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_bit_cnt_RNO[0] 1456 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[14] 1473 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[32] 772 22
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/tckgo_10_iv 894 126
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv[31] 970 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[59] 934 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_6[9] 913 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[9] 1534 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[30] 1015 24
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a6_1_1[0] 1034 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIORAV[35] 1327 33
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[10] 1453 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[13] 787 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[14] 1459 64
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/HRDATA_7[0] 1304 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[57] 856 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[48] 1620 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[1] 1470 64
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_741 1172 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shift_logic_1_1[25] 797 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNILG6B[9] 1158 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34[4] 995 37
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv[19] 1252 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr_m1_2[4] 938 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[7] 1515 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536.m111 1073 18
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m1 1346 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_2992_u_i_0_a2_7 988 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[28] 1107 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[18] 1371 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[42] 1434 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_7/ram[0][1] 1011 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_ackhavereset 676 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_14_v[19] 783 99
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/currState_tr25_i 1105 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_0[5] 949 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/un3__T_1111_0 972 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[10] 1140 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data[15] 789 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_266_7_0[2] 989 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][28] 1196 61
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[37] 1172 3
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/HRDATA_7[4] 1283 75
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg[2] 1118 13
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HSIZEInt_d_m0[0] 1445 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[57] 1541 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_39_6_0_a2_1 741 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/wdata[0] 837 54
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HWDATA[3] 1220 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[32] 1466 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[30] 725 31
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/HWDATA[6] 1263 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[52] 1779 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_489 1306 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42[1] 902 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/hartGoingWrEn 830 30
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_1_iv[24] 1276 87
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/beatCnt[0] 1259 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_18 828 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[74] 906 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[38] 1515 91
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/wrFIFORdAddr_d115 1431 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_17 665 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_179[30] 953 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_169[13] 820 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[33] 1577 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/io_out[8] 812 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[48] 621 52
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv_0_0[63] 1289 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[2] 744 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[1] 1463 58
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_2[38] 1259 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/state_srsts_0_a4_2[6] 788 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171[17] 593 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_address[11] 966 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[61] 1657 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_9[6] 973 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc[20] 855 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_567_RNI3O1M 885 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_2_0[14] 677 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_cause[1] 686 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2262_1[3] 1082 90
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[54] 1635 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_93_14_RNO 763 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[19] 555 67
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/HADDR_d[2] 1155 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[35] 840 211
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_1_iv[28] 1283 84
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/HADDR_0_a2[10] 1144 63
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXIOutReg/RLAST 1304 127
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_30_RNIVL3R1 1058 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s2_pc[19] 854 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[37] 612 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/wdata[4] 731 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[16] 1187 31
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_2[16] 1275 90
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA_RNO[0] 1466 30
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.AHBWrDone_d_0_sqmuxa 1214 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[53] 991 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor[26] 1071 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[7] 842 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_cause_4_0_m2[2] 801 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[3] 1660 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37_7[2] 952 12
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_0_4[40] 1257 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[25] 642 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc_8[4] 808 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_6/do_enq 1368 75
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_RNO[21] 1477 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[16] 1685 85
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_663 1466 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_114_1_sqmuxa_RNIU3SU 720 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_616 809 69
set_location CoreTimer_C1_0/CoreTimer_C1_0/NextCountPulse_0_sqmuxa_5_0_a2 1416 33
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/SDATASELInt[11] 1383 46
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDRInt[26] 1321 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_417 1389 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/io_innerCtrl_valid_or 785 42
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_1[48] 1228 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_42701 877 15
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[24] 1269 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[59] 1368 43
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/state93_0_a2_a0_1 601 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[19] 817 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[77] 916 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[0] 1469 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op2_1_cZ[29] 880 99
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m71 1121 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[48] 1623 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[20] 1237 118
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_4[4] 729 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][27] 1405 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_address[24] 991 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9_7[3] 782 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[26] 1160 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[27] 1765 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_inst[14] 723 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[39] 1537 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_r_bits_user_0_2[0] 1111 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[30] 1692 73
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_168 1323 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNIUGVV[5] 1106 3
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_2_RNIROQA[48] 1285 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/id_wb_hazard_2 684 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[32] 1451 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_993_0_0_RNI8PLR 818 60
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg_d7_i_o3_0 1102 81
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_currState_5_RNIODUL 1409 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNIAH7C[30] 1113 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2[1] 908 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171[28] 422 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[72] 669 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp_ram_resp_ram0_[2] 1430 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[45] 1556 64
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/HWDATA_0_a2[22] 1311 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[13] 1011 61
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/validByteCntInt_d_0_sqmuxa_15 1408 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/_T_1690_2 1036 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_88 639 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[23] 921 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram7_[5] 1595 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[50] 926 109
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[26] 1305 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram3_[1] 1456 97
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_34 1389 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/ramout[21] 957 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/un1_value_4 1361 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferWrEnMaybe_24_RNIGOAI 914 33
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByte_2_0_iv_1[3] 1109 57
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_HADDRInt_d_1_sqmuxa_0_tz 1156 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0[28] 697 75
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m71 1345 45
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/default_slave_sm/defSlaveSMNextState_i_0_o2_4 1219 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[28] 828 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[4] 1024 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3316_0_1[6] 910 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_40 640 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151_RNIQN4E1[8] 737 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[16] 1006 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dscratch_70_0 786 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/io_deq_bits_address[9] 939 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[18] 1486 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_0[5] 984 18
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_122 1047 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_6/ram[0][5] 1107 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0][6] 924 37
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_validByteCntInt_d38_2_1 1396 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_476 1314 57
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_shift[6] 1464 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ctrl_stalld_1_0_o2_0_2_RNO 879 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[6] 1139 48
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rcv_cnt.receive_count_3_i_0_o2[0] 1454 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[25] 1061 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNICD8V[20] 1273 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s2_valid 872 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[17] 1162 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536.N_14761_i 905 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[63] 1523 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_b_bits_user_0_2[1] 1108 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_21/q 761 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/value_RNO[2] 1366 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNIL8192_2[6] 666 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/lrscAddr[6] 848 61
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_636 1342 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_6 617 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[27] 1105 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_695 687 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNI4U4Q[13] 1246 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI6L661[28] 1261 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0__RNI938P[0] 1106 48
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_715 1073 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_29_27 796 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[6] 1718 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[16] 1042 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[18] 1091 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[27] 1101 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_id_ram4_[1] 1426 100
set_location CoreAPB3_C0_0/CoreAPB3_C0_0/u_mux_p_to_b3/PSELSBUS_0_a2[2] 1464 18
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_271 1312 45
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/HRDATA_7[8] 1266 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_b_bits_user_3[3] 1110 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[53] 1182 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_799[6] 1029 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_791[5] 1026 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[25] 1204 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6_7[5] 976 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_6092_31_0 815 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_last_ram0_[0] 1409 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[29] 1588 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_lsb_1[1] 828 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_reg_rs_msb_0_6_i_m2_1[26] 1018 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1[18] 951 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[16] 1606 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[66] 1057 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[2] 558 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_93_6_RNO_0 782 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIOEGSC1[1] 1559 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[32] 1461 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/un1__GEN_3503_1_sqmuxa_1_a3_0 976 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[28] 1130 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_294[0] 1062 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv[2] 1019 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_2753[1] 1031 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor_6[22] 845 129
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[9] 956 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[25] 1752 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_b_bits_user_0_2[1] 1378 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/logic_xor 978 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/skipOpReg 740 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[43] 1135 34
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_2/R_ADDR_2_inst 1240 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[34] 1053 87
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m13_2_1_0 1108 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_656_RNO 1411 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0__RNIB2JP[28] 896 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id_ram2_[1] 1498 79
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HBURST[2] 1102 63
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_514 1227 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/io_resp_bits_data[14] 946 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2380[36] 1070 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[20] 912 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/ramout[19] 838 72
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_329 1353 78
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv_0_tz[56] 1229 96
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_0_iv[55] 1280 75
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/d_masterRegAddrSel_0 1390 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiReqReg_addr_0_sqmuxa_0_a2_0_RNIRAUC2 1021 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[1] 1377 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op2_1_cZ[27] 856 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_address[1] 1153 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_6[2] 727 72
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[12] 1315 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[14] 1504 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[55] 1445 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_b_bits_user_1[4] 1261 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI1RRDR2[0] 1699 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[35] 1738 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_641[17] 1102 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/saved_source_Z[2] 838 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE/ram[0][4] 1403 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/logic$[12] 1099 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[31] 1126 37
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/HWDATA[7] 1371 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ctrl_stalld_2_0_x2 758 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/enables_0_21 792 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_5/ram[0][5] 1357 79
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/beatCnt_RNI43KG5[5] 1381 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_590_1_0 750 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[12] 1708 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[21] 718 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536.m109 1072 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44[7] 733 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/logic$[30] 995 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/auto_out_0_a_bits_mask[2] 978 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_xcpt_ae_inst 697 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1488[5] 1166 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[38] 1512 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_24_i 553 12
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_501 1334 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_626_0 751 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_607[3] 955 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[16] 1721 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_user[1] 1095 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1337_0[71] 1016 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151[10] 673 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv[25] 905 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/tlb/_T_921 889 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[36] 1718 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/_T_31 1008 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_2_i_m2_RNILDBM[12] 880 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[29] 829 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[15] 1264 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1__RNILTU9[15] 912 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s1_release_data_valid 868 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[11] 1192 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[45] 1650 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[16] 1060 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_13_RNO[1] 972 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_19[0] 890 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_6 806 18
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_0_1[10] 1263 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[33] 1471 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][21] 1344 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_431_0 1016 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[29] 1582 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNI9JUJ[27] 1051 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[95] 702 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[41] 1584 73
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_rdFIFOWrAddr_1.CO1 1144 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[37] 1543 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_strb[0][2] 1331 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[24] 811 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_993_0_0 795 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv[17] 928 24
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_790 1347 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54_7[2] 904 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10_7[4] 979 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[34] 1647 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_12[5] 1001 12
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_state_s2_0_a2_0_a2 1465 24
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[63] 1510 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151_RNI2HRH[10] 713 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/ram_param.SystemBus_slave_TLBuffer.Queue_5.ram_param_ram1_[4] 1153 91
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/SDATASELInt[10] 1090 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0__RNI9UGP[18] 924 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/_T_1540[5] 651 57
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_683 1282 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc[5] 730 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_2992_u_i_1 975 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[10] 874 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiReqReg_data[20] 729 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[27] 1163 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[31] 1532 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[40] 969 63
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HBURSTInt_d_14[2] 1157 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/value_RNO 1330 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[24] 1622 79
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[25] 1319 75
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d[15] 1265 30
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_0_tz_0[24] 1493 51
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_509 1424 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp_ram_resp_ram0_[5] 1256 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[14] 1028 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER._T_661_5_0 1360 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25_7[1] 1015 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_430 1272 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29[2] 933 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_1[24] 945 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI45MNC1[1] 1693 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram0_[6] 1442 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/ram_param.SystemBus_slave_TLBuffer.Queue_5.ram_param_ram0__RNIF09O[5] 1074 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[2] 780 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[6] 938 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[7] 1578 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[7] 1555 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNI44T31[4] 1231 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI4RE61[63] 1143 84
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA[7] 1396 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_1[11] 822 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_id[2] 1051 78
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_25_sqmuxa_1 1508 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[25] 973 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data[9] 822 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_101 655 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0[5] 891 13
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_188 1322 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1336[54] 860 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/tlb/_T_246 877 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/data_hazard_mem_i 751 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[32] 1492 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_inst[30] 633 40
set_location CoreTimer_C0_0/CoreTimer_C0_0/PrdataNext_1_0_iv_i_1[2] 1355 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[48] 1642 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[121] 559 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[1] 1191 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram1_[7] 1007 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram0__RNI1R011[4] 881 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/auto_in_d_valid_i_a2_0 753 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferWrEnMaybe_44 818 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[58] 1138 30
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg_d[2] 1118 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_6_RNIIUSL1 1065 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_14_v[21] 841 105
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_0[10] 1308 90
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrAddr_d_1_sqmuxa_2_1 1470 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[44] 1714 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[5] 1100 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_0[23] 939 21
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_540 1288 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_93_5_RNO_0 807 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[61] 1247 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_6[28] 963 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr[24] 602 37
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA[0] 1356 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_4[24] 689 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[4] 965 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr[16] 845 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[44] 1663 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[15] 900 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_valid_hit_pre_data_ecc 866 60
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/hwdataReg[28] 1774 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/tlb/_T_207 899 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_req_tag[5] 871 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_291_0 1072 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_0[6] 989 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[30] 1730 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNI9DBV_0[6] 653 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[12] 1024 31
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d[16] 1239 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id_ram6_[2] 1472 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/auto_out_3_a_valid 975 60
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_wrFIFORdAddr_d119_2_0 1292 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_1296_0_o2_4 722 93
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_b_bits_user[1] 1387 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_743[3] 1174 118
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_792_2.SUM[3] 1380 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[26] 1800 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/value[2] 1435 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[2] 648 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_2[27] 955 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram0_[7] 931 76
set_location CoreTimer_C1_0/CoreTimer_C1_0/Count[15] 1280 31
set_location CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/m50_0 1463 69
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_25 1286 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[29] 1502 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/probe_bits_address[12] 1024 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_2[18] 868 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[2] 1063 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14[6] 881 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_T_12726 1011 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[60] 1786 76
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[42] 1339 118
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_data[29] 847 139
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[33] 1475 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/a_data_Z[28] 1093 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_74261_RNI0PNF 916 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_174[6] 774 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_inst[30] 735 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[43] 626 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[8] 656 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[0] 1016 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc[6] 908 61
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HWDATA_cZ[4] 1378 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_hit_way_RNIST7H 772 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_142 803 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[1] 772 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_address_Z[2] 933 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[44] 1099 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[24] 840 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_TAG_ARRAY/MIV_RV32IMA_L1_AXI_TAG_ARRAY_0_EXT/reg_RW0_addr_0[2] 760 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/_T_995 1024 33
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HBURSTInt[2] 1121 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/maybe_full_RNIJQVJ 1396 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_7[6] 979 6
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[50] 1590 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/_T_205_0_a2_0_0 620 15
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/currState_tr16_0_a3 1369 54
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_beatCnt_1_1.beatCnt_d_i_o4_RNIJ9AJ[1] 1454 54
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2[15] 1323 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIU84SC1[1] 1673 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNIL8192_1[6] 635 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_2[11] 621 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram6_[7] 1471 109
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_23_i_0_1_RNIVA961[0] 979 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[19] 783 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram0_[3] 862 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[24] 1428 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[50] 931 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[53] 1265 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferWrEnMaybe_28_RNI9CO6 715 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[88] 646 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[5] 1162 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_968_1.BNC1 961 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[33] 1475 70
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/HRDATA[14] 1452 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_718_2.N_13917_i 1462 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[52] 1771 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_144_5 1083 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_956_0 749 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIDS07V2[0] 1509 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_16_1[16] 826 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[41] 1029 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_37 922 22
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[13] 1196 124
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_130_0_a2 874 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][15] 1016 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[57] 1567 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[16] 774 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_2[9] 970 15
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_218 1335 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_940[2] 1178 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op1_1_0[4] 801 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/N_479_i 726 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_reg_rs_msb_0_6_i_m2_1[25] 833 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_44021_RNIAAMI 941 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[25] 963 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_191[5] 1192 76
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[19].BUFD_BLK 652 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_cZ[28] 856 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/un3__T_777_RNI7GEG 1376 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op2_1_cZ[4] 878 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIBFN7V2[2] 1698 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_87 638 66
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/SDATASELInt[14] 1291 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[7] 1011 49
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m13_2 1338 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_2[30] 667 43
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/IDReg[3] 1349 58
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_2[56] 1555 48
set_location CoreTimer_C1_0/CoreTimer_C1_0/Load[6] 1600 25
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/beatCnt[5] 979 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1636 897 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/auto_in_d_bits_error_1_0 1370 81
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_0_sqmuxa_1 1217 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1929_0[37] 988 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_7[9] 1087 18
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/samples[0] 1332 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[26] 868 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[4] 1715 58
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[15] 1013 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/tag_array_RW0_addr[1] 766 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[11] 1192 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2257[4] 1081 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram[0][4] 1821 52
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/controlReg2[2] 1080 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI1FLSV2[2] 1684 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[10] 898 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[29] 1007 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_out_1_a_bits_mask[4] 1268 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[6] 1031 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0_1[2] 815 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram0_[7] 1268 64
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_4[28] 1199 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19[7] 859 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/_T_1075 1023 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[9] 663 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/value_1_rep[1] 1369 109
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16[3] 692 34
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_531 1365 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_xcpt_ae_inst 637 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/blockUncachedGrant_6_0 870 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mtvec[0] 791 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[37] 1572 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1328_0[56] 783 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[27] 1807 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[46] 1197 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[18] 1201 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[11] 711 121
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/ramout[5] 941 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmi2tl/dmi2tl_auto_out_a_bits_mask_i_0_x3[0] 752 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_6/maybe_full_RNO 1080 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_346[6] 766 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_address[26] 1029 85
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/HRDATA[7] 1530 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full_3 1378 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[46] 1615 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[34] 1652 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_0[30] 872 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_b_bits_user_3[0] 1267 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram0_[8] 763 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/value_1_rep[1] 1257 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1823[0] 1021 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data[7] 721 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[5] 1470 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[4] 1118 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNIL8192_11[6] 923 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[5] 1175 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_134 701 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[60] 962 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[3] 1730 97
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/validByteCnt_d_4_sqmuxa_2_0_a2 1083 54
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/validByteCnt_d_7_sqmuxa 1303 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[9] 1112 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25_7[4] 1009 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_reg_rs_lsb_0_8_iv_0_o2[0] 806 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[51] 1696 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_5/ram[0][2] 1346 73
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/nxtState_cnst_0_o2_1[0] 1419 45
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_654 1273 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_size[0][1] 1248 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3503_7_sqmuxa_0_a2 977 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNIAR861[39] 1027 129
set_location CoreTimer_C0_0/CoreTimer_C0_0/PrdataNext_1_0_iv_i_o2[4] 1487 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/_GEN_67_5_1 1089 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_9/ram_awe1 1366 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5[1] 925 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_cmdtype[0] 450 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[40] 1563 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_victim_tag[7] 954 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[30] 1693 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/flushCounter[1] 840 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_cZ[17] 847 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc[5] 688 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[6] 1183 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_GEN_26_4_1_0 1117 84
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_3[39] 1554 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[37] 1540 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1__RNIT44L[6] 1098 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[1] 1615 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram7_[3] 1434 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41[4] 823 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferWrEnMaybe_4 816 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram0__RNIVN941[7] 1158 84
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_wrFIFORdAddr_d113_10_4 1129 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[18] 1311 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[2] 1242 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNID5HAV[1] 1572 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram1_[5] 965 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0__RNI0F2M[4] 880 69
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[54] 1317 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[22] 1085 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_451[1] 1112 79
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_277 1345 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41_7[4] 823 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2192_cZ[27] 606 60
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[15] 1285 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_0[28] 994 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_257_RNIBHVK1 1030 72
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[16] 1218 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[9] 1293 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/un1__T_533_5 935 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIR7BKV2[0] 1650 78
set_location CoreTimer_C1_0/CoreTimer_C1_0/Load[22] 1335 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_987[2] 1239 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNISQ3MA1[1] 1431 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_singleStepped 706 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_724_2_RNIKTIS 1011 84
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_4[25] 1296 96
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_1_iv[21] 1276 90
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[63] 1359 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[28] 1125 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[46] 1410 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[22] 1477 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[13] 1129 73
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_147 1074 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s2_pc[30] 383 118
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/currState_RNO[4] 1374 54
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/masterDataInProg_RNIGF7L[1] 1267 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/m4_2_3 827 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/flushCounter[6] 800 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNIA45Q[16] 850 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram6_[4] 1467 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNI7U1O1[13] 758 105
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[8] 1533 109
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_28[0] 1073 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[52] 1756 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_9/ram_ram_ram1_[4] 1114 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc[2] 652 79
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_shift[4] 1733 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE/do_deq_2_i_o3 1109 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[61] 1679 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/auto_in_a_ready 939 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/wb_valid 770 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIMJMU[9] 956 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[22] 1593 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_17 937 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3503_14_sqmuxa_0_a2 939 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_169[1] 821 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/empty 1346 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc[23] 767 58
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[40] 1311 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1__RNIBJU9[10] 1017 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.N_984_i 985 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_49 619 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1__RNITKMP[24] 1089 72
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un17_i_a2_1_0 1394 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_2/q_RNIINHI1 721 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[21] 1706 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram1_[12] 1339 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s1_write 898 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[17] 1119 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[55] 946 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44[1] 1008 7
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_1_i[48] 1225 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIVG3O[9] 969 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_lut[2] 942 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15[4] 458 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0[2] 1020 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIHKKJ[11] 981 72
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_81 1301 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[16] 777 54
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[30] 1328 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_1[9] 778 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1911[19] 1057 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[1] 916 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_len[0]_RNO[2] 1280 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/tlb/io_resp_cacheable_0_a2_11 701 60
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[8] 1531 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1284_1 743 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op2_1_1[25] 879 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[21] 539 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/mem_reg_rs2_16_cZ[28] 1243 129
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19[3] 990 22
set_location CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/m29_0 1460 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1096[8] 905 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_16[4] 984 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_14_v[4] 797 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[20] 910 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_0[29] 951 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39_7[1] 885 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[59] 673 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_user[4] 1334 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram2_[6] 1408 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_pc[20] 352 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/io_imem_resp_bits_data_i_0[17] 837 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor_6[17] 1010 123
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[12] 1289 16
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA[5] 1596 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[32] 1387 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_590[68] 1031 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_377_0_9_0 1114 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[25] 915 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[30] 1055 52
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[36] 1522 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_2[16] 876 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIT2NJ[26] 996 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3503_1_sqmuxa_2 991 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[28] 1119 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[14] 699 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4_7[1] 790 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/value_1_0_0[0] 1334 117
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_addrOffset_3[0] 1274 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[25] 1190 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram1_[1] 1261 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[120] 679 88
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_2/R_ADDR_1_inst 1276 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/wb_reg_cause_4_cZ[0] 899 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[19] 1081 49
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg[10] 1105 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_10_RNO[15] 943 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[49] 1604 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_opcode_ram1_[6] 1066 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[13] 1246 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47_7[4] 916 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[10] 1146 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[23] 766 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[14] 1442 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[26] 727 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1[14] 841 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34_7_i_m2[5] 880 18
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA_RNO[10] 1495 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_reg_rs_lsb_0_8_iv_0_0[1] 801 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_6[10] 988 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_4[19] 723 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_150[19] 837 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin[8] 791 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[97] 701 88
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[21] 1183 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2137[3] 1191 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_1[9] 792 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_641[24] 1050 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[15] 1087 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0_7_i_m2[2] 1014 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[5] 1589 73
set_location CoreAPB3_C0_0/CoreAPB3_C0_0/u_mux_p_to_b3/PSELSBUS_i_0_o2_0_RNIPRLN1[0] 1433 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ctrl_killd_0_RNIVSQF1 770 87
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_AXIBurstInt_1 1125 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/tlb/ma_st_array[5] 887 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata[11] 926 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[48] 1715 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45[2] 951 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1[16] 772 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.awe7 1469 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full 1089 121
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_25 663 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_6[7] 954 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[30] 777 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram[0]_RNIH94N2[1] 1395 75
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_71 1552 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_304 1071 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[0] 1397 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ctrl_stalld_1_0_o2_3_1 735 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3[4] 856 28
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_BURSTReg_d_0_sqmuxa_0_0 1095 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_rs2[6] 1039 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_id_ram0_[0] 1439 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33[6] 1012 16
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[12] 1581 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[2] 1584 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[17] 1604 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[5] 613 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[10] 990 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_reg_rs_msb_0_6_i_m2[23] 789 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[7] 1679 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35_7[7] 869 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[13] 1004 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/q 633 31
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/state_0_sqmuxa_6_i_o2_RNIMQ591 604 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27_7[2] 905 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[24] 1029 55
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/controlReg2[5] 1573 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc[25] 533 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13[5] 929 13
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5[10] 1545 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s1_pc[13] 374 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/un1_ibuf_io_inst_0_bits_inst_bits_34 732 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1192_1.CO2 982 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[60] 1084 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1636_5 877 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32[7] 1040 34
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/HWDATA_0_a2[24] 1213 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[52] 1755 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3292[9] 878 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2139_RNIUFT8 1128 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_last_ram0_[0] 1416 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/stickyNonzeroRespReg 808 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_1508_1_u_RNO 736 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/un1__T_940_1.CO1 1017 54
set_location CoreTimer_C0_0/CoreTimer_C0_0/CountIsZeroReg 1454 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/logic$[18] 952 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/id_rs_1_cZ[14] 1011 72
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/SIZEReg_d[0] 1391 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIST8V[28] 1302 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_user[4] 1100 51
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDR_cZ[4] 1367 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[59] 1476 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_9/un1_value_1_2 1356 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_616_0_sqmuxa_RNIO9MQ 1034 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3316[1] 877 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/probe_bits_address[22] 849 118
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HADDRInt[15] 1052 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_opcode[0] 1239 63
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_nxtState_0_sqmuxa_0 1113 81
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HSIZEInt_d_m0[1] 1447 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[62] 1562 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[9] 1608 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data[4] 863 97
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv[59] 1553 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[5] 1532 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[22] 661 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/a/ram_source[0][2] 1285 124
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/ridx_bin/reg_0/q 736 91
set_location CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_4 684 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[29] 1326 109
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[7] 1582 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[5] 916 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[48] 1143 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id_ram7_[0] 1439 100
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[62] 1311 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_7/ram[0][0] 1010 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[52] 1729 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_414_RNIHOVB 1385 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292[3] 1125 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_513 1443 79
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[10] 1609 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[35] 1717 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2192_cZ[16] 731 105
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/IDReg_d[2] 940 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[34] 1519 78
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_771 1068 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[4] 721 73
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrEn_cnst_i_a8 1458 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[7] 870 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[6] 1716 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[40] 1622 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[32] 1073 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19[5] 758 49
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg[29] 1078 52
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/validByteCntInt[0] 1298 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1093 979 36
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv[16] 1234 63
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_3_1[38] 1545 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_252_i_a2 992 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[59] 1805 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/auto_in_d_bits_error_1_0 1323 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data[1] 620 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_14_v_RNI5R261[23] 785 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/mem_reg_rs2_16_cZ[11] 946 75
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/validByteCnt_Z[5] 1155 61
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_PenableScheduler/penableSchedulerState[0] 1523 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_5[24] 987 24
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/newreadtrans_2_0_a2 967 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[6] 894 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram1_[9] 1084 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89297 938 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[18] 1125 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1[27] 976 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_r_bits_user_0_cZ[3] 1400 72
set_location CoreTimer_C0_0/CoreTimer_C0_0/Load[3] 1569 46
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_5_RNO[8] 1238 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc[9] 805 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[22] 867 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[12] 1616 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53[7] 1009 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2160[7] 708 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2172[0] 1130 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram3_[3] 1421 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[20] 823 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[45] 1538 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[20] 1283 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0 828 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[43] 1033 124
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81101_RNIICJG 906 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[14] 1101 30
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrEn_0_sqmuxa_3 1241 18
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_480 1297 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[4] 1278 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram7_[1] 1400 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data[17] 812 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram1_[4] 1290 118
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[1] 1004 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_21 627 75
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[23] 1146 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_1296_0_a2_9_1 724 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/value 885 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_r_bits_user_0_RNI1NIM1[3] 1340 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc_9[16] 680 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_266[3] 1118 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[50] 1800 73
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/nxtState[2] 1418 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_eret 801 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp_ram_resp_ram0_[1] 1323 109
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_1478 1023 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[29] 1577 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22[6] 907 28
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/beatCnt[1] 1174 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[22] 949 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_victim_tag[12] 866 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_b_bits_user_1[4] 1100 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI565Q[52] 1592 63
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_0[2] 1289 78
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/HADDR_d[0] 1289 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor_6[29] 1065 111
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/currState_tr5_i_a3 1345 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[3] 1091 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/value 1258 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10_7[0] 865 36
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UIREG_3 434 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[51] 1656 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171[24] 689 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_data[14] 402 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_930 920 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[32] 665 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0__RNI267P[24] 1367 33
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.validByteCntInt_d_1_sqmuxa_1 1132 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc[11] 837 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[0] 1449 79
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/BURSTReg[0] 1401 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIEM61D1[1] 1755 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[17] 1598 55
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrEn_cnst_i_4 1457 45
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_ns_i_0_0_a2[5] 1203 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram0__RNIPH941[4] 1069 114
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_2[63] 1531 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[63] 1511 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][29] 1174 73
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[34] 1230 106
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[25] 1166 124
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_43901 917 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[13] 1018 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/auto_in_0_d_valid 1010 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[47] 1784 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_14[13] 928 21
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/SIZEReg[0] 1151 118
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[19] 1478 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0_7_i_m2[5] 891 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_41661_0_o2_RNI864K1 925 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_3/ram[0][1] 1107 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/tl_out_a_bits_param_cnst_i_a2[1] 905 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_377_1_10_0 1077 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[38] 1057 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[15] 794 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_2_0[4] 709 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_opcode_ram0_[6] 1067 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[1] 1448 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[59] 1775 82
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HWDATA_cZ[23] 1388 33
set_location CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15_rep_RNIR3J8/U0_RGB1 1744 178
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[58] 1008 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram0__RNIM3431[3] 1002 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1919[18] 1013 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_957_state[1] 873 49
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/HADDR_0_a2[14] 1171 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_4[14] 688 75
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[12] 1401 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[24] 1788 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/_T_31 1395 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[4] 1459 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[46] 1440 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_T_1583[0] 1025 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[12] 1681 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_305 1011 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/saved_address[8] 963 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1899_0 1116 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[54] 1483 88
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_HBURSTInt_d_0_sqmuxa_2_0_1 1156 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[6] 1522 121
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81021 882 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_2[11] 719 72
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA_RNO[22] 1547 60
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/HTRANS_i_0_o2[0] 1231 69
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbsram_addr_t[12] 1310 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_825_0 1346 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_42621 902 9
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_rdFIFOWrDataReg_d_0_sqmuxa 1469 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[8] 1038 130
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data[8] 1283 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1336[49] 856 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc_9[18] 694 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[21] 1121 33
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/LENReg_d_i_m2[1] 1146 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/d_last 900 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_reg_rs_msb_0_6_i_m2[25] 828 90
set_location CoreTimer_C0_0/CoreTimer_C0_0/Count[6] 1599 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNID81V[21] 998 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[42] 636 139
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[53] 1027 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram0_[6] 1365 91
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_658 1470 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41_7[6] 783 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_T_1593_1[0] 1090 18
set_location CoreTimer_C0_0/CoreTimer_C0_0/Load[31] 1523 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc[20] 693 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.awe1 978 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp_ram_resp_ram0_[5] 1307 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[26] 1779 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram2_[6] 1394 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_233_0 1070 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[49] 1795 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81021_RNI5F5G 881 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2_7_i_m2[7] 883 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[57] 1354 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[61] 1574 70
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByte_2_1_iv_0[2] 1256 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_misa[0] 715 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_0[26] 713 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram1__RNI7N4I[10] 1069 60
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[33].BUFD_BLK 731 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram1_[6] 1366 76
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HWDATA_cZ[20] 1348 33
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.nxtState_cnst_i_0[1] 1192 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc[19] 802 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[30] 1702 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIEHAV[30] 1153 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[18] 1057 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram0_[3] 934 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata[18] 720 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s1_req_addr[18] 842 145
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_AXIBurstInt_d_0_sqmuxa_1_0 1444 42
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[62] 1239 103
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_301 1308 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[0] 1306 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[32] 1450 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIIH6V[14] 1275 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_opcode[0] 1336 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full 986 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[24] 1301 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_1[4] 783 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_b_bits_user_sn_m4 1112 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram0__RNIVO011[3] 935 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_cause[31] 769 109
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_state_ns_1_0_.m16_i_0 1462 24
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d[16] 1502 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNIL8192_4[8] 638 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[12] 753 132
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_1[19] 833 109
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HADDR[14] 1060 27
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[39] 1672 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[56] 1550 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[28] 1462 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_46941 902 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14[3] 903 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_param_ram1_[6] 1145 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[55] 1003 27
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[33] 1510 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[29] 1136 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIQP6V[18] 1310 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7_7[5] 842 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[28] 1376 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[1] 1078 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv[22] 1022 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dscratch[28] 843 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[5] 964 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[52] 1291 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[62] 1160 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/wdata[12] 703 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[19] 783 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[2] 696 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/_T_28 1189 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/N_1506_i_0_o3 784 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc_9[19] 697 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[35] 1778 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[28] 1592 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/io_out[30] 817 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/ramout[11] 925 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_718_2.CO1 1362 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[18] 1469 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_pc[27] 991 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[16] 1211 45
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg[23] 1151 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_T_1691[1] 944 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram0_[3] 1156 85
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA[10] 1423 55
set_location CoreTimer_C0_0/CoreTimer_C0_0/Count[17] 1576 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_0[18] 867 81
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_2[23] 1297 81
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_1[49] 1576 42
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_414 1206 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_180_2_1 768 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[0] 968 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram6_[4] 1420 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[1] 1137 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[16] 1718 94
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[16] 1149 45
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HBURSTInt_d[1] 1442 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_72 639 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_data[2] 810 151
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[39] 1554 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_687_1_RNI93EF2 688 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658[2] 1369 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[5] 1056 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_320[3] 991 121
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[49] 1405 36
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/HWDATA[18] 1369 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_user[0][2] 1171 55
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_0_2[48] 1401 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[24] 1086 36
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/nextHaddrReg[6] 1343 76
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_1_sqmuxa 1518 24
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_507 1273 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_one_beat_RNIDTND 682 72
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HRDATA_RNI08NC[9] 1566 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[15] 906 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[14] 1262 43
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/d_masterRegAddrSel_0_a2 1388 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/ll_waddr_RNIJBOP_0[2] 721 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[51] 1110 30
set_location CoreTimer_C1_0/CoreTimer_C1_0/NextCountPulse_0_sqmuxa_2_0_a2_0 1527 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_451[4] 1128 55
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/hwdataReg[17] 1906 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[18] 1119 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_7[7] 739 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op1_1_0[17] 863 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[52] 1770 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[11] 765 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/resHi_1 826 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0_[11] 1325 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[49] 670 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNIE3D61[59] 1201 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[60] 1778 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47[4] 916 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44[5] 866 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0__RNINNMP[12] 1172 36
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[18] 1216 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_out_a_valid 961 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[28] 742 75
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_validByteCntInt_d21_2_2_0 1395 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[17] 663 69
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_state_ns_1_0_.m16_i_a2_2 1473 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_74381_RNI3TOF 864 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[14] 996 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.awe3 1468 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[14] 1440 64
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HWDATA_cZ[1] 1400 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dcsr_step 686 67
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/HWDATA_0_a2[2] 1244 72
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv[27] 1264 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[14] 844 130
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1337_0_a2[35] 887 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_data[20] 498 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mcause_4[0] 832 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[25] 1691 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[13] 1134 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_2_i_m2_RNIT9I87[12] 895 120
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44_7[0] 984 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[3] 986 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram0_[3] 1303 49
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/SDATASELInt_RNO[6] 1174 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_5_707_i_0_a2_0 878 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_1[19] 738 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata[14] 854 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[24] 1352 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45_7[2] 951 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/irChain/regs_1 662 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI29OJC1[1] 1632 78
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_rdFIFOWrData_7_sqmuxa 1513 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc[27] 675 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[11] 889 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_743[2] 1346 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[55] 1309 46
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_660 1333 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[21] 648 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram1_[1] 1392 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[47] 1766 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[15] 804 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[63] 1597 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[5] 1329 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_0[12] 855 90
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_addrOffset[0] 1048 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_93_13_RNO 808 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[47] 1785 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[62] 1563 82
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByteCnt_0_iv[7] 1340 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/a_data_Z[16] 807 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/io_resp_bits_data[17] 914 96
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXIOutReg/RRESP[1] 1129 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[7] 985 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1717[1] 807 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55_7[1] 904 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[13] 915 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_66 795 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[4] 1034 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram1_[5] 1268 52
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_195 1351 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_15[0] 744 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_a2[7] 962 27
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv_1[61] 1262 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[49] 1178 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[14] 909 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_2[22] 889 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[6] 729 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_316 1070 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/maybe_full 1181 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[17] 1158 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_1593_i_0_o2_0 790 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIT27SR[1] 1433 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48[6] 609 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1186_RNO[0] 847 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[25] 1703 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[23] 1239 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_946 1018 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIJQOJ[30] 960 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[15] 720 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[15] 932 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[63] 1510 82
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a6_1_0[0] 1033 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1488[0] 786 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_29_16 824 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[24] 650 28
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_2_3[16] 1506 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/ex_reg_rs_msb_0_6[17] 835 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[18] 777 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/ctrl_stalld_7_0 757 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_14[31] 974 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_xcpt_interrupt 771 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3055_1_ANB0 885 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6_7[1] 879 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[15] 1209 34
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_wrFIFORdAddr_d120_1_2 1341 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_29_18 794 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/io_out[11] 844 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/commandWrIsAccessRegister_4 864 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[9] 963 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[12] 1057 49
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_331 1502 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_T_2017_1 943 42
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/SDATASELInt_RNO[9] 1212 69
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[46] 1350 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI6PA61[46] 1208 81
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_498 1324 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_pc[24] 671 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[21] 1061 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram0__RNI71111[7] 931 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[43] 1658 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[23] 1365 34
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m17_1_0 1082 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_9/_T_31 1112 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35_7[6] 974 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNIATA61[48] 1178 99
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/validByteCntInt[8] 1251 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[59] 727 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_0[18] 711 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIFITEV2[2] 1366 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata[18] 917 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[24] 1771 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_31 718 64
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/AHBWrDoneReg 1258 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/un3__T_777 1351 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[60] 1795 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[3] 782 16
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_AhbToApbSM/ahbToApbSMState_ns_0_0_a2_0[0] 1395 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1919[31] 1018 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_1/reg_0/q 676 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[12] 1052 36
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un31lto9_4_i_o3 1127 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/_T_31 1433 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q_RNITAAG 760 27
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[25] 1300 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[7] 1130 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_671[27] 899 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[18] 1135 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3503_15_sqmuxa_0_a2 974 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[3] 551 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_0[31] 858 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_address[12] 1162 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1[29] 878 84
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[52] 1446 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[2] 961 3
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByte_2_1_iv_RNO[1] 1315 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_150[28] 780 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[60] 1312 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[19] 1087 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[50] 1785 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[27] 1307 46
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[34] 1616 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_104 644 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/_T_1540[30] 775 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[46] 1630 100
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/HRDATA_7[7] 1285 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI141GV[1] 1572 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_1296_0_o2_2 700 93
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNIN0FLA[31] 805 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mtvec[29] 689 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28[1] 1007 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/valid_4 1045 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_singleStepped_2 802 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_last_0.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_last_ram1_[0] 1013 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3327_12_1 915 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_pc[19] 516 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram7_[6] 1446 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/genblk1.axi_bridge/conditioned_ARSIZE_0[1] 1075 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id_ram3_[0] 1490 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_15[30] 924 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[29] 1301 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/saved_address_Z[6] 1172 13
set_location CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_13 1076 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_7[3] 717 87
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[52] 1300 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/io_deq_bits_address[14] 925 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_42661 937 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[15] 1758 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/pstore_drain 896 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[11] 1161 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48_7_i_m2[2] 668 105
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2[6] 1262 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[46] 1102 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31[0] 1165 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_796[5] 908 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIBRVAQ2[2] 1418 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[19] 1686 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[2] 1597 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29_7[1] 922 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/io_imem_resp_bits_data_i_0[22] 791 87
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a2_0_a2 1466 24
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_537 1238 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[49] 1384 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[6] 888 70
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.N_664_i_i 1468 27
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[28] 1525 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/irChain/regs_4_1 631 48
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[1] 1591 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_10[7] 724 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_b_bits_user_0[3] 1376 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0__RNIAO6G[5] 862 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/io_cpu_req_ready_1 866 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0__RNIUDKT[4] 1246 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[23] 856 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_2099 746 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[18] 888 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram2_[5] 1634 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[9] 1348 25
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[7].BUFD_BLK 653 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_1479[1] 855 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[19] 911 58
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[53] 1486 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0__RNIRHIP[20] 927 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[18] 725 84
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[2] 1226 82
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[38] 1458 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_req_typ[2] 711 94
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[7] 954 9
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5[11] 1532 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/N_1858_i 935 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[6] 1053 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[28] 1103 58
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[44] 1636 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_93_10_RNO 762 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[28] 1066 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_pc[18] 919 145
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/currState_ns_0_o2[5] 1110 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[38] 654 75
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[43] 1493 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_r_bits_user_0_a3[3] 1094 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[47] 970 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[27] 1107 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_80 667 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[1] 1417 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_86 636 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[61] 961 51
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HBURSTInt_d_4_2[1] 1445 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1854_1_0[15] 759 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI5KFIV[1] 1733 75
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[16] 1244 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE/ram[0][1] 1247 79
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[55] 1122 124
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/logic$[17] 975 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_pc[13] 673 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op2_1_1[19] 915 99
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[38] 1542 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[20] 1184 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[34] 1091 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[57] 1096 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[15] 1091 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[59] 1719 82
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_141 1114 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/lrscAddr[0] 691 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[18] 1136 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[50] 1708 76
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5[13] 1541 54
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/HADDR_0_a2[3] 1214 60
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_680 1098 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25_7[7] 1013 15
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_0_1[56] 1505 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shift_logic_1[31] 842 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[19] 1055 34
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[60] 1501 4
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_94 1350 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[114] 668 72
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/regHADDR_Z[4] 1008 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_400[1] 907 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI58DVU2[0] 1765 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[9] 1640 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55_7[4] 868 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[18] 1075 100
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA_RNO[1] 1460 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/un1_ibuf_io_inst_0_bits_inst_bits_16_0_a2 733 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_0[7] 814 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][26] 1304 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0__RNIEVN9[1] 1115 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[60] 1286 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[32] 1474 58
set_location CoreTimer_C0_0/CoreTimer_C0_0/Load[15] 1608 52
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_177 1449 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[61] 1577 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_8[2] 1005 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_b_bits_user_1[1] 1098 84
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[7] 1116 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNIRM1V[28] 1004 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[30] 1765 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_11 356 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNISC861[32] 1214 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[13] 719 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_req_cmd[0] 897 61
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_0_0[59] 1551 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1[1] 969 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[18] 1433 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1213 971 36
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m9 1039 69
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HWDATA46 1226 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dscratch[1] 825 67
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG3_11 1299 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[29] 730 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][18] 771 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s2_pc[11] 933 148
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[49] 1101 33
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m26 1099 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_opcode_ram1_[3] 1080 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1020[2] 949 36
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/xmit_cntr[3] 1517 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNIL8192[6] 636 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shift_logic_1[30] 822 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_5 742 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[31] 1500 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNI04BV[39] 1339 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1172[2] 974 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/state_srsts[6] 802 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/genblk1.axi_bridge/conditioned_WSTRB_0_RNIQPO11[2] 1312 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id_ram0_[1] 1405 58
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_725 1349 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram0__RNIOULU[3] 1192 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI0F661[25] 1157 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[3] 960 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[116] 718 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/mem_reg_rs2_16_0[25] 981 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[1] 716 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_451[9] 1102 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[38] 1547 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[1] 1039 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram1_[7] 1161 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1[3] 967 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_id[2] 1526 30
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HADDR[11] 1218 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_1[17] 706 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_53461_RNI2N2O 901 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_last_0.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_last_ram0__RNI98JT[0] 1102 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[39] 1507 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram7_[7] 1451 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_64181 863 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[3] 987 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[15] 1093 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[21] 836 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNITNUP[21] 1325 36
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HSIZEInt_d171 1397 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_136 815 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_29_21 845 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/tlb/un1_io_req_bits_vaddr_2_2 927 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_11_RNI9H9M[0] 1005 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/auto_int_out_0lto1 1023 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_address[13] 973 45
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[49] 1296 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[24] 1068 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[27] 1811 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[24] 922 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNIQCVV[3] 997 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_user[0][1] 1287 82
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_validByteCntInt_5lto11_2 1392 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mscratch[25] 686 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shift_logic_1[12] 838 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[61] 1561 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/io_out[21] 810 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[21] 1707 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_2[7] 955 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[43] 1614 88
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_524 1324 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI2F461[17] 1230 63
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m77 1137 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_38 651 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[34] 1671 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[25] 1754 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[30] 1359 61
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv[43] 1260 57
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d_2[10] 1257 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37_7[1] 950 12
set_location CoreTimer_C0_0/CoreTimer_C0_0/Load[30] 1260 13
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[4] 1180 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_178 840 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_1[20] 696 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_size[0] 917 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10[3] 894 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[62] 671 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_154[10] 809 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[28] 1591 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_9_RNILUSL1 1028 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_1/ram[0][3] 1160 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658[1] 1376 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_995[3] 948 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[56] 1796 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[10] 737 75
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[36] 1682 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_0_m3_0[26] 835 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[63] 1514 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram0_[12] 992 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIFIKJ[10] 973 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46_7[6] 1041 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[17] 1007 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/enables_0_6 1107 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[14] 1263 43
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[37] 1287 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_b_bits_user[4] 1391 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[7] 1175 46
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d144.rdFIFOWrDataReg_d144 1469 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI85AFC1[1] 1645 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/mem_reg_rs2_16_cZ[30] 985 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_cZ[18] 874 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][17] 984 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[58] 1753 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data[0] 618 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[62] 1707 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_pc[20] 736 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_590[41] 957 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[8] 1482 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[36] 1092 118
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_T_1684[2] 1082 21
set_location CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1] 1451 37
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/BRESPOut_1_0_a3[1] 1347 138
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_624_0 754 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_799[1] 1082 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_1[25] 733 72
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[10] 1327 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/auto_out_d_ready.m2_i_m2 927 87
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_310 1348 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ctrl_killd_0_0 721 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op2_1_0_1 851 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/un1_auto_in_a_bits_address 954 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171_i_m2_1[2] 739 69
set_location CoreTimer_C1_0/CoreTimer_C1_0/Count[21] 1616 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram0_[6] 1114 31
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.nxtState_cnst_i_a2[1] 1193 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[11] 1483 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292_lm_0[6] 1038 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_8[29] 927 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[49] 991 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNIDHBV_2[8] 664 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_5/do_deq_2 1027 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[5] 649 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_1/reg_0/q 867 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_8/ram[0][3] 1381 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[38] 976 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mscratch[11] 729 64
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByteCnt_iv_1[1] 1115 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_T_432 1066 123
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[41] 1242 70
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/HRDATA_7[15] 1305 81
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_0/R_ADDR_1_inst 1559 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[41] 1591 73
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/validByteCntInt[6] 1122 103
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv[34] 1232 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_584_2 1385 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[7] 1485 16
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m22 1094 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[13] 866 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[20] 1088 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_3[5] 988 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram1__RNIN5QN[9] 1078 60
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/HWDATA[26] 1429 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_GEN_256_0_sqmuxa 864 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ctrl_stalld_1_0_o2_3 734 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_213_0_sqmuxa 768 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[34] 1046 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17[7] 623 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_strb[1] 1211 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIBEIQ[40] 1279 75
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrEn_cnst_i_2 1216 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_294[1] 660 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIOKAGC1[1] 1470 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[60] 775 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/claiming_0_0_a2[7] 1069 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[19] 1698 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_0[17] 823 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1172_7_1_a3_0[0] 840 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc_9[26] 685 69
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB_RNICJD7 598 15
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_4[54] 1482 54
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_rdFIFOWrData_2_sqmuxa 1435 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[25] 1668 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[38] 1342 79
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[11] 1397 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_r_bits_user_0_cZ[2] 1399 72
set_location CoreTimer_C0_0/CoreTimer_C0_0/un2_CountIsZero_0_o2_21 1528 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv[3] 948 117
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/value_1_0_0[0] 1448 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[18] 619 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shift_logic_1[18] 813 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_1_RNO[20] 771 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[21] 731 73
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_2_RNISPQA[48] 1286 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data[9] 714 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.awe1 1328 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr[2] 920 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[6] 1056 36
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HSIZEInt_d171_i_1_a3 1145 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_2_0[17] 717 63
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_485 1060 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/value_1_0_i_x2 995 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[15] 971 46
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[43] 1670 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_10[17] 825 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[3] 710 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_590[37] 1120 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNIKP5C[26] 1111 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[42] 1637 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[12] 975 58
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDRInt[16] 1287 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_strb[2] 814 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[8] 1023 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[10] 1021 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[27] 1038 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_address[13] 959 106
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_666 1326 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31_7[3] 842 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_error 1441 123
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram6_[2] 1505 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33[2] 936 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/auto_out_a_bits_mask_f1_cZ[1] 1006 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_1296_0_o2_0_RNO_0 699 93
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[32] 1464 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[37] 1569 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_lut[3] 1153 22
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_1_iv[16] 1282 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_536_0[0] 1363 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[3] 1268 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_T_1691_5_sqmuxa 1067 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[116] 628 72
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_0_i[0] 1215 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[24] 1060 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/probe_bits_address[9] 853 121
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[21] 1714 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[30] 1207 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_608_0 808 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_opcode_ram0_[3] 1136 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3055_1_SUM[3] 826 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/ram_param.SystemBus_slave_TLBuffer.Queue_5.ram_param_ram1_[6] 981 118
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[26] 1798 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_9/ram_ram_ram1_[0] 1001 58
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[38] 1316 82
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[10] 1521 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_0[4] 809 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIPQCMR2[2] 1611 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[59] 1783 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591_i[65] 797 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram0_[2] 1536 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][5] 1077 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[23] 861 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id_ram0_[1] 1470 88
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[45] 1597 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[0] 1518 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[13] 1031 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18_7_i_m2[6] 871 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_valid 748 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[62] 1706 76
set_location CoreTimer_C0_0/CoreTimer_C0_0/Count[29] 1697 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[4] 1660 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_pc[11] 821 106
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI5GQ9[0] 1377 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[3] 1099 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc_9[28] 694 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[23] 1684 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/enables_0_28 962 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNISC6OC1[1] 1672 78
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg_d_i_m2[29] 1104 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[25] 975 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[34] 1657 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_331_0 736 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1636_1 776 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_data[23] 619 34
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/HADDR_0_a2[13] 1167 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_511[2] 1013 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1172[7] 775 79
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_0[56] 1504 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/wb_reg_cause_4_cZ[3] 803 51
set_location CoreTimer_C0_0/CoreTimer_C0_0/Count[16] 1757 22
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[48] 1669 52
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/HRDATA[24] 1522 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNIN1R04_1[25] 761 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1717[3] 1134 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_a3_0_0[13] 933 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[7] 1103 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][11] 1404 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_303[9] 951 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_1[28] 946 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/maxDevs_0_RNIUR9P1[0] 1091 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[62] 1705 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/do_enq_i_o6 1022 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI9STPS[1] 1565 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[24] 936 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[17] 1607 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_303[3] 952 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54[6] 903 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[12] 718 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIDUCGV2[2] 1507 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIPM8QS[1] 1609 84
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_228 1418 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[24] 1768 88
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/masterDataInProg_RNI7A7K[1] 1102 96
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_708 1283 24
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_209 1329 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536._T_1799_i 1048 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_address[20] 955 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[24] 1098 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_2[10] 552 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[2] 1578 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNIUS3U[6] 1179 96
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/un1_NxtPrdata23_0_0_RNI26U91 1450 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s2_pc[28] 347 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/ram_param.SystemBus_slave_TLBuffer.Queue_5.ram_param_ram0__RNIN89O[9] 1194 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_ctrl_jalr 544 124
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151_RNI4NFC[24] 687 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/maxDevs_0_RNIUR9P1_2[3] 1032 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22[0] 864 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI2LAD81[1] 1383 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op2_1_cZ[3] 881 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_cause[0] 633 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[18] 1124 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[24] 1753 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.awe0 1436 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_last_ram7_[0] 1424 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[30] 1709 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram1_[7] 989 52
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m51_2_1 1348 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/empty 770 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_72 651 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_ctrl_branch 756 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[62] 1680 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[4] 1207 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0[6] 784 63
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/HRDATA_3[13] 1507 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_reg_rs_msb_0_6_i_m2_1[24] 775 84
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/beatCnt[3] 1451 52
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_AHBRdDone_d_0_sqmuxa 1423 48
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_528 1535 63
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_cnt.xmit_bit_sel_3_a3_0_a2[0] 1426 30
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_2_3[32] 1250 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7[2] 816 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_2[12] 1053 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25[3] 1226 34
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.wrap_en_RNO 1226 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram1_[6] 1446 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_1[5] 698 69
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_695 1376 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_93_14_RNO_0 760 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_address[16] 979 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[12] 735 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18_7_i_m2[1] 648 87
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[40] 1221 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s2_pc[4] 823 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/uncachedReqs_0_typ[1] 851 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[15] 1757 88
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv[53] 1587 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_413 1286 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32_7[1] 963 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[1] 1168 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIU660D1[1] 1683 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_cZ[0] 807 87
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/tx_byte[3] 1443 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[9] 1634 85
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_2_RNIQNQA[48] 1033 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2160[15] 720 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor[0] 1020 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_14_v[27] 842 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_535_1 1042 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[1] 640 94
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[13] 687 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/tlb/_T_842 965 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/io_resp_bits_data[22] 888 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_0[4] 987 15
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HRDATA_RNIVNJB[0] 1541 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[34] 1236 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc_9[29] 635 99
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[47] 1604 33
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c14_3 994 105
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_state_RNO[2] 1409 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[57] 1549 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_1[13] 682 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[0] 747 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536.m49 1040 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_85 642 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[23] 1100 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE/ram[0][0] 1458 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_480 1047 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ctrl_stalld_1_0_a2_0_RNO_12 713 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_28/q 646 7
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_addrOffset_2[2] 1051 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3329[0] 889 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNINO9TV2[2] 1441 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[15] 1753 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_801[38] 1023 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram6_[6] 1413 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[30] 637 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIFGGQ[33] 1134 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[53] 941 57
set_location CoreTimer_C1_0/CoreTimer_C1_0/Load[12] 1480 31
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_4[24] 1161 117
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_8[10] 944 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151_RNII2EL[22] 687 96
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_612 1134 69
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG3_5 1298 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[15] 1694 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNIB66B[4] 1135 51
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/SDATASELInt[3] 1271 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_84 642 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIFER11[18] 1066 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram3_[6] 1411 97
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/currState_tr2_0_a3 1115 81
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_wrFIFORdAddr_d119_2_0 1516 42
set_location CoreTimer_C0_0/CoreTimer_C0_0/Load[27] 1620 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[32] 1465 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_37 650 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data[28] 622 142
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[46] 1318 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[8] 1753 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/id_rs_1[27] 832 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[10] 1670 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram5_[1] 1500 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[16] 1684 85
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_740 1344 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_410 1316 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[17] 1431 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[45] 1670 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[22] 1134 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[10] 1645 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_306 1075 96
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_validByteCntInt_d98_2_2 1168 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[3] 1478 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39[0] 896 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_191[1] 1086 124
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[16] 1629 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0__RNIK6TH[2] 1299 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/un1__T_533_1 943 45
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[33] 1604 51
set_location CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_5 606 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc[17] 801 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_data_tag_sn_m4 868 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0][21] 848 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/un1_value_4 1029 69
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_3[42] 1297 96
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_HWDATA_0_sqmuxa 1228 87
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HSIZEInt_d173 1168 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_0_iv_0[32] 821 153
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram4_[5] 1107 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_r_bits_user_0_0[0] 1141 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[12] 1266 46
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[46] 1480 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[6] 696 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0_1[12] 685 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/_GEN_17_1_sqmuxa_i_a3_8_6 763 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNISVAV[37] 1314 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[20] 992 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[22] 761 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[19] 1023 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_10[10] 953 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[19] 1053 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/wb_wen 763 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram2_[1] 1445 88
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/state_RNO_2[4] 589 12
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_706 1381 96
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d142_1 1191 84
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/regHADDR[14] 1460 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[14] 1494 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNI1BUJ[23] 1088 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_address[22] 1026 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3503_12_sqmuxa_0_a2 881 18
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/tx_hold_reg[3] 1199 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/saved_address_Z[3] 950 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_r_bits_user_0_RNI3PIM1[5] 1380 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mscratch_102_0 821 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[58] 933 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[49] 1598 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[60] 1047 73
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_4[32] 1263 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIDP7DV[1] 1615 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[43] 1593 85
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_0_3[56] 1243 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[3] 908 16
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_255 1319 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_20[0] 786 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[28] 1542 70
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_state[0] 1553 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[6] 1241 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][23] 1064 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data[24] 691 55
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/wrFIFORdAddr_d64 1444 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1919[34] 969 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/wb_reg_cause_4_cZ[1] 800 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI9K3AV[1] 1475 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_1[2] 822 90
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_wrFIFORdAddr_d113_5_i_a5_0 1180 81
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_4/R_ADDR_3_inst 1585 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[25] 1698 58
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/count_19_0_iv_0[4] 699 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2380[38] 1061 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram1__RNIVDAJ[4] 1387 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_35 826 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[21] 1141 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg_r[1] 837 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25_7[6] 936 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[66] 947 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1025[5] 956 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/un1__GEN_279_1_a3_0_0_a2 783 21
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[13].BUFD_BLK 662 15
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_0[13] 1316 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_13[4] 986 24
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_1[42] 1296 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_49 641 72
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/validByteCntInt_d_1_sqmuxa_11 1407 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[13] 1072 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_last_ram0__RNITL6U[0] 1359 87
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg[4] 1275 37
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[44] 1634 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[8] 874 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[14] 1200 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_191[3] 1032 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[5] 1566 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/un1_value_4 1087 81
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[36] 1111 25
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[9] 1227 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_6/do_enq_0_a3 1083 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_13_RNO[0] 1002 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[0] 1182 123
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[31] 1006 72
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/AHBErrorReg_d33 1099 75
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_555 1283 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNI35MK[6] 1093 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[20] 917 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_2[19] 717 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_2753_3_cZ[3] 926 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1919[9] 1123 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[15] 1078 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_b_bits_user_sn_m2 1357 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_17/q 756 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[31] 751 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op1_1_0[27] 850 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55[4] 868 31
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_beatCnt_1_1.beatCnt_d_i_o4_0_RNIQRCB[2] 1479 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_81 649 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mscratch[9] 809 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[11] 823 76
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[20] 1374 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc[14] 722 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[8] 962 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[17] 1607 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[5] 1101 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[97] 619 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[3] 1052 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id[0][1] 1353 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[15] 1639 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[1] 1171 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/goReg 774 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[79] 719 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc[3] 713 124
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIRH10V2[0] 1563 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNIE7A51[3] 1328 36
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_738 1370 102
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_239 1284 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/ram_param.SystemBus_slave_TLBuffer.Queue_5.ram_param_ram1_[3] 963 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_T_6263 1011 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536.m9 1071 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIUEUFC1[1] 1634 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0[4] 749 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[58] 1045 18
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/state138 603 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor_6[10] 912 96
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_0[48] 1238 96
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_561 1358 99
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg[30] 1501 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[27] 739 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[10] 1130 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_2_0[5] 709 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp_ram_resp_ram1_[2] 1217 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[108] 615 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[31] 1523 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_550[0] 1145 72
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/pauselow_RNO_0 591 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/tag_array_RW0_addr[6] 761 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/state_srsts_3[6] 805 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_6/ram[0][3] 1371 79
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/HBURST_d[0] 1069 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1[29] 954 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[17] 873 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1__RNIRGKP[14] 1040 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_ctrl_mem_type[1] 734 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[0] 1465 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/_T_1549_0[31] 778 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_590_2_0 754 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_T_1611_RNI9UHJ1[1] 1098 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_995[1] 954 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[18] 1097 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[20] 1700 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_2753[6] 934 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[49] 1482 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferRdEn_40 804 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram1__RNIAC6V[0] 1329 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[31] 1001 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38[0] 698 76
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA_RNO[9] 1494 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[54] 1553 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[22] 1395 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[8] 1040 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[40] 1562 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/widx_bin/reg_0/q 791 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/release_state_ns_0_a3_3_0[5] 950 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[8] 902 13
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[56] 1570 73
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_nxtState_9_sqmuxa 1429 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1719 1012 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dtmInfoChain/regs_19 890 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/in1_xor_in2[22] 806 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_154 780 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_3/do_enq 1371 75
set_location CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/m106_0 1531 36
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_569 1347 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_1/reg_0/q 843 13
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbsram_addr_t_RNIH29L1_0[1] 1135 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_0[25] 916 27
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/validByteCntInt[1] 1225 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[13] 975 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[81] 705 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53[5] 947 16
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/iPRDATA[1] 1560 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram1_[12] 1293 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_280_3_sqmuxa_2 782 21
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[23] 1603 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[29] 1017 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[21] 1003 75
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[4] 1568 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[59] 673 82
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[60] 1232 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[6] 1756 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3[5] 941 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_451[7] 894 61
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_17 1418 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_0[27] 849 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[7] 1581 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dscratch[15] 696 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[12] 1649 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[36] 1646 52
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un31lto9_2 1395 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[3] 817 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[38] 897 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[50] 930 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[30] 785 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292_lm_0[2] 1033 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_15 526 31
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/HWDATA[21] 1123 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor[29] 1065 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[3] 1659 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][25] 1053 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_33_6_0_0 771 21
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByteCnt_0_iv_0_1[0] 1119 57
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/HADDR_0_a2_0_a2[2] 1222 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/mem_xcpt 718 84
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/beatCnt_RNIC4OO4[2] 1173 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[25] 827 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[2] 1620 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[17] 609 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s1_valid 953 127
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_2[7] 974 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[54] 1104 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[25] 1360 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_641[29] 1057 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[22] 1081 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIRNUMV2[2] 1769 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[17] 1602 88
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/regHADDR_Z[7] 1330 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[12] 1116 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/value[2] 1209 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/lrscAddr[2] 762 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op2_1_1[26] 690 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_833[1] 924 52
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg[22] 1157 46
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_0_0[60] 1528 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s1_req_addr[2] 776 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[18] 995 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[65] 625 78
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HRDATA_RNIBKVL[13] 1555 42
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[24] 1289 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[26] 1202 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[53] 1775 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[14] 1477 55
set_location CoreTimer_C0_0/CoreTimer_C0_0/Count[5] 1528 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram0__RNIECK84_2[3] 1287 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[56] 1765 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id_ram0_[0] 1465 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[61] 1657 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[31] 717 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_2_0[23] 676 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[16] 1735 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_577 836 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[18] 713 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[28] 1014 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_id_ram6_[0] 1407 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIHGEQ[25] 1342 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_r_bits_user_sn_m5_0_a3 1106 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/do_enq_i_a3_0 1030 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46[0] 1174 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[12] 895 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf[8] 676 37
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_736 1034 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1055[0] 932 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_1296_0_a2_2 710 93
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram5_[2] 1460 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_9/_T_31 1365 81
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_rdFIFOWrData_2_sqmuxa 1226 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_9 1038 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[39] 1060 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.awe6 1434 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[51] 1669 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg[1] 712 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_4 861 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[13] 759 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s1_pc[11] 505 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIPQGQ[38] 1184 48
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv[56] 1570 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram0_[8] 930 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[20] 1123 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_4/value_1 1589 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[7] 1046 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[64] 917 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiReqValidReg_RNO_2 686 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[11] 778 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id_ram5_[2] 1478 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_cause_RNO[31] 667 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[25] 638 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[6] 1070 30
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/wrFIFORdAddr_cZ[1] 1443 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_23/q 846 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[22] 1641 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[30] 1175 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27_7[1] 917 33
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/HRDATA[11] 1519 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_3[29] 693 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[8] 1707 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/mem_xcpt_RNINPLJ1 803 63
set_location CoreTimer_C1_0/CoreTimer_C1_0/CtrlReg[1] 1410 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[37] 1139 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[0] 995 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[6] 841 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_1[28] 855 87
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[20] 1688 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/pstore1_addr[6] 933 49
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_0/R_ADDR_2_inst 1586 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[69] 538 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_2[14] 694 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[57] 1544 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/auto_out_a_bits_opcode_2_0_.m13 915 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[0] 990 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[21] 1268 34
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[5] 1485 28
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_35 1267 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_753[2] 1148 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[7] 720 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dscratch[19] 789 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_param_ram1_[2] 1332 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_558[2] 1074 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[47] 1281 33
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/AHBError_Z 1547 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor[6] 1015 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_16_0[12] 812 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_3_RNO 1035 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_6092_25 802 18
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_23 1111 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4[6] 689 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[61] 1158 109
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/currState[8] 1437 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/do_deq 1025 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151_RNISV0T3[12] 712 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[33] 1490 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_lsb_0[1] 798 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1[4] 860 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/m5_2_3 736 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/release_state_ns_0_a2[5] 910 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3327[7] 903 84
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_581 1323 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[22] 625 49
set_location CoreTimer_C0_0/CoreTimer_C0_0/NextCountPulse_iv 1475 33
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[20] 1310 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc_8[11] 783 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id[0][0] 1085 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/value_1 1010 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI50VP[25] 1615 57
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_171 1285 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_607_6[2] 846 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2_7[7] 889 18
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HRDATA_RNI5UJB[6] 1528 45
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/receive_full_int 1071 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[28] 622 141
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/state_0_sqmuxa_0 603 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[2] 973 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[39] 1490 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[2] 1285 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[14] 853 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_40_6_0_0 921 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI6N861[37] 1265 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data[26] 777 103
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5[30] 1538 48
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_1_iv_0_tz[10] 1262 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[10] 1047 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[3] 971 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171[29] 740 69
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_2[36] 1275 78
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_216 1322 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[39] 1545 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[59] 1772 85
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/clear_framing_error_en_1_sqmuxa_0_o2 1356 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/m0_0_03 1377 84
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[18].BUFD_BLK 650 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1[2] 982 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_64141_RNISKGB 916 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12[2] 991 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[14] 783 31
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HWDATA[8] 1230 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/resHi_0_RNO 866 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_user[0] 1192 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_r_bits_user_0_2[2] 1105 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_sn_m4_i_o2 886 57
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/SDATASELInt[0] 1306 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_17/q_RNO 756 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_76421_0_a2_RNI6BC81 881 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[16] 1294 63
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.haddr_incr[3] 1224 55
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_29_sqmuxa_1 1241 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[59] 1775 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55_7[7] 867 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[50] 1716 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/maybe_full 1202 121
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[9] 770 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45[5] 955 13
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1 578 122
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_0_i_a7_1[0] 1468 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_T_609_2.SUM[0] 1045 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI0H861[34] 1279 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_4[0] 948 135
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[42] 1668 82
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[33] 1330 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/tlb/ae_ld_array[5] 883 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[25] 1716 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[37] 1601 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18_7_i_m2[0] 698 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_len[0]_RNO[1] 983 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[12] 1676 82
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_251 1357 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[29] 1405 7
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_1_RNO[34] 1276 78
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_589 1373 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1[20] 840 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[8] 982 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171_1[27] 701 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_10[27] 951 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/_T_714_2 1035 33
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HBURSTInt_d_cnst_i_x3[1] 1443 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE_1/value_0_i_a6_0 1010 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[19] 937 85
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[44] 1324 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[17] 1071 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[9] 1078 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12[4] 993 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0s2 1045 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dscratch[23] 719 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_4[12] 977 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[23] 1102 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[23] 1698 91
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[10] 1165 85
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_717 1287 63
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[32] 1316 63
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.nxtState[2] 1199 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIUA2OC1[1] 1462 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data[18] 992 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_sn_m3_RNI7IFH2 984 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1[1] 854 81
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_0[3] 1303 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_5/ram[0][2] 1106 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_2753_7[1] 1031 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1[3] 879 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][26] 1232 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_5 751 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ctrl_stalld_1_0_a2_0_RNO_11 698 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_13_RNO[22] 950 18
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[1] 1283 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[24] 643 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram0_[2] 1472 61
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_459 1317 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full 947 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNILQ3GV[1] 1527 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[2] 929 109
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[20] 1061 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.awe5 1471 78
set_location CoreTimer_C1_0/CoreTimer_C1_0/Load[0] 1686 10
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.nxtState_cnst_0_4[0] 1180 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/value_1 962 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[12] 1685 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmactiveSync/MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_0/reg_0/q 202 55
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_validByteCntInt_d98_2 1454 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/ex_reg_rs_msb_0_6[22] 792 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21_7[3] 819 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_26[0] 932 90
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HADDRInt_d_2_sqmuxa_1 1155 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/probe_bits_address[8] 757 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/un1_value_4 1009 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNI1LRA4[27] 807 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[60] 1734 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[27] 1791 85
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_424 1362 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19[4] 855 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[26] 1778 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[3] 815 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54[3] 908 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/maybe_full 1353 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[41] 1587 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3_7[0] 819 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[27] 956 127
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_7[24] 978 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[47] 1777 64
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA[3] 1485 34
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.wrFIFORdAddr_d67_0_a3 1150 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[55] 1228 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/un1__T_294_1.SUM[0] 969 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram[0][5] 1361 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/auto_in_d_valid_i_o3 741 27
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_3[20] 1273 96
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/HADDR_d[7] 1251 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_data_tag[11] 865 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[11] 1135 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_179[9] 931 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[23] 1307 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_reg_rs_msb_0_6_i_m2_1[27] 796 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[5] 1259 60
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[16] 1377 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_0[3] 858 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_2992_u_i_0_a2_6 990 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIPHB4V[1] 1644 78
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/currState[5] 1102 85
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/HRDATA_3_d1_0_a2_RNIN9VQ 1553 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[13] 1371 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15_7[1] 630 51
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/HRDATA[19] 1315 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1219[3] 965 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[25] 1213 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/bypass_mux_2_3_cZ[1] 795 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[63] 1524 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[48] 1683 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_req_tag_11[5] 726 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mtvec[28] 665 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_0[19] 844 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/value 1236 91
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/hwdataReg[27] 1422 4
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d139 1214 96
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[17] 1771 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIR56GV2[2] 1531 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_last_ram2_[0] 1424 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[29] 1574 79
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_543 1302 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_8[23] 927 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI4L861[36] 1267 96
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[2] 1289 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[23] 776 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/un1_value_4 1010 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_1[29] 953 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9[5] 1040 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/m0_0_03_0_0 783 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_366 1350 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/rhs_sign 949 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[29] 1607 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[43] 916 60
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_84 1590 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shift_logic_1_1[7] 669 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNI9DBV_2[6] 652 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46[1] 904 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2230_NE_0 714 183
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[12] 1695 79
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[43] 1191 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_wfi_RNO 799 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNID0IKV2[0] 1525 90
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/SADDRSEL_i_0_o2_RNIO91F[8] 1122 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/pstore1_addr[10] 903 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_cZ[4] 807 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_0/q_RNO 629 39
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HWDATA[6] 1196 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536.N_14750_i 1066 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIDS47V[1] 1682 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram0_[0] 1282 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNI39NJ[29] 1007 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/id_rs_1_cZ[10] 793 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIT93CV2[0] 1611 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[18] 1489 88
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_396 1257 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_1[16] 675 63
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/beatCnt[1] 1420 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[14] 1003 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171_i_m2[4] 653 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_536_0[2] 1390 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[40] 1562 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE/ram[0][3] 1286 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_1[6] 836 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram3_[7] 1379 82
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UTDI 565 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_372_2_0_sqmuxa_0 1051 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_T_298_3[2] 1036 75
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_0_0[42] 1286 78
set_location CORERESET_PF_C0_0/CoreRESET_PF_C0_0/un1_D 677 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[10] 668 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/ramout[6] 1128 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_source[2] 1102 90
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m14 1337 54
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByteCnt_0_iv_0_RNID38M1[0] 1118 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292[1] 1131 70
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[59] 1586 52
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[13].BUFD_BLK 649 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18[2] 888 25
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[50] 1207 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_11[9] 1051 33
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv[31] 1117 117
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_23_i_a2_0_1[0] 1062 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1[7] 895 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[20] 1762 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22_7[1] 903 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1[7] 400 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/pstore2_addr[2] 823 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[3] 608 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/tlb/io_resp_cacheable_0_a2_1 729 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[2] 1610 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_2/un1_value_1_2 1273 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/int_rtc_tick 1138 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[33] 1091 4
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d[12] 1270 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mscratch[8] 839 67
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/currState[9] 1289 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/id_reg_fence_0_sqmuxa 752 87
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/SDATASELInt[5] 1204 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[28] 1004 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_pc[27] 830 70
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[14] 1489 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0__RNIS19P[30] 1358 60
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/LENReg_d_i_m2[3] 1128 138
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op2_1_cZ[20] 879 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_1495[2] 824 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_address[16] 982 61
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_74 1303 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[0] 1461 73
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.validByteCntInt_d_5_sqmuxa_2 1058 18
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/SDATASELInt[15] 1151 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[29] 1112 22
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_2_sqmuxa_3 1212 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_source[2] 1144 121
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_616[6] 1019 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/valid_4c 833 117
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[30] 1015 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram0_[4] 1241 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[53] 1777 58
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d141 1265 87
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_HADDRInt_d_3_sqmuxa_0 1443 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[16] 1124 72
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_validByteCntInt_d_0_sqmuxa_4 1141 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[7] 780 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1470[1] 968 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_i_1_RNIB0T15[12] 887 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_size[1] 987 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/enables_0_26 1158 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[6] 558 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/c_first_0_a2_4 965 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[18] 1466 97
set_location CoreTimer_C0_0/CoreTimer_C0_0/Count[11] 1397 7
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByteCnt_0_iv[9] 1335 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[28] 1431 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_1[27] 944 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI98QCV[1] 1562 75
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDRInt[24] 1436 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram1_[6] 1209 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1328_0[62] 910 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/wdata[17] 935 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8[6] 738 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNIUC661[24] 1191 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_2_0[12] 732 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[3] 814 69
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[5] 1568 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[122] 575 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[32] 1018 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI72VP[26] 1621 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/grantIsRefill_RNIK8NP3 879 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_8[5] 1000 12
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[9] 1446 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_victim_tag[8] 853 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_602 738 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1911[11] 1039 24
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv_2[49] 1361 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/io_cpu_replay_next_i_1_o2 880 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNIC87Q[26] 1017 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1[24] 907 45
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a6_0_1[1] 1287 51
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[38] 1311 72
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[30] 1576 49
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_124 1251 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/auto_out_a_bits_mask_0_1010_i_0_o3 1045 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37[6] 978 13
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv[9] 1298 96
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState[13] 1400 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[24] 1187 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/un1_s2_uncached_2 904 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[15] 721 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_17 1053 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[21] 1039 139
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[3] 1784 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[3] 694 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc[23] 948 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[27] 1278 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[24] 1798 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[3] 1529 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44_7[6] 941 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_154[16] 809 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[15] 1273 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[16] 987 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1[9] 848 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNIN1R04[25] 759 108
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/NxtPrdata_5_0[4] 1489 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_0[16] 700 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[1] 1240 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17[1] 912 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.awe3 1479 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[24] 1262 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[12] 1477 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3503_3_sqmuxa_0_a2 951 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_len[0][0] 1324 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_3/reg_0/q 845 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_2[24] 865 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/un1_ibuf_io_inst_0_bits_inst_bits_35_0_a2 654 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1739_d_RNI31CC1[2] 1001 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr[25] 834 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0__RNII22M[10] 1326 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33[7] 1016 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/probe_bits_address[17] 813 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_346_3_RNO 991 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/un2_DMSTATUSRdData_allnonexistentlto9 893 9
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByte_2_1_iv_3[2] 1311 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[62] 1693 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_pc[4] 763 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[17] 1124 43
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_103 1319 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/genblk1.axi_bridge/un1_conditioned_AWSIZE16_RNI4D221 1281 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_23_i_a2_0[0] 982 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id[0][1] 978 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[23] 1209 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[24] 1793 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[1] 1190 87
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg_d_i_m2[13] 1046 57
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_shift[1] 1348 100
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[0] 1592 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI7ESI[8] 1673 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROLNxt_hartsel_i_m3[3] 759 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_64 662 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[21] 963 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_1 1048 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[8] 957 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram4_[6] 1484 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15_7[4] 608 24
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_20_sqmuxa 1240 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[36] 990 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3292[8] 888 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[58] 1182 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[10] 1669 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s1_req_addr[6] 730 94
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][11] 1155 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[13] 1626 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/maybe_full_RNO 1367 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[1] 921 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[3] 1644 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_10_RNO[17] 937 24
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m61 1347 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[35] 1711 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[22] 817 132
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_0[20] 832 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram3_[4] 1442 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[26] 1791 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata[27] 801 69
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_240 1355 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[15] 1697 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc_8[6] 814 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_940_7[0] 1015 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferWrEnMaybe_12 829 21
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/last_bit[1] 1630 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiReqReg_data[28] 1021 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_hartsel[7] 862 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor_6[15] 910 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_36141 854 12
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HADDRInt[20] 1219 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram3_[7] 1381 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[49] 1602 61
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/SDATASELInt_RNO[5] 1194 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[31] 1646 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[43] 1657 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[34] 1046 61
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[45] 1189 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[22] 1010 69
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_1_iv_0_tz[32] 1244 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full_RNO 933 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.awe7 1478 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_44021 915 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37_7[7] 982 12
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_beatCnt_1_1.beatCnt_d_i_o4_0[2] 1457 54
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/AHBWrDone_d2 1224 97
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/hwdataReg[30] 1673 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[8] 705 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[5] 1260 31
set_location CoreTimer_C0_0/CoreTimer_C0_0/IntClrEn_0_a2_0 1432 36
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_o2[0] 1021 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_a3[30] 1144 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram1_[3] 1013 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_817[1] 1229 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/enables_0_24 1204 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/logic$[26] 999 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[52] 1799 64
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1[6] 1617 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14_7_i_m2[3] 903 21
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_validByteCntInt_d_3_sqmuxa_1_0 899 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[22] 703 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[1] 1204 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37[2] 952 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[24] 1103 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIO1HV[62] 1534 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[11] 1101 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[18] 861 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1919[16] 1046 21
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_3[38] 1571 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[28] 1006 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferWrEnMaybe_24 824 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor_6[28] 1021 105
set_location CoreTimer_C1_0/CoreTimer_C1_0/Count[25] 1647 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[20] 1703 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[31] 668 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_xcpt_if_u 901 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_645_v_0[5] 1069 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_extra[0][3] 852 10
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_2 1292 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49_7[4] 972 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/un1__T_533 957 39
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_257 1305 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mtvec_RNO[4] 710 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[33] 1368 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/_T_205_0_a2_RNIO2JJ1 721 24
set_location CoreTimer_C0_0/CoreTimer_C0_0/IntClr 1497 10
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d[27] 1284 87
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_770 1316 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc_8[22] 928 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[36] 1708 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_1[20] 978 84
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_22_sqmuxa 1489 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[57] 1101 85
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[50] 1340 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[25] 1686 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/un1__GEN_265_i_1 794 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_1[8] 969 93
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[4] 900 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/un2__T_102620lto11_3 846 18
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/rdAddrReg[1] 1149 55
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_wrFIFORdAddr_d18_0 1453 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram7_[2] 1430 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIOTCV[44] 1289 30
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/AHBWrTranPend_d2 1370 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op2_1_cZ[14] 849 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_93_23 806 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/valid_m2_0 638 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[26] 652 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/debugInterrupts/reg_0/q_RNO 766 24
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg[22] 993 109
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41[3] 647 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[61] 1117 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[29] 823 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[17] 956 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram0_[2] 1014 73
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[5].BUFD_BLK 628 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_7/do_enq_0_a3 1136 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_strb[6] 1043 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_6/ram[0][2] 1107 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[14] 684 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/m0_0_03_2_0 780 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[0] 1088 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/un1_value_1_2 1040 63
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/count[4] 748 148
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[10] 1011 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr[12] 856 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor_6[7] 908 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9[1] 1003 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_618_RNIOF2V4 1030 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/un1__T_2713 903 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[7] 1545 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[17] 1670 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[45] 1071 60
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_validByteCntInt_d_0_sqmuxa 1145 81
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_4[26] 1432 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_2[5] 838 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op2_1_cZ[18] 839 99
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5[12] 1482 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[17] 1181 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[23] 1037 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr[11] 488 121
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/un1_value_4 1120 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[29] 666 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[16] 1024 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data[23] 653 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_2/reg_0/q 965 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/auto_in_0_a_ready_i 854 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/io_out[0] 758 129
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNILKEQ[27] 1124 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[27] 1134 30
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/nxtState_0_sqmuxa_9 1410 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/state_srsts_0_a2[5] 869 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/insn_ret 793 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1172[5] 749 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[37] 1622 58
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[48] 1198 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0_7_i_m2[6] 1120 36
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_0_i_o7_1[10] 1468 48
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[21] 1651 79
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[32] 1048 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[12] 1435 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_403_1 1044 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.awe5 1477 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram4_[7] 1509 109
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_145 1324 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/wdata[31] 704 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/value_1[0] 1408 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[29] 1551 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1336[55] 843 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[29] 719 121
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[24] 1148 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_1/reg_0/q 1013 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_param_ram1_[10] 1410 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNIM4661[20] 1176 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[75] 658 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp_ram_resp_ram1_[1] 1322 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_cZ[25] 884 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[5] 967 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[25] 1708 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[23] 1586 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram3_[4] 1419 64
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv[51] 1240 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[17] 827 70
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/currState_ns_i_a5_0_0_a2[0] 1010 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[22] 1080 45
set_location CoreTimer_C1_0/CoreTimer_C1_0/NextCountPulse_0_sqmuxa_6_0_a2 1394 33
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HADDRInt_d_0_sqmuxa_10 1154 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_5_RNO_0 1068 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_888[1] 941 36
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1[0] 1581 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/saved_address[8] 967 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17_7[2] 926 18
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDRInt[23] 1330 73
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[51] 1460 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr_m1_1[12] 853 69
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_UIREG_4 437 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_cZ[12] 760 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[10] 1394 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[24] 1765 85
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_shift[0] 1497 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_150[9] 807 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_609_2.SUM[0] 1323 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram0_[4] 1397 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id_ram7_[0] 1537 106
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[9].BUFD_BLK 627 21
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.nxtState_cnst_0_3[2] 1192 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_969_0_a2 721 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[34] 876 61
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_0[0] 1266 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_36 651 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[9] 1535 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[48] 1342 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_1[5] 987 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[25] 1230 7
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_0_iv[39] 1246 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[44] 1620 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55_7[6] 908 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[4] 967 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][41] 1269 13
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.last_nibble[3] 1241 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/io_deq_bits_address[7] 819 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[20] 954 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40[7] 1143 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[27] 1304 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[17] 1480 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIQMMM[30] 1014 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[38] 1361 43
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_448 1069 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_3[7] 721 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[27] 689 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[39] 1590 61
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[4] 1466 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[63] 1085 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/lrscAddr[11] 850 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_inst[9] 751 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/uncachedReqs_0_tag[5] 913 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[45] 1262 30
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrEn_cnst_i_a8_1_1_0 1337 57
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDR_cZ[28] 1325 42
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_133 1200 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[7] 1423 109
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrAddr_d_1_sqmuxa_2 1467 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_1_control_tmatch_0_sqmuxa_RNI5P71 825 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_0/reg_0/q_RNIQQ221 763 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_98_0_s_32_RNIM6K8 870 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1911[13] 1024 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[48] 1658 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/in1_xor_in2[3] 886 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[5] 1482 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_1[29] 943 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[39] 1595 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[62] 1171 52
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_320 1515 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3027[6] 1060 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[60] 1789 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[13] 678 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[8] 1291 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50[3] 904 22
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[40] 1606 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0__RNI6MKT[8] 1345 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/maybe_full 1147 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_b_bits_user_1[0] 1097 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_rs2[9] 986 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[27] 1032 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[33] 1484 64
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/SDATASELInt_RNO[9] 1390 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIPUKQ[56] 1144 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1639.ALTB[0] 1053 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[36] 1773 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/m0_0_03_1_0 787 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][56] 1095 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[9] 1173 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[42] 922 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[5] 780 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[47] 1040 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[0] 1354 7
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/state7 441 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[21] 1649 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SINK/MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W1_D3/sync_2 732 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[55] 1454 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[31] 654 94
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[62] 1703 91
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/HADDR_0_a2[5] 1215 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0_1[29] 788 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_935_0 722 132
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_2_0[11] 716 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[21] 1063 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][16] 1315 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferAccess_i_a5_0_10 728 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_last_ram7_[0] 1407 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[7] 773 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/auto_in_d_valid_0_a2 1154 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[4] 1127 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[10] 992 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_64 849 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[12] 553 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[10] 720 34
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5[31] 1537 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_0[0] 794 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[44] 1700 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNIV9AA_2[10] 665 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[31] 1428 73
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByteCnt_d_2_sqmuxa 1323 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4[29] 752 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1_7[2] 949 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_184 825 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1316 742 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc_8[10] 812 57
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByteCnt_d_2_sqmuxa_8_iv[0] 1322 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[21] 1128 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/idcodeChain/regs_3_1 622 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ctrl_killd_0 774 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[3] 1640 85
set_location CoreTimer_C1_0/CoreTimer_C1_0/Count[0] 1579 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mstatus_mie 900 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram1__RNILTHK[5] 1236 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram2_[7] 1443 82
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[40] 1483 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0__RNIAP2M[9] 1075 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/blockUncachedGrant_RNIQI542 840 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_0/reg_0/q_RNIICI7 710 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[19] 1121 109
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_1/ram[0][0] 1030 136
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIJVP1V2[2] 1602 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_2[6] 970 9
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_140 1261 111
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/nextHaddrReg[5] 1514 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[4] 1451 76
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[29] 1481 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[18] 1190 64
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/AHBWrDone_edge 989 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/ex_ctrl_csr_3_cZ[0] 751 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[50] 1791 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151_RNIEB4E1[2] 824 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[48] 1634 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[13] 1121 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNIOT5C[28] 1114 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/CO1 1010 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33_7[0] 1017 15
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4_0[18] 1561 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_284 1198 60
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv[39] 1369 105
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDR_cZ[1] 1396 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3_7[1] 936 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_user[0][4] 1220 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI0D461[16] 1182 99
set_location CoreTimer_C1_0/CoreTimer_C1_0/un2_CountIsZero_0_o2_27 1501 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ctrl_stalld_1_0_a2_0_RNO_8 702 102
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m13_2_1_0 1249 87
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[5] 1577 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr[31] 863 7
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HRDATA_RNIV6NC[8] 1555 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_307 1069 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/a/maybe_full 933 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/probe_bits_address[27] 1141 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/m2_0_03_2 805 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[19] 1145 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48_7_i_m2[1] 610 18
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[13] 1286 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[19] 1715 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[6] 937 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_reg_rs_lsb_1_6_i_a2_0_RNIQQA11[0] 784 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_mask[1] 1144 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_536_0[3] 1057 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[11] 1200 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[25] 1706 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43_7[3] 904 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram0__RNIQ7431[5] 1007 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[17] 1600 100
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_2_1[0] 1228 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_10[25] 1044 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_925_2_RNO 803 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_rs2[31] 971 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[9] 1120 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[0] 1066 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram1_[3] 1056 58
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_381 1261 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/io_out[18] 810 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[20] 1146 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2192_cZ[17] 794 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[50] 1377 54
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HBURSTInt_d_4_1[1] 1446 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8_7[3] 758 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37_7[3] 865 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[2] 821 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[7] 797 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_453_5 1020 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[27] 615 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[38] 679 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[27] 1109 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_1[15] 930 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNILMGQ[36] 1097 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[22] 1630 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/_T_26_i_o3 736 48
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.validByteCntInt_d_5_sqmuxa_1 1130 78
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[5].BUFD_BLK 626 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[54] 1429 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[32] 1085 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_989 952 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/io_deq_valid 951 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292[9] 960 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_2992_u_i_a5_1_0_0_a2_RNI23G82 926 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_id_ram4_[2] 1418 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dscratch[10] 831 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[6] 1714 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49_7[0] 979 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/_GEN_67_6 1032 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171_1[31] 753 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_96 670 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI961Q[36] 1517 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[8] 1730 88
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_rdFIFOWrEn_1_sqmuxa_tz 1227 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[15] 1016 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIGJAV[31] 1303 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[17] 1076 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[1] 925 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_inst[11] 725 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292_lm_0[4] 1031 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[18] 1406 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr[19] 751 142
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[15] 1728 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][61] 1401 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_10[18] 805 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/ridx_bin/reg_0/q 742 28
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[6].BUFD_BLK 627 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/tlb/N_1852_i 899 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[49] 1612 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[5] 651 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[6] 1447 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[6] 1073 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_reg_rs_lsb_1_6_i_m2_2[1] 791 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[45] 1568 70
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrAddrReg[1] 1564 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNI7KEI[23] 859 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[22] 875 27
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/beatCnt[2] 1047 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_strb[0][1] 1050 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/id_rs_1_cZ[24] 850 87
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/LENReg_RNIIME91[3] 1084 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_T_1655[0] 1052 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3[1] 936 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[57] 1536 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNIOPENG[31] 971 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_669[2] 1318 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_11[23] 785 54
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes18_1_0 1035 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_1[14] 827 87
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/nxtState_0_sqmuxa_12 1407 48
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/SADDRSEL_i_o2[9] 1333 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_flush_valid_pre_tag_ecc_RNI2NRA1 910 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_372_2_0_sqmuxa_1 1032 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[42] 1156 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI94VP[27] 1510 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op2_1_cZ[26] 853 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[4] 1755 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1476[6] 1003 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_169[14] 832 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_strb[6] 1262 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/a/ram_source[0][1] 1221 142
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][40] 1129 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIDIKQ[50] 1169 54
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.N_757_i_i 1470 27
set_location CoreGPIO_OUT_C0_0/CoreGPIO_OUT_C0_0/GPOUT_reg_0_sqmuxa_0_a2 1431 36
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByte_2_0_iv[5] 1050 87
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HWDATA[20] 1214 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram2_[4] 1441 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[29] 1162 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[33] 1460 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/valid_reg/reg_0/q 734 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[48] 1650 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIJJNCV2[0] 1568 87
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[3] 1318 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/enables_0_11 1114 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_53421 901 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1[11] 963 93
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_3 1334 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_pc[17] 910 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv[11] 967 129
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI25SRC1[1] 1610 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_641[21] 1070 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_0[6] 962 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data[25] 797 27
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[5] 1578 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_36101 848 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][42] 1296 31
set_location CoreAPB3_C0_0/CoreAPB3_C0_0/u_mux_p_to_b3/PRDATA_0_iv_0[9] 1490 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_xcpt 699 28
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[43] 1442 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32_7[6] 954 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_17[24] 987 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[14] 1254 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[14] 935 58
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_0_i_a7[8] 1466 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/in1_xor_in2[2] 831 111
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_9_sqmuxa_0 1540 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_120 663 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[29] 1052 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_609_RNO[2] 973 63
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HADDRInt[8] 1236 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/un1_value_1_2 1392 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3238_ae_ld 883 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151_RNIAPRH[14] 701 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1927[36] 844 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_935_0_0 754 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_161[0] 841 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_2[4] 995 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNI7UUN8[31] 782 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_7[2] 981 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_36061_RNIVB3H 1030 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_cZ[10] 714 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[0] 1121 19
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[5] 1325 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1854_1_0[11] 820 123
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[27] 1117 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data[8] 641 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram0__RNINF941[3] 1244 36
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_16_sqmuxa 1488 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[23] 637 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[19] 529 58
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_URSTB 627 12
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_i_a2_5 1374 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[0] 696 90
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_state_ns_1_0_.N_440_i 1469 24
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/beatCnt[5] 1282 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[25] 1693 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_685_3 780 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[9] 1076 82
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[45] 1177 121
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_596 1379 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_170 781 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_data[7] 919 136
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[30] 469 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_161[13] 819 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[21] 1117 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][57] 1128 49
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[19].BUFD_BLK 648 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[26] 1445 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6_7[4] 966 21
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/currState[10] 1477 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_data_tag[10] 859 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dcsr_prv_0_sqmuxa_RNI6J9D 838 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_inst[17] 741 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[6] 1723 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/bypass_mux_2_3_cZ[16] 802 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_294_7[3] 1015 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/maybe_full_RNO 1192 60
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[23] 1286 12
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_1_iv[5] 1243 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_T_298_7[1] 1042 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_data[22] 697 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[63] 1506 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1186[0] 923 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data[3] 782 106
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG3_9 1313 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIH19AV[1] 1671 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[42] 1694 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][27] 1006 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram5_[3] 1427 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[23] 718 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[16] 1633 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[18] 762 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[26] 1765 67
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_129 1083 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/a_data_Z[6] 886 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id_ram3_[0] 1488 85
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA_RNO[28] 1509 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[1] 958 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[15] 950 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_377_4_13_0_2 978 99
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[14] 1526 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[1] 908 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[4] 939 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram0_[7] 1265 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op2_1_0_13 880 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_74381 857 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[58] 1045 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_43 637 66
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/AHBWrTranPend_d2 1004 130
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/value_1_0_i_x2 930 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIFEEQ[24] 1059 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[7] 723 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[13] 1689 91
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[13].BUFD_BLK 652 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3327[20] 914 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/pstore2_storegen_mask[3] 933 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1911[14] 1026 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[16] 1155 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[27] 1788 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[18] 1096 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_7[0] 996 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24[0] 980 4
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByteCnt_d_1_sqmuxa 1357 45
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[24] 1106 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_35 626 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[10] 923 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferAccess_i_a5_0_3 799 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1638_0 894 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr_m1_1[11] 852 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[17] 894 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIF4MLV2[2] 1561 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_opcode_ram1_[1] 1034 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536.m78 1061 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1__RNIV64L[7] 1206 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[23] 1161 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_221_0_state_9_iv[1] 948 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mscratch[28] 684 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/probe_bits_address[30] 745 31
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d[24] 1501 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[10] 1656 76
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/currState[3] 1243 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[13] 860 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/pstore1_addr[9] 751 121
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[17] 1139 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s1_valid_s 668 93
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_rdFIFOWrEn_0_sqmuxa_3 1476 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_16/q_RNO 764 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4[10] 796 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/reg_RW0_ren_2_i_a2_0 867 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_154[22] 813 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51_7[3] 866 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[17] 1613 58
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_shift_RNO[6] 1455 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/d_first_2_3 911 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_622_4_0_0 745 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_10[21] 1001 48
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/nxtState_cnst_0_3[2] 1433 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[20] 1208 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIDQN01[8] 1173 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_904_0_a2_1 751 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[49] 1206 139
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/io_out[28] 819 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[12] 1684 79
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/IDReg_d[0] 1351 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[60] 1722 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[31] 1107 48
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/currState_ns_0[8] 1210 75
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_573 1369 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[61] 1736 46
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[23] 1662 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[2] 1163 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[62] 1299 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNI7FSJ[17] 1053 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[61] 667 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[61] 1585 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_pc[12] 499 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_inst[28] 746 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[22] 1028 21
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_validByteCntInt_d38_1 1119 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1094[3] 726 63
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_WSRTBAddrOffset/addrOffset_i_o5[2] 1265 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_645_v[12] 1073 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[113] 623 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[27] 830 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[61] 1539 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc[12] 592 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151[18] 858 118
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_resumereq_ldmx 654 24
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/validByteCnt_d_1_sqmuxa_1_1 1298 48
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg[24] 1315 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[20] 1689 64
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/beatCnt[3] 1218 118
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/release_ack_wait_0_sqmuxa_1_0_a2_1 931 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[7] 498 109
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un3__T_5203 1010 30
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_1_iv[14] 1240 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc[13] 688 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[10] 1670 88
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_0_0[56] 1239 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram1_[12] 1062 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIN83O[5] 966 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[41] 1526 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_reg_rs_msb_0_6_i_m2[24] 771 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/_T_1706_1 1011 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_34 631 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[49] 593 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ready 738 12
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[25] 1695 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43_7[7] 903 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_53501_RNITI3O 878 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3[5] 859 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data[14] 792 24
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m51_2_0 1067 60
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/un10_countnext_c4 623 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_pc[14] 900 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_last_ram4_[0] 1430 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[53] 1789 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[32] 1478 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[12] 1656 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_inst[21] 834 100
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_1_iv[18] 1293 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmactiveSync/MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_2/reg_0/q 807 43
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[18] 1156 130
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1328_0[42] 914 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[22] 1084 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][36] 914 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[5] 1166 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[25] 1084 36
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbsram_addr_t[1] 1163 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6_7[0] 916 33
set_location CoreTimer_C0_0/CoreTimer_C0_0/Count[31] 1492 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[23] 860 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0__RNI4KKT[7] 1292 54
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[41] 1317 118
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE_1/value 996 58
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByte_2_0_iv[6] 1310 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[56] 878 97
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[32] 1513 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[51] 1690 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[43] 1598 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[41] 745 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/maxDevs_0_RNITRKS_2[0] 1085 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_11[22] 989 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[43] 1674 97
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_1[27] 1271 87
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_550 1162 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[98] 621 75
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/iPRDATA[6] 1316 43
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg[0] 977 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[46] 1573 91
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/nextHaddrReg[7] 1523 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[9] 798 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[14] 1446 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id_ram0_[0] 1474 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[14] 1486 78
set_location CoreTimer_C1_0/CoreTimer_C1_0/TimerPre[2] 1410 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[35] 1714 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram0_[5] 1420 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[29] 1260 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_id_ram3_[1] 1411 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_data_tag[16] 882 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI741Q[35] 1544 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[63] 1502 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s1_req_addr[10] 836 130
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/nextHaddrReg[3] 1417 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_188_1 813 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[11] 1115 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27_7[7] 902 30
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/AHBRdTranPend 1265 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/_T_22 938 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[43] 1247 33
set_location CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/m70_0 1544 36
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[53] 1289 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1[10] 849 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1314 685 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536.N_14758_i 1071 15
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/state_RNO_0[3] 607 9
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByteCnt_iv_2_RNO_0[3] 1314 51
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_1[29] 1267 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_377_0_9_0_1 1072 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[20] 970 34
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/count_19_0_iv_0_a2[4] 619 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1316_0 600 78
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/validByteCntInt[4] 1039 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[61] 1534 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id_ram0_[2] 1434 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[9] 1130 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/bypass_mux_2_3_cZ[27] 800 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram1_[6] 976 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_31 669 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_136[9] 1081 118
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dscratch[2] 929 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[55] 1156 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[28] 1247 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1102[1] 826 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIU5FV[56] 1298 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_1[0] 968 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[72] 1149 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[12] 828 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[1] 1328 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_0[9] 868 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_data[4] 1107 100
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/validByteCnt_Z[8] 1342 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[5] 988 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_reg_rs_msb_0_6_i_m2[26] 745 117
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_2[11] 971 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_13[27] 956 27
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_18_sqmuxa 1235 96
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDRInt[1] 1325 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[22] 1288 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/maybe_full_RNO 1397 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[23] 1699 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_23_6_0_0 680 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[56] 1080 133
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171_1[25] 732 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[57] 654 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_awe1 1378 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_3/do_enq_0_a3 1070 87
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[47] 1153 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2_7_i_m2[1] 891 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0__RNITJIP[21] 1154 9
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[43] 1298 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19_7[1] 1198 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_sn_m6_i_o2_RNILAQ96 868 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_724_0_RNIG74T 1031 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_data_tag[5] 860 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[4] 880 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/m2_0_2 966 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiReqValidReg_RNO_1 746 24
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_beatCnt_d_1_sqmuxa_1_0 1189 75
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/validByteCnt_d_1_sqmuxa_0_0 1381 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIH23O[2] 980 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_6[19] 938 18
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_bit_cnt[2] 1449 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0__RNISV6P[21] 1224 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[54] 1491 82
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/HWDATA_0_a2[28] 1310 72
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2[11] 1304 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[22] 1624 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_T_567_2.SUM[0] 1046 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[11] 967 130
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/reg_RW0_addr_0[6] 941 117
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_14_v_RNI5R261_0[24] 782 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102653 839 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data[25] 778 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151[25] 831 124
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[1] 829 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[25] 1755 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[22] 1029 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_reg_rs_lsb_0_8_iv_0_a2_0[1] 799 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151[14] 678 130
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram0_[5] 1327 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38_7[2] 901 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ctrl_stalld_1_0_a2_0_RNO_2 686 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s1_req_addr[17] 749 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[26] 1802 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[0] 762 31
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/hwdataReg[7] 1119 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[18] 912 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram1_[9] 933 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_5[26] 1095 27
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[37] 1172 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[30] 1693 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIFKKQ[51] 1259 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram4_[4] 1410 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1[4] 1006 22
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/currState_RNO_0[10] 1403 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[35] 1726 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_opcode_ram0_[1] 1052 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[51] 1720 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49_7[6] 974 12
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA[6] 1608 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[42] 1683 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[5] 779 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/in1_xor_in2[12] 687 69
set_location CoreTimer_C0_0/CoreTimer_C0_0/Count[15] 1618 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22[5] 900 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNIFIPP3[21] 771 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[13] 1049 45
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv[45] 1304 90
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXIOutReg/BRESP[1] 1347 139
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[44] 1643 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[50] 1790 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_inst[9] 928 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[49] 1547 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[0] 1526 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[1] 1429 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_a3_RNIDS611[5] 1005 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_451[5] 1198 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_T_428 1131 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[2] 1240 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[5] 981 52
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_270 1276 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/in1_xor_in2[1] 824 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_553[0] 1069 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[27] 696 94
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/q 708 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2293_3_3 1077 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[10] 711 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram1_[4] 967 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15_7[7] 854 21
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d_2[7] 1272 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shift_logic_0[18] 822 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34[6] 1263 37
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/beatCnt[0] 1420 34
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[60] 1319 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3319 911 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[49] 1538 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram1__RNIR9AJ[2] 1468 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3503_3_sqmuxa_0_a2_0 957 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_294[2] 1020 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[51] 1669 61
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.m5 1182 69
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/HRDATA[21] 1336 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4[5] 649 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIJGCQ[17] 1165 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1[22] 1051 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_cZ[1] 815 81
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/validByteCnt_RNIFI8G[0] 1117 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_2[11] 863 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[30] 1764 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[56] 1520 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[21] 1142 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram1_[6] 1065 58
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/state93_0_a2_a0_RNIQJ3Q1 591 9
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_95 1334 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_inst[29] 751 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNI627Q[23] 844 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram1__RNIEG6V[2] 1305 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[20] 1078 118
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[6] 871 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv[15] 911 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/_T_1417_0_a2 1069 84
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_768 1297 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[40] 1092 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[25] 1020 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id_ram6_[0] 1443 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[16] 690 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[25] 898 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_2/maybe_full_RNIA0R51 1141 87
set_location CoreTimer_C0_0/CoreTimer_C0_0/PrdataNext_1_iv_i_a2_4[0] 1462 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[9] 642 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_2638_9 980 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[11] 960 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[41] 766 40
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/parity_err_1_sqmuxa_i_a2_0 1456 27
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_state_ns_1_0_.m16_i_a2_3 1472 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_12_RNO[5] 998 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/value_1_RNO[2] 1358 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram0__RNIECK84_0[3] 1289 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiReqValidReg 798 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata[21] 1113 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNIV9AA_0[10] 667 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1502[7] 876 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[20] 1679 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id_ram5_[1] 1436 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9_7[0] 920 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/un1_m_interrupts 800 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_10[16] 936 24
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[24] 1502 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/_T_1315 1009 57
set_location CoreTimer_C1_0/CoreTimer_C1_0/Count[16] 1423 4
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv_1[48] 1317 87
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HWDATA[2] 1242 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_1[14] 1016 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/genblk1.axi_bridge/conditioned_WSTRB_0_0_sqmuxa_RNIKJ5M 1059 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_179[16] 924 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.awe0 1393 63
set_location CoreTimer_C0_0/CoreTimer_C0_0/Count[1] 1598 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[31] 1150 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_r_bits_user_0_2[3] 1106 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[25] 1083 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dtmInfoChain/regs_7 782 13
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/wrFIFORdAddr_d_0_sqmuxa_5 1457 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_16 640 72
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_1[52] 1588 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[55] 1312 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[0] 881 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46[4] 666 31
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_wrFIFORdAddr_d113_5_i_o5_1 1057 60
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_157 1165 63
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_226 1312 81
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[30] 1054 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[19] 565 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[8] 773 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_1542 759 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_780[1] 1274 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_id.awe4 1429 75
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[0] 1194 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/un1_RW0_wmask_1_i_m3 931 78
set_location CoreTimer_C0_0/CoreTimer_C0_0/CtrlReg_RNIVUIT[1] 1472 6
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_604 1499 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_801[2] 946 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][37] 1320 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[40] 1055 124
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc[14] 700 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[59] 1738 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1__RNIHJ4V[17] 1123 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/resumeReqRegs_0_RNO 810 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/value_1[2] 1624 136
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[5] 1585 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39[7] 920 31
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv[52] 1581 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1172_7_1[0] 843 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36[3] 755 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[29] 1217 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[32] 1486 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_10_RNO[2] 980 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[1] 947 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_122_RNIKHA5 1053 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_inst[27] 1327 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[8] 1709 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_pc[10] 870 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_0[2] 913 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[63] 1851 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[0] 955 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dscratch[6] 899 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1082_1[8] 831 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNIP52S[28] 780 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[29] 665 69
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HRDATA_RNICLVL[14] 1518 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[46] 1555 85
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[27].BUFD_BLK 702 24
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[58] 1476 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[56] 1003 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[34] 1262 151
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_401 1125 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[6] 1713 67
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/raddr_c_6[0] 1142 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_req_typ_11[0] 839 132
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr_m1_2[8] 683 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[57] 1583 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89297_RNIPETB 866 9
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv[3] 1327 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[40] 1092 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr_m1_2[2] 902 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s2_pc_RNO[31] 934 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[6] 1050 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1055[1] 901 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4_7[4] 987 6
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_validByteCntInt_d21_2_1 1394 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23_7[0] 905 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/un3__T_1574 942 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/logic$[22] 972 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/id_bypass_src_0_0_1 739 90
set_location CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/m21_0_0 1336 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102628 832 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[55] 1313 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[24] 691 54
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_727 1373 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/auto_out_a_valid 976 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52[2] 1036 7
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA_RNO[4] 1494 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[12] 1065 82
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0[40] 1491 51
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UIREG_5 420 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIQ4TQC1[1] 1709 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_source[2] 1131 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151_RNIJMNA[26] 698 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[37] 1542 91
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[3] 1273 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1__RNIU7RN[10] 1226 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_4_RNO[28] 929 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram0_[6] 971 25
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA_RNO[15] 1411 6
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDRInt[28] 1485 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_221_0_state[0] 855 43
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/SDATASELInt[1] 1156 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[38] 1528 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[60] 1265 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[6] 1708 64
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/validByteCnt_d_4_sqmuxa_2 1335 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6[0] 911 49
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/HRDATA_3[24] 1539 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/lrscAddr[24] 857 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_841 826 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_156 841 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[16] 962 61
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/un1_tckgo_2_sqmuxa_RNIHQ9S1 602 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[4] 597 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/_T_1155 1022 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1299 849 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1929_0[42] 1002 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/genblk1.axi_bridge/un1_conditioned_AWSIZE_016_RNI8TSL 1150 48
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDRInt[0] 1149 58
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByteCnt_iv_1_RNO_0[1] 1313 51
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_3_0[32] 1220 60
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/stop_strobe_1_sqmuxa_0_a2_0_a2 1567 42
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[41] 1197 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_source[0] 1101 91
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/beatCnt[3] 1372 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52[4] 860 34
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.un1_genblk1.wrap_cond_2_3 1238 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/logic$[7] 950 87
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_766 1069 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/blockUncachedGrant_RNI3S2O 839 72
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[28].BUFD_BLK 834 36
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_1_sqmuxa_1 1479 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3327_2[8] 902 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s1_req_addr[25] 859 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_829_1.CO1 1338 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[3] 817 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[37] 1610 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiAbstractDataWrEnMaybe_0_0_a2_RNIRHNQ 841 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[29] 1522 73
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv_0_0[58] 1189 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/neg_out_7_iv 870 102
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_478 1046 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_837_0 867 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27_7[3] 901 30
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/HRDATA[29] 1322 46
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[42] 1431 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_b_bits_user[5] 1093 87
set_location CoreTimer_C1_0/CoreTimer_C1_0/NextCountPulse_0_sqmuxa_3_0_a2_1 1419 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/io_out[14] 724 75
set_location CoreTimer_C0_0/CoreTimer_C0_0/Load[23] 1639 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mtvec[19] 756 103
set_location CoreTimer_C1_0/CoreTimer_C1_0/PreScale[7] 1290 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferAccess_i_a5_0_7 806 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_0[17] 837 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_616_7_0[6] 1019 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[22] 1633 7
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByte_2_0_iv[3] 1312 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[4] 1118 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[10] 1117 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNIMKMB8[25] 795 111
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[21] 1302 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/ex_reg_rs_msb_0_6[7] 661 78
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/HRDATA[12] 1541 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/_T_113 754 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_ctrl_fence_i 747 118
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/HRDATA[1] 1372 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[13] 902 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][50] 1501 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_644_1_v[23] 1056 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_2[2] 868 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_source[0] 1082 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNI08FV[57] 1304 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata[9] 944 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[11] 1504 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_1593_i_0_o2 744 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[7] 1675 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[50] 753 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/ctrl_stalld_6 736 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/value[1] 847 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[18] 950 139
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[12] 1188 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[6] 884 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[9] 1646 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_74261_RNIIRAF 914 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_377_2_11_0 1078 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_2/reg_0/q 420 121
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35[4] 870 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/rf_waddr_1_cZ[3] 765 90
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_addrOffset_1[1] 1027 90
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.nxtState_cnst_0_a2_1[0] 1179 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_372_2_0_sqmuxa 1037 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[46] 1611 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dtmInfoChain/regs_4 838 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_0[25] 986 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_1_control_tmatch[1] 831 73
set_location CoreTimer_C1_0/CoreTimer_C1_0/Count[3] 1418 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[60] 1796 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_1/reg_0/q 593 10
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/rdFIFORdAddr_i_a2[1] 1275 99
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_validByteCntInt_d_3_sqmuxa_1 1408 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/un3__T_2130_1 765 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_address[17] 882 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1[7] 867 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[19] 1737 79
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_1[50] 1560 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_372_3_0_sqmuxa_1 1037 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI301Q[33] 1413 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39[3] 695 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_3 972 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[29] 1595 73
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/currState[1] 1458 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][11] 978 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_64141 914 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_1[26] 726 84
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_788 1345 72
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_289 1481 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNIB4VU[11] 980 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[48] 1712 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[23] 682 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[8] 1553 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[22] 1080 48
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32_m[21] 1601 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[14] 1648 76
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_8_sqmuxa 1478 42
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a6_1_0[1] 1020 57
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/HSIZE_d[0] 1224 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiReqReg_op[0] 925 43
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/raddr_c_6[15] 1267 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/ram_param.SystemBus_slave_TLBuffer.Queue_5.ram_param_ram0__RNIL69O[8] 1071 90
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_170 1421 90
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByte_2_0_iv_0[4] 1108 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/value_1_RNO[2] 1414 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_179[11] 935 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/auto_out_1_a_bits_mask[2] 947 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIN6HMV2[2] 1533 78
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/hwdataReg[9] 1242 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/reg_RW0_addr[0] 968 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/_GEN_60_sn_m2_e 1010 33
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/RVALIDOut_i_o3_i_a2 1118 75
set_location CoreAPB3_C0_0/CoreAPB3_C0_0/u_mux_p_to_b3/PSELSBUS_0_a2[1] 1476 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0__RNI245P[15] 1249 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[5] 1439 70
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[8] 1535 55
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/hwdataReg[1] 1283 4
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv[36] 1266 78
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/nxtState[1] 1458 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[37] 1173 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[12] 1251 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNINMFU[8] 981 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data[1] 733 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22_7[6] 907 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_user[2] 1101 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/wdata[13] 670 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_12 1038 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_last 1046 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_data[31] 595 37
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_3[5] 1573 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2391[37] 1056 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_8/ram[0][4] 1079 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/_T_448_4 1060 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[63] 1496 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[26] 1105 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_2[5] 855 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[62] 1696 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/nextActiveInstruction[3] 711 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/io_out[16] 888 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28[3] 971 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[19] 1714 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[39] 1536 73
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/controlReg1[4] 1297 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_9/maybe_full_RNO 1084 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_0_RNO 816 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_16[25] 818 24
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[21] 1601 46
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[12] 1516 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[10] 1473 79
set_location CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/xhdl1.GEN_BITS_0_.gpin3_RNIIEEP6 1448 36
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d[32] 1506 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/lrscAddr[16] 1011 19
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/m3_e 1235 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0__RNI9IJM[6] 964 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_cZ[9] 779 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/flushing 1098 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIMIIOC1[1] 1524 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data[28] 943 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[60] 1184 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[32] 978 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_441 1012 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[8] 1730 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33[5] 942 16
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_634 1185 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[25] 1175 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[43] 1594 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2158[3] 1160 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/value_1[1] 1459 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[25] 1136 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[27] 1124 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[40] 1552 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/irReg/reg$[0] 715 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_0/reg_0/q 714 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[30] 732 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[29] 654 63
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv[54] 1664 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/_T_203_0_a2_RNIMOUU1 757 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dtmInfoChain/regs_2_0 442 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[17] 1598 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[26] 744 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[45] 929 96
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/beatCnt[0] 1060 91
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[48] 1310 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/m1_2_3 735 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op1_1_0[8] 786 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[41] 1799 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiReqReg_data[23] 885 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_data[25] 1280 16
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_1_iv[11] 1288 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[21] 723 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[25] 1687 55
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA[16] 1394 13
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/HRDATA_3[17] 1532 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_bypass_0 822 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_604_0 744 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[20] 1216 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/a_data_Z[1] 1140 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_179[3] 914 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30_7[7] 884 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[75] 902 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_457[2] 1469 84
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_26 1348 54
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7 1417 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[1] 1469 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram0_[3] 1415 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[58] 1787 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/ll_waddr_RNIJBOP_1[2] 681 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_569 1349 118
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[8] 1801 88
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[56] 1235 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNIL8192_5[6] 651 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_14_v_RNI5R261_0[22] 774 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[30] 1153 100
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HBURSTInt[0] 1269 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_5[11] 839 60
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[28].BUFD_BLK 727 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0_1[5] 804 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_T_639[0] 1038 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_cZ[15] 868 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_source[2] 978 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_ctrl_sel_alu1_4_0_a2_1[1] 779 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[31] 1280 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][2] 1240 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[19] 1118 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_4_RNO_0 1083 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[2] 1289 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shift_logic_1[15] 805 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI50PFV[1] 1739 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39[5] 893 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/m0_4_1_0 650 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[38] 1117 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram0_[1] 1451 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[28] 924 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/io_deq_bits_size[1] 1003 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata[2] 810 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][13] 1343 64
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA[2] 1571 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_T_1691_49[1] 1004 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_11[10] 825 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[38] 1079 30
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_786 1394 108
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_UDRUPD 665 6
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_validByteCntInt_13 1167 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22[1] 903 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_584_3 1415 43
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_par_calc.rx_parity_calc5_0_a2 1452 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/wdata[28] 665 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/selectedHartReg[0] 636 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9_7[2] 960 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0__RNIRFGP[11] 817 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/auto_in_2_d_bits_size[1] 976 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[10] 1034 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[54] 1473 88
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[12] 1299 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_0 697 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[44] 1636 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[71] 627 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2253_0[2] 1050 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_inst[25] 878 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_0_control_tmatch[0] 795 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/value_1_rep[1] 1340 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_387_1 983 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171[18] 948 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[6] 1734 61
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.nxtState_cnst_0_2[2] 1191 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2033 863 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_93_1_RNO 806 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[3] 1777 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/m4_2_03 762 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/tlb/io_resp_cacheable_0_a2_3 777 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/empty 1358 57
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2[0] 1321 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[55] 1504 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_2753_7[3] 976 93
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/validByteCnt_d_5_sqmuxa 1299 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_641[10] 1066 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[26] 1753 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/flushCounter[5] 1014 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_645_v[8] 1063 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/io_out[24] 829 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_1629_0 774 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[22] 1214 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/value 1431 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_377[6] 1279 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[24] 1620 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[27] 1162 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[6] 1269 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49[1] 958 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_out_1_a_bits_mask[6] 1269 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[50] 1118 90
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_validByteCntInt_d_3_sqmuxa_1 1144 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNIDMNP3[8] 773 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[21] 930 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dtmInfoChain/regs_18 614 7
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[11] 1309 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[1] 938 40
set_location CoreTimer_C1_0/CoreTimer_C1_0/Load[20] 1463 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1[15] 865 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI503TV2[2] 1731 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2202_NE 732 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[27] 1119 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_62701_i_o2 876 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/do_deq_0 1060 120
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/un6_countnext 818 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s1_req_addr[3] 985 118
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNID8VP[29] 1560 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dtmInfoChain/regs_29 695 4
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/LENReg[2] 1330 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1337_0[35] 1005 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNIE85Q[18] 1011 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[16] 1245 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/un1__T_303 919 15
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_3[23] 1288 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[115] 661 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[7] 1132 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_756 949 54
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_bit_sel[3] 1453 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIPA3O[6] 1005 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[34] 1677 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_req_cmd[1] 851 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[27] 1396 34
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_57 1250 72
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[10] 1464 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0__RNIVNKP[31] 939 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1852_1 1116 22
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/HWRITE_d 1366 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op2_1_cZ[25] 878 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[25] 1200 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROLNxt_hartsel_i_m3[2] 760 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_687_4 686 93
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[58] 1790 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1[0] 1070 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[25] 1214 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[22] 433 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[23] 1194 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_cmdtype[6] 1087 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_2731_source_6_sqmuxa 913 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[10] 1657 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[3] 1147 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[59] 1052 121
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_ctrl_mem_cmd[3] 848 70
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/HRDATA[6] 1528 52
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/HWDATA[30] 1385 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNI63MU[1] 1027 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[19] 634 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_1937 739 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[25] 986 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_b_bits_user_0_2[5] 1349 72
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[23] 1409 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[22] 692 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[17] 654 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram3_[2] 1546 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_6[0] 932 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15_7[6] 843 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[62] 1177 52
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_validByteCntInt_d21_2_5 1395 51
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_67 1347 81
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA[9] 1400 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_2/ram[0][4] 1095 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data[11] 590 109
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNIKJNB8[26] 804 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_1[11] 940 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[47] 1346 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[31] 1493 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[31] 1551 97
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_iv[43] 1512 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[13] 823 118
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536.m15 1085 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[34] 1417 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[48] 1762 34
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_346 1333 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[30] 1754 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_sn_m17_2 823 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[4] 1170 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_12[28] 964 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[11] 1609 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[14] 967 82
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_URSTB 626 12
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/regHADDR[28] 1175 43
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_validByteCntInt_d_4_sqmuxa_2 1129 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_1462 820 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_1/maybe_full_RNO 1090 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_cZ[28] 854 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[13] 1057 30
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d_2[25] 1221 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[14] 841 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43[4] 909 31
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[25] 1273 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram1__RNINVHK[6] 1065 78
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HADDRInt_d_0_sqmuxa_0 1184 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[18] 729 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[8] 739 54
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_33 1250 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[63] 1502 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_data[15] 1110 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_T_370_RNO_0 1035 72
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/beatCnt[7] 1299 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_2/reg_0/q 784 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1__RNIHO3L[0] 1063 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/io_out[26] 812 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_16[7] 795 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_618_5 1059 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIHTCIV[1] 1575 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNIMTML8[23] 805 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[59] 1773 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_valid_RNO 781 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[4] 1281 37
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HADDRInt[30] 1156 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[15] 678 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram1_[6] 1144 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/mem_reg_rs2_16[15] 958 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE/ram[0][2] 1111 97
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/validByteCntInt_d_0_sqmuxa_8 1406 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[11] 1284 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[21] 1705 67
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/IDReg_d[3] 1206 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1337_0[34] 1003 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mcause_4[2] 827 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0_1[7] 789 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op2_1_cZ[1] 840 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[48] 1713 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3327[22] 901 84
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_iv[45] 1513 54
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_1_iv[25] 1300 99
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.nxtState_cnst_0_a6[0] 1178 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[27] 824 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1__RNI596V[20] 1130 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIDOLPS[1] 1610 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[14] 1518 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[23] 1598 64
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA_RNO[15] 1575 6
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_2_0[24] 1619 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[58] 1764 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata[28] 938 87
set_location CoreTimer_C1_0/CoreTimer_C1_0/Count[18] 1560 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34[3] 673 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc_8[13] 695 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[49] 1603 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[15] 1031 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram1__RNIHVPN[6] 1077 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[29] 1430 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0_7_i_m2[0] 1019 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[40] 1581 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28_7[2] 1026 9
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/rdAddrReg[0] 1459 148
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d145 1482 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[3] 1199 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[25] 852 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[23] 1618 79
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.wrFIFORdAddr[0] 1132 69
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg[5] 1437 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[20] 866 52
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg_d_i_m2[24] 1162 54
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv[18] 1276 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[31] 1523 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[8] 754 70
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDRInt[14] 1477 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_0_control_chain 801 73
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d[28] 1471 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram0_[1] 1110 148
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram6_[6] 1423 127
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0[2] 1014 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_8[25] 984 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[26] 881 31
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/SDATASELInt_RNO[4] 1377 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/logic$[28] 956 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[40] 1631 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17[3] 415 4
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/receive_shift.rx_shift_11_i_o2[7] 1461 27
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[4] 1582 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24[7] 912 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[22] 1100 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[91] 524 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/_T_31 1358 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_377_3_12_0 1079 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[117] 632 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_10[4] 999 12
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA_RNO[13] 1602 63
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.nxtState_cnst_0_1[0] 1177 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[57] 742 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1__RNINGOP[30] 1056 75
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[3] 1371 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][30] 1447 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNI06DV[48] 1261 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3327_48_1 913 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_mask[3] 1056 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI5GFQV2[0] 1697 84
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_validByteCntInt_6lto11_0_a2 1116 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[31] 1113 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv[20] 1000 42
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2[7] 1293 60
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDRInt[30] 1477 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram2_[1] 1453 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171_i_m2[8] 843 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_GEN_26_3 1122 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[30] 1685 82
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/validByteCntInt[3] 1290 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_0[5] 887 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1751[1] 1092 63
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA_RNO[3] 1419 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0][17] 844 49
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[40] 981 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[22] 1139 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_b_bits_user_0_2[3] 1109 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_flush_pipe 720 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_14_v[1] 847 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_2[25] 891 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[52] 1772 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[20] 1659 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3343 870 63
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[5] 1123 57
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_2[10] 1226 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[25] 1704 58
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv[61] 1299 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_294_7_0_0[2] 935 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[28] 1173 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0_[12] 1089 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[33] 1436 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536.N_14762_i 1033 21
set_location CoreTimer_C0_0/CoreTimer_C0_0/PreScale[3] 1535 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_645_v[11] 1071 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[23] 1231 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4[11] 713 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_cause_4_0_o2[1] 793 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[12] 1120 49
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.N_36_i 1334 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_cZ[25] 699 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0[18] 722 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI67EFC1[1] 1563 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12[3] 970 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[3] 1295 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[51] 1695 58
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/HRDATA[4] 1463 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI15KBQ2[2] 1429 96
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_1_i_a7_1[48] 1213 96
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_HWDATA_0_sqmuxa_0 1468 42
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_675 1333 96
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/currState_tr4_2_a3 1375 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/un2__T_802lto11 741 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0__RNI38JV[9] 1164 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[60] 1793 76
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG3_13 1301 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNINOGQ[37] 1176 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[2] 1289 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_294_7[0] 1013 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/_T_915 1021 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/tlb/s2_req_cmd_10_cZ[1] 879 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_0[10] 831 57
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[40] 1302 118
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_0_2[56] 1503 45
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HSIZEInt_d_m2s2_1 1164 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_1[16] 948 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[15] 1174 127
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/genblk1.axi_bridge/conditioned_AWSIZE_0[1] 1060 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[24] 919 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3503_16_sqmuxa_0_a2 985 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1[18] 597 93
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[43] 1596 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/auto_out_a_bits_mask_f1_cZ[3] 997 63
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_HBURSTInt_d_0_sqmuxa_2_0 1155 78
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_HADDRInt_d27_0 1456 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id_ram2_[2] 1440 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI2LA61[44] 1236 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/release_state_ns_i_a3_0_1[1] 858 42
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/IDReg[0] 959 124
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[54] 1470 100
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/SDATASELInt_RNO[8] 1354 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[47] 1757 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_9/maybe_full 1469 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[0] 993 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/state_m2_i 772 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram0__RNICKTS[10] 1341 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2160[27] 709 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_last_0.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_last_ram1__RNIO6JT[0] 1132 123
set_location CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/m45_0_0 1488 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/logic$[13] 1002 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[57] 1548 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17_7[1] 1095 69
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_1_i_a7_1[48] 1481 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNI5GCI[13] 859 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35_7[5] 548 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/wdata[25] 834 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_2[21] 724 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_266_7[1] 986 54
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_validByteCntInt_d_1_sqmuxa 1143 81
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d[10] 1490 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_426[1] 1130 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[28] 1293 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[19] 1698 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[8] 1789 88
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_AHBErrorReg_d_1_sqmuxa_1_0_a2_3_RNO 1070 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[31] 1125 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[27] 1727 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0__RNI8A5P[18] 1181 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[22] 1535 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[61] 1565 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[30] 1695 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/un1_ibuf_io_inst_0_bits_inst_bits_13_0_a2 511 150
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[21] 1270 34
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_reg32_m[30] 1362 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[58] 1785 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[59] 1810 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[33] 1228 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_90 638 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiReqReg_data[11] 645 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv[12] 906 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[39] 1552 76
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_state[3] 1403 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[28] 1178 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_inst[10] 714 184
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_cZ[6] 874 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][24] 1405 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[51] 1658 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_0[11] 985 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_300 1001 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data[27] 519 139
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1084_1[22] 692 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[30] 725 30
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/UTDODRV 310 130
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/currState_ns_i_o2[4] 1176 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[17] 1595 88
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[58] 1465 88
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_317 1416 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1476[3] 999 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][63] 1227 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[17] 1616 58
set_location CoreTimer_C0_0/CoreTimer_C0_0/Count[3] 1399 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2262_0[2] 1130 90
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[25] 1480 60
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_UIREG_3 432 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram1_[8] 1063 88
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/rdAddrReg[2] 1610 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_946_RNI4J0R 1023 54
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg[31] 1023 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram7_[5] 1470 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[17] 1585 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram1_[9] 1453 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/empty 1091 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_data[24] 806 136
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[10] 1135 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34_7_i_m2[2] 638 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/io_imem_resp_bits_data_RNIIF4E1[8] 700 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIJMKJ[12] 974 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][17] 938 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/auto_out_2_a_bits_mask[2] 1107 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[53] 1776 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/_T_1549_0[19] 770 24
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_wrFIFORdAddr_d113_1_0 1405 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[16] 1716 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_reg_rs_msb_0_6_i_m2_1[0] 829 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[31] 918 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[12] 806 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_191[6] 1095 136
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/reg_RW0_addr_0[5] 759 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op1_1_0[19] 789 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_618 1039 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[18] 1118 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_xcpt_interrupt 667 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_734_0 685 93
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[28] 1528 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[2] 1606 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[50] 1733 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mscratch[24] 690 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram1_[5] 996 43
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_163 1346 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2293_0_3 1150 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[7] 1671 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2137[4] 1211 124
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/regHWRITE 1391 52
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_0 1342 90
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA[21] 1407 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0__RNICTN9[0] 754 108
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/count_19_iv_63_i_0_a2_3 601 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_trace_0_exception 796 60
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA_RNO[2] 1420 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1482[0] 846 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[1] 709 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/release_state_RNO[1] 908 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[7] 1282 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[0] 931 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][3] 1077 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[35] 1706 97
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv[57] 1500 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[9] 1244 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_62 661 60
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/HWDATA[27] 1395 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_17_6_0_0 855 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[14] 788 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNI15LJ[19] 994 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/un1_value_1_2 1122 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[4] 1049 54
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/state135 601 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[5] 1122 48
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/wrFIFORdAddr_d119 1430 42
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HWDATA_cZ[0] 1370 33
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/masterDataInProg[0] 1093 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_681_2.SUM[3] 1386 69
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByte_2_0_iv_3[3] 1311 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_816_1.SUM[3] 926 45
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/beatCnt[2] 1429 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/bypass_mux_2_3_cZ[6] 871 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18[4] 986 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_451[8] 1011 100
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_212 1059 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s1_req_addr[21] 748 91
set_location CoreTimer_C0_0/CoreTimer_C0_0/NextCountPulse_0_sqmuxa_0_a2 1467 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_641[16] 1058 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIUOVLA1[1] 1452 90
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA[23] 1686 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.awe3 1413 84
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDRInt[13] 1484 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/do_deq_i_o2 1076 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1691_iv_1[1] 1058 21
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_HBURSTInt_d_0_sqmuxa_2_0 1406 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1636_0 890 66
set_location CoreTimer_C1_0/CoreTimer_C1_0/NextCountPulse_0_sqmuxa_4_0_a2 1395 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/beatsDO_0_0_sqmuxa 1018 42
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrEn_0_sqmuxa_2 1215 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr[6] 985 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/value_1[0] 1423 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_param_ram0_[10] 1388 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292_lm_0[7] 1039 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[5] 690 84
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_AhbToApbSM/HREADYOUT_4_0_0_0 1509 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[21] 1064 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_address[22] 994 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram1_[3] 1004 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[31] 960 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[18] 1404 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6[5] 976 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[14] 694 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mscratch[12] 712 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[64] 653 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11_7[3] 737 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[8] 738 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4[7] 984 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0][13] 974 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc_9[10] 729 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[31] 710 90
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg[26] 1294 64
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/hwdataReg[2] 1099 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/tag_array_RW0_addr[3] 774 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[38] 1519 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][14] 993 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[70] 522 70
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[35] 1283 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/reset 775 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[4] 1717 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[17] 1294 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_hartsel[4] 733 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[63] 1041 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[23] 1702 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15[7] 669 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id_ram4_[0] 1498 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[26] 999 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[29] 719 84
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv[42] 1319 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[61] 660 124
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21[4] 1018 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[22] 1130 54
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un42_f1_0_a3[1] 1142 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[28] 1520 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram0_[6] 1232 85
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/currState_tr20_0_a3 1209 75
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/validByteCnt_Z[1] 1452 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2226 781 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr[13] 484 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNITJ6BQ2[2] 1382 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_93_27 817 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[52] 1797 58
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_iv[47] 1520 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[8] 1316 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[57] 1537 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_b_bits_user_0[1] 1370 78
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA[14] 1474 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[34] 1660 70
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg[7] 1393 22
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/HRDATA[17] 1570 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[16] 1683 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/bypass_mux_2_3_cZ[13] 711 39
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/un1_NxtPrdata23_0_0 1410 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1911[30] 1044 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_2_i_m2[12] 860 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[58] 1788 67
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HBURSTInt_d_5[2] 1123 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[17] 1072 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/mem_reg_rs2_16_cZ[23] 908 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_len[0][3] 1176 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_154[2] 820 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[3] 1323 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_940[1] 1124 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53_7[0] 921 81
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrAddr_d[2] 1268 36
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_3_sqmuxa 1476 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1919[6] 1027 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram5_[4] 1409 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[54] 1185 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ctrl_stalld_1_0_a2_0_RNO_6 685 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[23] 1614 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNINSKQ[55] 1155 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_792_2.CO2 1384 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[19] 1718 79
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[46] 1427 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/value_1[2] 1306 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[10] 868 136
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/HADDR_0_a2_0_a2[0] 1183 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNIOG5Q3[10] 772 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc[4] 794 22
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_HSIZEInt_d_1_sqmuxa_0 1428 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[25] 1063 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[79] 923 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[53] 797 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1094[7] 613 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24[1] 530 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI1VG4V[1] 1739 51
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[63] 1607 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4[26] 617 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[5] 1059 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_2[2] 950 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_40 795 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][27] 1111 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20_7[7] 965 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/value_0[6] 1135 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40[6] 1031 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_strb[0][0] 1114 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[59] 1758 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_1[1] 808 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram0__RNI0E431[8] 1004 42
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_1_0[48] 1250 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12_7[1] 962 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI5CSI[7] 1562 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0_[7] 1013 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_inst[23] 786 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1899 1015 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_8[19] 939 27
set_location CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg_RNILBML6[1] 1440 36
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_4/R_ADDR_2_inst 1258 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34_7_i_m2[1] 671 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[7] 1205 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/value_RNO 1048 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data[12] 806 24
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[30] 1536 45
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/AHBErrorReg_d_0_sqmuxa_1_i_a2 1376 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_1296_0_a2_4_15_9 698 93
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/enables_0_18 1183 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[25] 1701 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_36141_RNIGENG 871 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[11] 742 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[39] 1559 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_114 621 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_1[25] 851 90
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un32lto9_2_0 1394 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNI8D5C[20] 1045 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[0] 1123 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[26] 912 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[44] 1713 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[11] 1135 19
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_1_iv[20] 1288 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_645 830 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[11] 1079 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_2[10] 867 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIDEGQ[32] 1160 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram0_[1] 1133 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_req_addr_11[0] 842 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/release_state[1] 990 58
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_75 1164 78
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_183 1282 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/io_out[4] 783 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[42] 1706 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_last_ram1_[0] 1314 118
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_o3[6] 973 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mscratch[29] 693 76
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.wrFIFORdAddr_d_0_sqmuxa_1 1190 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[7] 1578 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data[30] 679 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_154[0] 832 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536.m25 1065 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[44] 1665 82
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg_d_i_m2[28] 1101 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30[3] 919 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25[2] 946 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/value_RNO[2] 1334 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor[15] 977 130
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[16] 1728 97
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_333 1176 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mie_135_0 731 63
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_wrFIFORdAddr_d64_1 1622 27
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/validByteCntInt_d[1] 1390 51
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_3/R_ADDR_3_inst 1248 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[61] 1655 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id_ram7_[0] 1488 88
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrEn_16_sqmuxa 1400 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_victim_tag[4] 751 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_cZ[11] 739 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[15] 1100 76
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrAddr_Z[2] 1100 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_763_RNIV8C9[1] 909 39
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_wrFIFORdAddr_d64_1 1455 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[15] 1538 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[39] 1491 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_16[27] 950 21
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[23] 1311 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[11] 979 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_220_2_RNIA8SL3 1028 72
set_location CoreAPB3_C0_0/CoreAPB3_C0_0/u_mux_p_to_b3/PRDATA_0_iv_0[8] 1327 75
set_location CoreTimer_C0_0/CoreTimer_C0_0/Load[28] 1126 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIUV47[1] 1020 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[5] 1142 63
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/currState_RNO[10] 1390 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_T_398 1054 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[60] 707 94
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[55] 1503 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[41] 1461 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_GEN_1376_i_0_o3_RNI24V91 952 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_7/maybe_full 1042 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[22] 1292 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNI17NJ[28] 1093 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_inst[22] 596 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[22] 1596 79
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/iPRDATA[7] 1328 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_669_1.CO0 912 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_377_3 1102 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_2[0] 1013 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[46] 1594 97
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[3] 1476 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_81 662 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[40] 1561 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram0__RNITM011[2] 929 72
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[18] 964 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[31] 1129 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_641[30] 1054 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[31] 1106 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[25] 1482 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0__RNITLKP[30] 943 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[38] 1511 82
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/masterDataInProg_RNIHG7L[1] 1292 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2391[34] 1076 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[41] 1163 100
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_0_i[16] 1467 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata[17] 828 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata[23] 686 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNION6V[17] 1431 18
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg[6] 1186 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram0__RNIO5431[4] 1001 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[61] 1514 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_a3[26] 1003 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[24] 978 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_8[7] 877 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/pstore1_cmd[2] 986 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36_7[7] 940 6
set_location CoreTimer_C0_0/CoreTimer_C0_0/NextCountPulse_0_sqmuxa_7_0_a2_0 1466 33
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HADDRInt[13] 957 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3_7[5] 941 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[27] 824 25
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/hwdataReg[8] 1442 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_53541_RNIFKGO 910 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s1_pc[3] 565 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0__RNIRVIV[5] 1115 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIHP9SR[1] 1432 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37[7] 909 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151[2] 622 118
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171[14] 823 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_7/ram[0][3] 1093 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[62] 1396 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNIUKE61[60] 1168 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram1_[3] 1193 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/ex_reg_rs_msb_0_6[21] 787 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_2_RNIQO867[7] 691 75
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/state_0_2_iv_i_RNO[2] 604 9
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv_5[54] 1310 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[53] 1148 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNINMEQ[28] 1158 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_2[19] 877 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[19] 891 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/_T_1540[27] 663 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_9[29] 938 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[24] 1082 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[61] 964 102
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/currState[2] 1297 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[12] 974 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op2_1_1[21] 832 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram0_[7] 1005 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[54] 1437 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNIUNNF[18] 894 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[56] 1352 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1919[35] 961 48
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_546 989 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc[23] 770 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1919[27] 1079 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNI2TKM[25] 992 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[57] 1203 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[25] 660 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[58] 657 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNI9AGQ[30] 1123 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151[17] 794 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_9/ram_ram_ram1_[5] 1340 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp_ram_resp_ram0_[3] 1449 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30_7[2] 876 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/value_1 1096 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/maxDevs_0_RNITRKS_1[0] 1075 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_10[9] 986 21
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HADDRInt[26] 1072 34
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_0[56] 1242 96
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/currState_tr16_0_a3 1110 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/maybe_full 1503 109
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[16] 788 16
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.wrFIFORdAddr_d_0_sqmuxa_4_1 1177 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[56] 627 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[50] 1704 76
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_0[8] 1261 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[32] 1443 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[25] 839 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/id_rs_1_cZ[20] 838 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[36] 1726 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[26] 1099 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIN45DV2[0] 1590 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40[1] 1012 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_1[18] 914 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/value_1 931 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/flushCounter[0] 781 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI1PB8V2[2] 1754 81
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HADDRInt[19] 1080 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_b_bits_user_0_2[4] 1105 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[5] 788 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[10] 1641 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/_T_26_i_o3_0 735 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/do_enq 1080 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[15] 1117 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_0/q 771 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_150[18] 814 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37_7[0] 980 12
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA_RNO[11] 1488 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[16] 830 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[15] 1148 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[8] 1196 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNIEH3C[14] 1112 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/valid_reg/reg_0/q 741 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_80981 880 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[47] 1801 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[28] 1637 64
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrAddrReg[2] 927 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNIBC5Q[55] 1377 75
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/NxtPrdata_5_0_0[1] 1454 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mtvec[18] 799 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[14] 711 40
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/regHADDR[13] 1544 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_54 614 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[13] 838 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_size[1] 763 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/logic$[27] 993 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_13[5] 991 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNIP0SJ[10] 1080 75
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[18] 1585 42
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXIOutReg/BID[1] 1201 76
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/un1_beatCnt_1_1.nxtState_3_sqmuxa_i_a4_0 1165 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_23/q_RNO 762 27
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByteCnt_0_iv_0[0] 1343 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[25] 1004 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[4] 1069 33
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/count_19_iv_63_i_0_0 614 12
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[57] 1079 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3316_0_1[5] 902 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2252_0 743 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNI825Q[15] 1104 36
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m17_2_0 1019 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_1[4] 963 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/lrscAddr[1] 737 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_b_bits_user_0[0] 1366 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][22] 1131 10
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/AHBRdDone_d_0_sqmuxa 1420 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/state_srsts_i_a4_1_0[2] 862 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40[5] 652 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[24] 569 124
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_2_0[31] 688 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[51] 960 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[17] 1054 139
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HADDRInt[24] 1284 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[24] 1622 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s1_pc[24] 511 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_303_6_0[7] 1174 132
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[34] 876 60
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrEn_cnst_i_a8_0_0 1166 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_cZ[27] 943 84
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/validByteCnt_Z[7] 1159 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_10 639 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/un1__T_377_5 1071 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_id.awe0 1428 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_TAG_ARRAY/MIV_RV32IMA_L1_AXI_TAG_ARRAY_0_EXT/reg_RW0_addr_0[3] 765 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNI9DBV[6] 654 69
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/validByteCnt_d10 1101 78
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_9_sqmuxa 1489 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_address[22] 1013 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIQ1FV[54] 1297 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[4] 573 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3316[6] 901 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[29] 1105 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf[12] 620 118
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_rs2[13] 1163 109
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[7] 1522 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/logic$[11] 967 93
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536._T_1939_i 1104 48
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_AHBErrorReg_d_1_sqmuxa_1_0_a2_2 1107 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[6] 871 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/idcodeChain/regs_4 851 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2228_NE_0 734 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram[0][3] 1315 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_641 1418 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_2/reg_0/q 909 55
set_location CoreTimer_C1_0/CoreTimer_C1_0/Count[10] 1461 34
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/currState_ns_i_a5_0[0] 1378 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_2[8] 862 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[24] 991 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_cZ[29] 761 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/a_data_Z[4] 1070 121
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][24] 1253 52
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/PREGATEDHADDR[31] 1198 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/valid_1 796 139
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_cZ[24] 675 75
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HWDATA[19] 1271 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/tlb/un1_io_req_bits_vaddr_4_1 869 51
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[34] 1361 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNI704O1[22] 770 108
set_location CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/m21_0_o2 1446 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram0_[0] 1303 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_1296_0_a2_7 723 93
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram1_[2] 1054 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.awe1 1128 96
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/state140_0_a2_0 600 18
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.hreadyout_d_RNIMEC51 1051 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIL9A7V[1] 1635 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0__RNISA2M[2] 988 57
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_416 1490 78
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA_RNO[6] 1495 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[31] 1523 82
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m64_1_0 1081 54
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HSIZEInt_d172 1175 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_82 649 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_38_1 793 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shift_logic_1_1[6] 817 99
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m13_2_1 1106 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram7_[3] 1466 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[50] 1440 112
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg_d_i_m2[10] 1105 72
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_376 1372 69
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByte_2_1_iv_2[0] 1107 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[42] 1647 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_T_522_2 1053 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram7_[1] 1440 88
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA[8] 1434 64
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/haddrReg_5[0] 1300 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536.m74 990 30
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/raddr_c_6[11] 1222 99
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.wrap_cond[10] 1230 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[16] 1704 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_pc[22] 659 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_93_15 794 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_169[20] 795 105
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d_2[9] 1281 45
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbsram_addr_t[13] 1339 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_706[0] 1239 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/irChain/regs_3 848 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[28] 955 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[38] 1512 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[18] 1108 73
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/nxtState_cnst_0_m2_0[0] 1431 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[0] 1309 16
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[3] 1145 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv[19] 915 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3027[5] 882 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[9] 1160 37
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/HRDATA_3[9] 1507 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[29] 820 138
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_9[5] 975 18
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[48] 1535 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[25] 1754 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/idcodeChain/regs_31_RNO 672 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[20] 932 132
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[16] 1377 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[11] 1241 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[33] 1452 64
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HADDR[9] 899 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/value_1 1077 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_ctrl_div 636 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[37] 1031 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[23] 1196 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2391[39] 1062 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_valid_uncached_pending_0 875 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_615 917 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNISOMM[31] 1003 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[4] 995 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536.m79 1039 15
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/HRDATA_7[1] 1303 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1911[9] 1040 24
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[49] 1594 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[6] 1725 67
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_6[21] 1326 81
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI1KOR[0] 1264 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/io_deq_bits_address[9] 969 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/ramout[23] 967 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram0_[3] 1457 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNID8E4V[1] 1562 87
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[48] 1535 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[10] 1669 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv[5] 990 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7147_0_a2_1_a2_RNIP17Q 829 18
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[16] 1218 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[7] 1185 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[25] 1081 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[15] 986 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_1[29] 711 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiReqReg_data[8] 486 31
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDR_cZ[6] 1421 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151[1] 685 133
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_HWDATA_0_sqmuxa_2 1604 69
set_location CoreAPB3_C0_0/CoreAPB3_C0_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2[3] 1451 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/auto_out_a_bits_mask_f1_cZ[2] 929 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[9] 1147 43
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[52] 1446 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_549[3] 1057 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25_7[5] 937 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[8] 962 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[12] 1114 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mie[3] 717 88
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_205 1477 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[2] 1477 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_12[19] 914 27
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[19] 1411 57
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXIOutReg/RID[2] 1385 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_1[18] 926 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[13] 1007 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[25] 727 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[2] 1003 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_rs2[28] 1243 130
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[17] 998 70
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/SIZEReg[0] 1385 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram0_[4] 1069 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/value_1_rep[1] 1428 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_10[8] 987 18
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/currState_tr20_0_a3 1364 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_cZ[23] 674 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[13] 1196 91
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA[12] 1320 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[26] 1000 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151[3] 654 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[34] 1306 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_7[26] 918 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_612_1_0 807 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[9] 1394 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIJKT11[29] 1162 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_valid_miss_RNIEDJQ 899 57
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[4] 1153 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33_7[5] 942 15
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_rdFIFOWrData_5_sqmuxa_RNIPE8H 1558 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/tlb/un1_io_req_bits_vaddr_6_2 885 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[22] 1095 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_27_RNI5L3R1 1050 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/ramout[17] 1100 60
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/HRDATA[22] 1497 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[4] 1702 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[26] 1321 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2202_NE_1 742 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mtvec[21] 671 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_opcode[2] 948 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_0_address_0_sqmuxa_1 869 126
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[11] 1026 37
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg_d_i_m2[5] 961 42
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_reg32_m[25] 1305 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1__RNI9D6V[22] 1131 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/ex_reg_rs_msb_0_6_1[18] 780 90
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2[8] 1319 60
set_location CoreTimer_C1_0/CoreTimer_C1_0/un2_CountIsZero_0_o2_21 1464 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[11] 1200 37
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDRInt[29] 1464 16
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/SDATASELInt_RNO[13] 1209 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[14] 1191 49
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv[54] 1413 87
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d[24] 1261 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNIKDA51[6] 1290 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27[4] 959 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24[5] 830 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/beatsDO_2_0_sqmuxa 1064 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/selectedHartReg[7] 683 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[17] 1611 88
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un17_i_a2_4_RNI7U591 1117 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_address[30] 1057 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/maybe_full 1396 25
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_addrOffset_2[0] 1137 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/a_data_Z[9] 1192 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNIHUEI[28] 904 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[13] 1624 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp_awe1 1148 87
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrEn_cnst_i_4_1 1492 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_1296_0_a2_21 730 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1__RNI3PUO[1] 1201 51
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_4/R_ADDR_1_inst 1250 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_0[18] 951 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[32] 1457 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data[5] 606 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram0__RNI1Q941[8] 1098 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[37] 1536 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536._T_1864_i 1078 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[21] 896 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_sn_m6_i_o2 874 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/m0_0_3 734 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[16] 615 51
set_location CoreTimer_C1_0/CoreTimer_C1_0/Count[14] 1580 61
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/LENReg_RNI64UH[0] 1253 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/reg_RW0_addr_0[9] 878 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_266[2] 1092 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIFSN01[9] 1129 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNIL8192_6[6] 903 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/id_mem_busy_0_o2 765 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNIVRD75[24] 823 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/value_1[1] 1417 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[2] 1284 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s1_pc[25] 554 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_pc[13] 1212 145
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[22] 983 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[16] 1480 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_5[12] 878 15
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m51_2 1118 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_755 956 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_1495_1_0[2] 825 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1__RNID3VO[6] 1159 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_7[7] 976 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[30] 808 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram1_[2] 1458 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_GEN_1376_i_0_a3_0_0 951 33
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg[29] 1188 64
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/currState_tr25_i_4 983 51
set_location CoreTimer_C0_0/CoreTimer_C0_0/TimerPre[3] 1510 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151[13] 784 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[13] 928 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNI96CQ[12] 1141 54
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/currState[1] 1594 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[40] 1176 79
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_rdFIFOWrAddr_d_0_sqmuxa_3_0 1480 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[32] 1221 60
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_iv[48] 1600 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[9] 1644 85
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int 1435 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI125Q[50] 1614 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/LevelGateway_30/inFlight 818 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][29] 1322 61
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_2/R_ADDR_0_inst 1199 139
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_victim_tag[10] 849 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[74] 656 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[32] 1331 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc[25] 615 94
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_r_bits_user_0_a3_0[0] 1110 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor[11] 904 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[5] 694 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/io_dmem_req_valid_i_o2 763 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_2992_u_i_0_a0_2 974 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[4] 1028 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[46] 1143 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_pc[2] 829 136
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByteCnt_d_2_sqmuxa_5 1327 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNIB36N1[6] 768 114
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/LENReg_d_i_m2[3] 1313 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_2/do_enq_0_a3 1069 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/autoexecProg_3 836 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[18] 1125 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/mem_reg_rs2_16_cZ[8] 958 69
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/regHWRITE 1223 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIJ3BFV2[2] 1307 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIQ8G4D1[1] 1729 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[42] 1541 85
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv_5[53] 1315 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[31] 970 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2230_NE_1 832 117
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_294_7_0_0[3] 1011 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_1[9] 972 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SINK/MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W1_D3/sync_1 729 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI9SGFV[1] 1728 75
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByte_2_0_iv[4] 1019 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/saved_size[2] 971 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_T_641 1054 79
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/state_RNO[4] 659 24
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/rdAddrReg[2] 1094 115
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_rdFIFOWrEn_1_sqmuxa_2 1462 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNIIFRF[30] 1092 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[23] 1387 97
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/HWDATA[10] 1428 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][20] 933 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[59] 1718 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[19] 1761 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_flush_pipe 790 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_188 812 75
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[1].BUFD_BLK 625 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_rs_1_1_cZ[31] 859 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_last_ram0__RNIEDU01[0] 1326 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram5_[4] 1424 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1174_7 846 57
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/nxtState_cnst_0_2[2] 1432 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28[6] 466 79
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[39] 1023 79
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a2_1[0] 1286 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_pc[5] 811 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_677 1344 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_cZ[18] 864 81
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[16] 1241 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_7 1060 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][5] 1157 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNITBQMR2[2] 1681 60
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/HWDATA[9] 1341 45
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[20] 1200 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[10] 823 73
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_10_sqmuxa 1488 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_r_bits_user_0_a3_0[4] 1104 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_source[0] 1101 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[5] 1378 49
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[42] 1492 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[50] 1189 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[44] 1735 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNIVA0K[31] 1051 72
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[6].BUFD_BLK 651 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[8] 942 52
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG3_1 1316 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_b_bits_user_0[4] 1108 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_strb[4] 1053 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[6] 889 111
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByteCnt_0_iv_RNO[4] 1334 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[35] 1655 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_last_0.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_last_ram1_[0] 1249 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_21 874 13
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[29] 1551 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[11] 1197 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[5] 1144 58
set_location CoreTimer_C1_0/CoreTimer_C1_0/Load[26] 1532 4
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/BIDOut_0_a2[3] 1121 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_303[8] 1177 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1[31] 813 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[60] 1787 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[28] 1564 64
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_AXIBurstInt_1 1386 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_cause[1] 900 37
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/tx_hold_reg[2] 1187 70
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HADDRInt[28] 1037 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_b_bits_user_0[2] 1346 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[61] 1565 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_req_tag[2] 518 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[14] 1641 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1025[4] 934 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_2[2] 872 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_674 1386 75
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_i_o2_0[2] 1033 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/flushing_RNO 900 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_312_19_sqmuxa_2_o2 782 24
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[53] 1494 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[6] 978 6
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrAddr_d_1_sqmuxa_3 1447 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/ram_param.SystemBus_slave_TLBuffer.Queue_5.ram_param_ram1_[2] 940 97
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[46] 1500 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[46] 1224 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[33] 1362 60
set_location CoreTimer_C0_0/CoreTimer_C0_0/TimerPre[0] 1605 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_GEN_26_4_1_0 1335 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mtvec[26] 841 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[3] 1329 37
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HWDATA_cZ[5] 1368 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc_9[20] 745 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.awe0 1139 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[2] 976 73
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_619 1285 63
set_location CoreAPB3_C0_0/CoreAPB3_C0_0/u_mux_p_to_b3/PRDATA_0_iv_0[13] 1435 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[16] 1689 88
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByte_2[1] 1310 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33_7[1] 1019 15
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[9] 1162 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[53] 907 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_671[17] 837 72
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[31] 1530 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[35] 1776 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48[5] 992 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2175[1] 1151 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[62] 1167 96
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d[48] 1505 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/probe_bits_address[15] 762 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNIVQ8Q3[24] 769 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/beatsDO_1_0_sqmuxa 998 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_strb[5] 1406 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[7] 1638 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40[4] 1020 13
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA[22] 1319 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/un2__GEN_280_0_a2 781 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_GEN_1391_15_sqmuxa_0_a3 950 33
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_235 1092 69
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_HBURSTInt_d_2_sqmuxa_0_o2 1145 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24_7[5] 830 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_cZ[5] 818 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[57] 1577 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_1[24] 957 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_695_5 684 93
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[12] 979 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram0_[1] 1498 52
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[51] 1276 82
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/SDATASELInt_RNO[14] 1430 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_1296_0_a2_4_15_10 697 93
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_7_RNO_0 1072 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0__RNI025P[14] 1256 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mcause_4[31] 817 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_2[1] 853 81
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[21] 1600 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op1_1_0[29] 800 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1102[3] 980 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1470[6] 1082 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2255[4] 1129 90
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/nxtState_cnst_0_m2[0] 1430 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[63] 662 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3327_28_1 900 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1[20] 864 87
set_location CoreTimer_C1_0/CoreTimer_C1_0/Load[10] 1138 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[41] 1592 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[44] 1235 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[11] 1584 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dtmInfoChain/regs_5 910 70
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/un1_beatCnt_1_1.beatCnt_d_i_o4_RNIMAAK[2] 1168 81
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[43] 1182 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1[26] 998 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[20] 1274 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[8] 1802 91
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/xmit_cntr[1] 1539 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram0__RNIAMRJ[10] 1166 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNIDA1Q[38] 1567 60
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_wrFIFORdAddr_d113_10 1405 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[22] 692 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[43] 1265 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[31] 1212 52
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDRInt[18] 1281 34
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_0_4[48] 1502 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[0] 1450 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[6] 952 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/idcodeChain/regs_8_RNO 662 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0_1[21] 763 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.awe0 1408 84
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/validByteCntInt_d_1_sqmuxa_1 1094 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_65 648 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[53] 1775 58
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrEn_16_sqmuxa 1501 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292_lm_0[8] 950 78
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.validByteCntInt_d_2_sqmuxa_4 1141 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[10] 744 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[20] 1712 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/_T_28_NE_0 1415 87
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_398 1271 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[53] 552 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[18] 1391 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_0[1] 1003 21
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[45] 1302 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[23] 1444 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI1B4FV2[2] 1461 69
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/nxtState_cnst_0_a2_1[0] 1380 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/a_data_Z[19] 771 121
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_136[8] 1030 127
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI1QSP[14] 1543 60
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[27] 1462 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[23] 1668 91
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_1[28] 1333 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_opcode_ram0__RNI72JR[6] 977 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[21] 1723 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI2PE61[62] 1212 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/auto_in_2_d_bits_size[0] 978 39
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/RRESPOut13 1135 96
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_byte_RNO[7] 1459 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ctrl_stalld_1_0_a2_0_0 712 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[26] 830 37
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB 1154 163
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0_0 1429 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[23] 1619 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[11] 1226 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50_7_i_m2[5] 868 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_66_RNO_14 836 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp_awe0 1146 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43[0] 912 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_hartsel_ldmx[6] 760 57
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA_RNO[17] 1255 81
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HBURSTInt_d[1] 1125 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[11] 974 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_1[2] 819 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[19] 1459 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_928 1021 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[26] 1201 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[48] 1146 133
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/raddr_c_6[6] 1243 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[27] 860 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_param_ram0_[9] 1392 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[63] 978 132
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIFMESV2[2] 1516 78
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un31lto9_2 1106 69
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_0_iv[41] 1307 99
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[53] 1315 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/_T_83 753 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[17] 1056 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_2[29] 713 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[14] 786 16
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_o2[0] 1273 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_639[0] 696 61
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_rdFIFOWrData_8_sqmuxa 1477 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7_7[0] 862 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_154[4] 788 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_16[25] 988 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[48] 1632 91
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_0_1[48] 1239 99
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[4] 1737 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shift_logic_1_1[21] 793 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[48] 1428 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_strb[0][5] 1215 82
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d_2[27] 1317 42
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/AHBErrorReg_d51 1336 63
set_location CoreTimer_C0_0/CoreTimer_C0_0/Count[12] 1619 52
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_712 1321 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2160[13] 771 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[24] 1158 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_561_0_0 1415 42
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/validByteCnt_Z[10] 1165 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1732[1] 1101 13
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_shift[2] 1368 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_893_1.SUM[2] 851 21
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA_RNO[29] 1523 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNIMHPF[23] 972 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_7/maybe_full_RNO 1360 81
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/count_19_iv_0_a2_2[2] 600 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[29] 1154 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id_ram6_[1] 1497 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[13] 1609 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[19] 909 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_0[14] 856 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[35] 1456 139
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv[63] 1526 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[39] 1141 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[15] 1181 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/nextActiveInstruction[1] 710 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[31] 1124 10
set_location I_1 1154 162
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_664 1251 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[29] 1053 52
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_201 1176 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[36] 1717 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[59] 1184 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_rs2[30] 985 82
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_1[32] 1288 81
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_93 1345 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_8/maybe_full_RNO 1081 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2293_1_3 1150 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[31] 1546 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_5[18] 913 21
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_0[1] 1285 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shift_logic_1[1] 684 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/N_9609_i 1044 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[34] 1662 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30_7[6] 886 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[8] 1172 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/wdata[26] 835 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][58] 1107 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_address[25] 889 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data[3] 646 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81061_RNI9J5G 879 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_9/ram_ram_ram1_[0] 1356 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[18] 642 69
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[57] 1079 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[53] 1503 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_inst[21] 676 127
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_1[25] 1301 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_80981_RNI12PF 878 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/io_out[15] 702 93
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[9] 1066 73
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_shift[7] 1585 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[16] 1688 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[2] 1596 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROLNxt_ndmreset_0_a3 694 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32[2] 728 43
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/raddr_c_6[14] 1218 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26_7[7] 892 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/auto_in_d_bits_data_0[0] 1008 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[20] 1645 52
set_location CoreTimer_C1_0/CoreTimer_C1_0/TimerPre[3] 1273 58
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HWDATA[30] 1222 72
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_409 1471 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[10] 1170 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[1] 1450 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[2] 756 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_377_5 1080 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/enables_0_16 812 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[44] 1690 79
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_validByteCntInt_d_4_sqmuxa_2_0 1418 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0_1[30] 782 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1336[52] 861 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shift_logic_1[3] 821 108
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_553 1069 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[26] 1167 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_78 638 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_id_ram2_[1] 1417 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNID56N1[7] 771 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[65] 1013 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_8[13] 944 27
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_719 1130 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[47] 625 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[57] 1001 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[2] 1038 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[30] 995 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[13] 1700 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/_T_1540[28] 774 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42_7_i_m2[3] 900 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18[7] 907 58
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_addrOffset_3[1] 1499 54
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[14] 1218 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32[4] 957 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_4[22] 693 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2259[0] 1128 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI1SUP[23] 1309 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10[2] 889 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[59] 1091 79
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.wrap_cond[5] 1237 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[45] 1672 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROLNxt_dmactive_u_i_o3 748 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/logic$[0] 966 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20_7[2] 667 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17_7[7] 925 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s2_pc[6] 719 10
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[25] 1478 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[29] 861 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3565_0_sqmuxa 837 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata[26] 837 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[9] 919 97
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_shift_RNO[8] 1460 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin[20] 768 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[53] 1752 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[26] 1086 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferWrEnMaybe_24_RNIJBUE 919 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data[7] 734 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[17] 548 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[10] 1644 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[40] 796 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/genblk1.axi_bridge/conditioned_ARSIZE_0[0] 1074 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/in1_xor_in2[8] 804 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[125] 563 76
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrAddr_d[2] 1470 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[54] 1297 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_2[6] 975 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/_T_28 1072 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[20] 1766 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[29] 987 55
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/nextHaddrReg[0] 1300 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[3] 748 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s1_req_tag[4] 821 82
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.N_30_i 1346 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[56] 1804 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27_7[0] 915 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[37] 1184 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[10] 964 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39[4] 915 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[29] 752 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/enables_0_27 1293 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_64181_RNIIR3B 828 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[16] 1124 7
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrAddrReg[3] 1696 10
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0[0] 1286 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/_T_1549_0[2] 769 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[1] 1211 52
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/un1_HREADY_M_pre73_RNID0HR_0 1224 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[30] 1153 87
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/SADDRSEL_i_o2_1[6] 1328 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_64101_i_o2_RNIIPJ8 922 9
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1[21] 1597 45
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_0_0[57] 1570 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[16] 1303 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_33 571 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram5_[7] 1374 55
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/raddr_c_6[12] 1356 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[13] 1178 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_victim_tag[2] 886 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_2[3] 878 87
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.validByteCntInt_d[2] 1140 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_90_RNI6AAE4 818 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_169[17] 830 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[9] 1092 48
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m7 1080 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIFIIQ[42] 1177 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[76] 721 76
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_0_5[56] 1500 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_3/ram[0][5] 1103 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[31] 1517 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[43] 1438 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1336[50] 858 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/in1_xor_in2[4] 785 102
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.validByteCntInt_d21 1165 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[20] 790 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536._T_1834_i 1041 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_TAG_ARRAY/MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT/reg_RW0_addr_0[4] 865 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W2_I0/reg_1/q 737 13
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_417 1058 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1[3] 877 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[56] 1549 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_reg_rs_msb_0_6_i_m2_1[10] 817 81
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/validByteCnt_Z[2] 1157 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_release_data_valid_RNIFT5N1 933 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/io_resp_bits_data[9] 922 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[11] 1608 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[10] 969 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151[12] 856 121
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[52] 1777 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[18] 1431 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[53] 1736 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[49] 1597 82
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1[23] 1599 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[25] 1753 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_668 989 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/un2__T_471_1.CO2 1288 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/auto_in_d_valid_0_o2_1 1152 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dtmInfoChain/regs_3 855 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_5[4] 984 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin[2] 834 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/beatsDO_1_0_sqmuxa 1141 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_216 762 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_cZ[7] 804 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[51] 1715 61
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA_RNO[24] 1524 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[67] 1052 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46_7[3] 899 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_1[29] 973 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_93_11_RNO 793 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_5/ram[0][5] 1111 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[25] 1672 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[59] 1770 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_2[24] 690 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/enables_0_14 973 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[1] 1244 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[25] 1035 70
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m78 1346 48
set_location CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/m100_0 1411 30
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA_RNO[3] 1485 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[20] 863 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3027[9] 841 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram6_[7] 1395 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49_7[5] 948 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_10[13] 927 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[27] 1272 61
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d144 1483 48
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HADDRInt_d_1_sqmuxa_6 1153 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/lrscAddr[7] 868 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[21] 970 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[11] 620 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/pending_interrupts[3] 793 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/value[0] 1267 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[60] 1777 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[5] 889 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNISG2GC1[1] 1711 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_r_bits_user_0_0[5] 1101 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIU0LQC1[1] 1697 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52[3] 643 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/wdata[21] 671 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/enables_0_31 1172 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18_7_i_m2[4] 986 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_strb[0][3] 1175 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_590[69] 1020 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/un1__T_281_6_0 1023 48
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_AhbToApbSM/ahbToApbSMState[1] 1691 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_3[21] 918 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38[2] 880 19
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_576 1359 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/a_data_Z[14] 641 124
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/reg_RW0_addr_0[10] 767 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/probe_bits_address[25] 1001 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_1[8] 988 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op2_1_cZ[8] 923 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id_ram1_[1] 1494 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_last_ram3_[0] 1430 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/full_RNO 936 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI9CM4V[1] 1501 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[27] 1807 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram1_[10] 1245 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/do_deq 915 72
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_3_1[39] 1551 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_1[22] 999 15
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_231 1345 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNIL8192[10] 630 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[35] 1704 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[20] 769 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[1] 1456 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferAccessVec_44 825 18
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_3_1[37] 1253 81
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/m2_0_03_1 1244 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/ex_reg_rs_msb_0_6_1[19] 821 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[25] 1687 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1084_1[6] 791 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[30] 1195 96
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/currState[3] 1310 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram1_[2] 1134 121
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data_i_m3[36] 1125 75
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/regHADDR_Z[0] 1111 121
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s2_pc[9] 803 121
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_16_RNI3K3R1 1048 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[3] 1657 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[28] 1158 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_0/reg_0/q 705 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[36] 1098 52
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/validByteCntInt_d_1_sqmuxa_12 1407 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_607[2] 968 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/value_1_0_0[0] 1352 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/tlb/un1__T_186 884 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0__RNI56NP[19] 1164 36
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_250 1287 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc_1_sqmuxa_i 713 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[13] 804 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[19] 1300 46
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_327 1313 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[37] 1031 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3090 782 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/io_out[25] 804 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv[12] 951 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram0_[5] 1204 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[4] 1127 22
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[10].BUFD_BLK 650 15
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg_d_i_m2[22] 1131 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNIKV0S_0[14] 771 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19[6] 903 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[23] 1090 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/ramout[18] 868 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv[8] 878 105
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_439 1269 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_m5_0_a2_0 1029 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram4_[5] 1427 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171_i_m2_1[8] 764 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIBDBUU2[0] 1696 60
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[16] 1603 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[44] 919 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_13 999 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/tlb/prot_x_0_a2_0_1 732 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[20] 1605 63
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState[13] 1182 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_179[17] 935 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][10] 1095 61
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/validByteCnt_d_2_sqmuxa_4 1322 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr_m1_1[6] 893 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3503_8_sqmuxa_0_a2 971 30
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/BIDOut_cZ[3] 1250 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram5_[4] 1454 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[17] 992 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shift_logic_1[2] 833 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s1_valid_masked 834 63
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[10] 1543 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_1[2] 971 90
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_3_1[35] 1568 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[15] 1073 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data[12] 748 76
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m71_1_0 1114 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[20] 1017 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[52] 1083 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[12] 996 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37[1] 950 13
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HRDATA_RNI2RJB[3] 1546 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[22] 1401 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1992 814 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[47] 1756 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0][19] 847 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536.N_14759_i 1043 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23_7[5] 911 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[9] 1202 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3[2] 861 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/maxDevs_0_RNITRKS_0[0] 1087 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiAbstractDataWrEnMaybe_0_0_a2 822 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1476[7] 744 109
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[44] 1622 76
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_0_i_a7_1_2[0] 1486 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[37] 1577 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_2[11] 858 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[55] 1522 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[0] 998 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/id_ctrl_mem_0_a2 765 84
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[26] 1309 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNI98R11[15] 1073 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[29] 1323 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[21] 1073 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13_7[0] 930 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[66] 606 121
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_13[12] 950 15
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA[16] 1297 25
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_36 1321 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_616_7_0[8] 1046 78
set_location CoreTimer_C1_0/CoreTimer_C1_0/un2_CountIsZero_0_o2_18 1504 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_address[10] 978 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0_2[2] 813 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[15] 1736 88
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_rdFIFORdAddr_q_1.CO1 1513 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_pc[24] 927 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[20] 1101 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_sn_m2 806 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_801[35] 1046 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[4] 723 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_174[9] 716 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[60] 1735 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_5[14] 983 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIPSIQ[47] 1096 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_372_3 1085 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNIRKVU[19] 924 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[47] 1783 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292_7_0[2] 1049 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[9] 1163 63
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/LENReg_d_i_m2[1] 1317 75
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv[57] 1271 84
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDRInt_d_1_sqmuxa 1479 45
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ARREADYOut_0 1036 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_1[24] 829 103
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[0] 1286 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[30] 1373 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_13 1039 19
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/HRDATA_7[11] 1344 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[40] 741 52
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_WSRTBAddrOffset/addrOffset_i_o5[2] 1058 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[50] 1728 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dcsr_cause_7[0] 828 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[28] 1005 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[23] 907 111
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/HRDATA[0] 1492 7
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/currState_RNO[4] 1139 60
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_207 1151 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[30] 1162 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_77 643 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIV4LQ[59] 1178 51
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA_RNO[13] 1427 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3316[5] 900 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_2_1[3] 804 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc_8[16] 755 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/auto_out_2_d_ready 997 36
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[58] 1165 127
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_RNO[5] 974 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ctrl_stalld_1_0_a2_0_RNO_0 711 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/m6_2_3 733 102
set_location CoreTimer_C0_0/CoreTimer_C0_0/Count[24] 1542 25
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_668 1045 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_987[3] 939 13
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_wrFIFORdAddr_d113_5_i_a3_4 1181 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[25] 1292 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_data[8] 706 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_2992_u_i_0_a2 968 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[51] 1154 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[53] 1261 34
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[39] 1672 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram5_[2] 1406 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17_7[3] 415 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_strb[0][4] 1115 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/maybe_full_RNO 1046 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_1[17] 982 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram3_[5] 1280 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/state_srsts_0_a2_1[6] 864 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[26] 1756 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dtmInfoChain/regs_8 925 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[8] 1000 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[49] 1156 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_0[26] 880 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE/ram[0][5] 1336 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[34] 1080 22
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/nxtState_cnst_i_3[1] 1431 45
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_793 1404 87
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_155 1288 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[47] 1800 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/idcodeChain/regs_15 641 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_0[8] 828 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[21] 989 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_ctrl_csr[2] 830 79
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[20] 1323 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_1/do_deq_0 1356 72
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[11] 1538 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_346[0] 779 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4[23] 856 12
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/validByteCntInt[3] 1111 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/reg_RW0_addr_Z[3] 782 70
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[4] 1433 49
set_location CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/GPOUT_reg_0_sqmuxa_0_a2_1 1430 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24_7[3] 818 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1145 782 72
set_location CoreTimer_C1_0/CoreTimer_C1_0/PreScale[3] 1507 58
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/HRDATA[27] 1664 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data[28] 891 118
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][38] 952 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram1__RNIFTPN[5] 1094 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[9] 882 58
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/un1_state_0_sqmuxa_1_1_tz 589 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_1480 1022 69
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/NxtPrdata_5_0[3] 1363 54
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[25].BUFD_BLK 649 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[28] 741 76
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d_2[3] 1242 48
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/iPRDATA[4] 1377 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_1_control_r 796 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[29] 998 10
set_location CoreAPB3_C0_0/CoreAPB3_C0_0/u_mux_p_to_b3/PRDATA_0_iv_0[12] 1519 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[42] 1178 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151_RNI64GE4[12] 711 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/io_resp_bits_data[1] 898 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNI2RIM[16] 1004 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55[7] 867 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[18] 914 117
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIQS7MA1[1] 1417 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_T_1691_25[1] 1286 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNI41MU[0] 1027 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram1_[2] 1416 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[7] 734 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_10[12] 949 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[30] 914 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mcause_10[0] 698 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][47] 1329 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[8] 828 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1__RNI1NKP[17] 1188 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata[15] 931 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/id_ex_hazard_0 767 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[20] 933 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNIMP3C[18] 1022 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiReqReg_addr[2] 1054 34
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/PREGATEDHADDR[29] 1500 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[0] 702 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNINQIQ[46] 1098 51
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI7IQ9[0] 1337 42
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_458 1072 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIQIIM[12] 1227 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1__RNI5RKP[19] 1035 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[33] 1467 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[0] 1402 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp_ramout[2] 1430 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_7[11] 948 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1[25] 890 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_opcode_Z[1] 913 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][55] 1145 37
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/nxtState_cnst_i_2[1] 1430 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55_7[5] 905 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2256_0 672 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_3[19] 913 27
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/count_19_iv_0_22_i_0_0 622 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[17] 938 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ctrl_stalld_2_0_o2_3 763 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIDHQ7V[1] 1560 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536.m65_0 1070 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_strb[2] 1298 57
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv_0_0[62] 1299 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/enables_0_24_RNIB0AM1 1034 24
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_rdFIFOWrData_5_sqmuxa_RNIMB8H 1563 48
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDRInt_d_0_sqmuxa_3 1454 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.awe5 1409 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36_7[2] 1014 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIEBMU[5] 1020 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[22] 1638 64
set_location CoreTimer_C1_0/CoreTimer_C1_0/Count[26] 1379 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[41] 1246 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/ramout[13] 984 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram0_[3] 1297 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[30] 1151 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dtmInfoChain/regs_28 513 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12_7[6] 976 24
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/BRESPOut_1_0_a3_0_a2[1] 1105 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[19] 1759 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_0[19] 944 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/state_srsts_0_a4_1_0[6] 872 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[18] 1436 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_1[7] 1013 12
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/nextHaddrReg[2] 1511 70
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/AHBRdDone_d2 1710 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[73] 666 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23_7[1] 907 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNI22T31[3] 1126 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_19/q 760 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[5] 892 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[16] 1131 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[24] 1301 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[19] 845 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1476[0] 747 58
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/HRDATA_7[13] 1405 87
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/countnext 717 24
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[17] 1343 108
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_iv[53] 1606 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[26] 1445 37
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[1].BUFD_BLK 626 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/auto_in_d_bits_source[0] 1381 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiReqReg_addr[0] 844 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1[2] 820 81
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_150 1391 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/reg_RW0_addr_0[4] 908 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52_7_i_m2[5] 1071 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_93_16_RNO 819 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/reg_RW0_addr[1] 1076 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_ctrl_jalr 657 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dtmInfoChain/regs_8_or 542 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_182 953 126
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_cZ[17] 820 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr[6] 878 54
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/haddrReg_RNIKFON3[5] 1443 36
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_AhbToApbSM/ahbToApbSMState_ns_i_0_0_o2_0[3] 1403 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[31] 1700 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNI3IGI[30] 799 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/ll_waddr_RNIF7OP_1[0] 733 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI763Q[44] 1639 72
set_location CoreTimer_C1_0/CoreTimer_C1_0/Load[21] 1269 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/ctrl_stalld_2 764 84
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.N_53_i 1098 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_2[10] 845 81
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByte_2_1_iv[2] 1585 63
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_validByteCntInt_d_4_sqmuxa_3_1_0_o3 1281 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[12] 916 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1172_7_1_a2[1] 762 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[40] 1313 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[19] 1128 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin[3] 800 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin[4] 793 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_62741 852 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un2__GEN_1185_0_a3_RNID0AM1 1038 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[69] 629 78
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un74_validByteCnt_d_i_x2[2] 1310 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0__RNITHGP[12] 942 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_opcode_ram0__RNI94JR[7] 1045 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/_T_795 1110 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_cZ[24] 871 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_xcpt 754 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_cZ[19] 772 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[15] 1644 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[26] 740 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/value 1136 127
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13[1] 941 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv[28] 960 30
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_validByteCntInt_d98_2 1166 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_342_cZ[3] 1064 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/io_imem_resp_bits_data_RNITOCE_0[22] 698 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2[3] 890 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_9/un1_value_1_2 1090 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin[10] 902 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[107] 723 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_cause[31] 1015 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/io_deq_bits_address[8] 963 42
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[16] 1306 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[0] 1456 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_10[20] 958 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[1] 782 19
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_118 1357 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/bypass_mux_2_3_cZ[10] 811 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[0] 1464 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0__RNI0E6G[0] 749 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[26] 1788 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_6[26] 940 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.awe0 1467 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16[7] 987 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1636_2 827 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_T_298_3[1] 1034 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNIB89K[31] 819 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[13] 875 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[46] 1603 97
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/state_RNO_0[0] 603 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE_1/maybe_full 885 70
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_iv[55] 1605 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[30] 709 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[38] 1268 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[40] 1611 70
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/AHBRdDone_d2_RNO 1467 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0__RNI3E531[6] 937 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram0_[5] 963 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[57] 1179 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[24] 556 94
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/m_interrupts[11] 795 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/io_enq_ready 834 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_6[15] 949 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_93_12_RNO 818 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[28] 1550 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_3[15] 691 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram1__RNIOQ6V[7] 1332 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[35] 1707 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[0] 1514 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[8] 824 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s2_pc[18] 634 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_id_ram1_[1] 1434 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[43] 1656 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_17[4] 1010 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[49] 1583 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI7A7Q[62] 1610 60
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_688 1015 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.awe0_i_o2 982 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[1] 959 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mtvec[27] 708 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id_ram3_[1] 1404 58
set_location CoreAPB3_C0_0/CoreAPB3_C0_0/u_mux_p_to_b3/PSELSBUS_i_0_o2_0[0] 1423 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI3ASI[6] 1590 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_hartsel_ldmx[3] 744 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32_7[3] 891 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_555 1201 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_req_typ[0] 839 133
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1911[15] 1056 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[33] 1409 43
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDRInt[20] 1384 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[73] 757 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[29] 1184 70
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_0_sqmuxa_1 1445 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_1296_0_a2_5_13_12 696 93
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dscratch[9] 835 58
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HTRANS_1_1_0_.m6 1419 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_data_tag[8] 848 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_2[6] 842 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[52] 1724 94
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2145 772 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram0_[7] 1440 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/valid 729 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/errorException 817 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[5] 935 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.awe1 1466 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1__RNILP6V[28] 1136 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNI57MK[7] 1101 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[15] 1180 87
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_4/R_ADDR_1_inst 1565 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536.m72_0 1069 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp_ramout[5] 1116 87
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/un1_SDATASELInt_19_0_a3_0_a2 1254 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[3] 1147 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2_7[4] 893 15
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/state_0_2_iv_i[2] 561 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[15] 971 94
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/mem_reg_rs2_16_cZ[22] 1124 57
set_location CoreTimer_C1_0/CoreTimer_C1_0/PrdataNext_1_0_iv_0_i_a2_1[3] 1422 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[24] 1117 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/ramout[7] 904 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20_7[6] 969 3
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_1_iv[8] 1246 87
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[59] 1322 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[49] 1605 61
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/nxtState_cnst_0_a6_6[0] 1417 45
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_wrFIFORdAddr_d112_1 1241 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_608 611 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[29] 1002 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1615.ALTB[0] 1081 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram2_[4] 1399 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_616_7_0[9] 1100 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id_ram4_[1] 1360 97
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_0_i_a7_1_2[16] 1225 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/reg_RW0_addr_Z[4] 761 64
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[19] 1582 46
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbcurr_state_RNO[0] 1356 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/valid_1c 843 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1852_2 1091 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/auto_in_a_ready 1027 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26[0] 818 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_16_6_0_0 830 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[50] 1782 76
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrAddr_d_1_sqmuxa_4_0 1165 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_T_298_7[0] 1039 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full_RNO 1464 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_1[27] 985 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_2_0[28] 688 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1213 955 42
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_6[17] 1294 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_1[12] 860 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[30] 876 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[32] 1463 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_624 747 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[9] 975 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[12] 626 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_cZ[29] 682 75
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[14].BUFD_BLK 649 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2200_NE 733 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/_T_1223 1365 57
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDRInt[31] 1376 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNIL01S[15] 757 105
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HSIZEInt_d[1] 1145 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151[26] 799 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[26] 964 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram1_[3] 1412 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171[19] 697 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI5C9ER2[0] 1707 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[42] 1093 31
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByte_2_0_iv_0[5] 1118 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_1[19] 918 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_220_RNIDI65 1066 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/_T_106 711 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/m1_2_03_2 1400 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_TAG_ARRAY/MIV_RV32IMA_L1_AXI_TAG_ARRAY_0_EXT/reg_RW0_addr_0[6] 761 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54_7[5] 1023 45
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[8] 1616 48
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[49] 1262 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dscratch[16] 684 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr_m1_2[10] 740 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc_8[29] 687 93
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_1[27] 896 118
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_6[19] 1261 90
set_location CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_1 666 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id_ram7_[1] 1279 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[5] 1470 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNIF84O1[26] 795 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[39] 1572 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_address_Z[4] 894 49
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/HWDATA_0_a2[6] 1188 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_99 652 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_T_433 1131 96
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HBURSTInt_d_4_2[2] 1120 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[13] 1085 58
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/currState_RNIQ0RN[10] 1313 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram1_[1] 1150 121
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_1[16] 801 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data[13] 869 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_TAG_ARRAY/MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT/reg_RW0_addr_0[2] 861 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[3] 1646 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[9] 1642 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40[0] 1008 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[2] 922 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1063 994 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1919[22] 1020 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[37] 1596 73
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_4[48] 1476 27
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_363 1340 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[56] 1145 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_20/q 762 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIDCEQ[23] 1183 42
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[43] 1190 51
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_2_RNITQQA[48] 1286 87
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/nextHaddrReg[1] 1363 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_713_3_0 686 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_5[0] 791 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc[21] 681 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id_ram4_[1] 1407 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNIOR3C[19] 855 45
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/LENReg_RNICV2V[0] 1080 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[12] 1648 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc[25] 717 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[38] 1539 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_1[20] 897 48
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.wrFIFORdAddr[1] 1135 75
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[62] 1126 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_b_bits_user_0[5] 1356 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0__RNIUC2M[3] 1010 51
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrAddr_d_1_sqmuxa 1440 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/in1_xor_in2[23] 781 75
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[7] 1521 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/maybe_full_RNO 1407 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram0_[2] 1380 88
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_426 1355 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_1443 822 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_0[10] 975 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/idcodeChain/regs_25 369 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_T_1593[1] 1091 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.awe1 1349 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/reg_RW0_addr_0_cZ[1] 754 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[25] 1095 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr_m1_1[9] 706 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s1_pc[26] 974 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_1[1] 825 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[46] 1606 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_0_6_0_i_0_0_a2_2 733 24
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_wrFIFORdAddr_d113_5_i_a3_3_0 1191 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_320[2] 948 121
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_cZ[31] 855 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_284_RNIMRTB 1288 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.awe1 1406 84
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_AHBWrTranPend_edge_1 1182 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_671[8] 951 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram7_[1] 1455 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNIOJPF[24] 965 72
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[44] 1224 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[11] 1593 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram4_[1] 1454 88
set_location CoreTimer_C1_0/CoreTimer_C1_0/Count[2] 1392 58
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m36 1358 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[17] 1128 70
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrEn_cnst_i_a8_1 1220 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIUOID81[1] 1430 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[19] 886 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_584_0 1335 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[5] 1078 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[7] 1556 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/value[1] 1515 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram3_[3] 1393 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1852_0 1045 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_6[20] 962 30
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_wrFIFORdAddr_d113_5_i_a5_1_3 1418 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNINIC6V2[0] 1695 60
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_0_5_RNI4FKF[56] 1297 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_id_ram3_[2] 1405 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25[5] 937 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[33] 1483 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[2] 510 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_GEN_69_7_1 1052 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[45] 1563 64
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[56] 1408 24
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/validByteCnt_d_1_sqmuxa 1380 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[63] 728 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[5] 891 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/reg_RW0_addr[9] 767 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[34] 1664 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[30] 1704 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[36] 923 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_161[14] 828 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[19] 1703 73
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_731 1484 81
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[31] 1181 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[10] 1208 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[86] 647 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[24] 1190 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNID64O1[25] 794 108
set_location CoreTimer_C0_0/CoreTimer_C0_0/PrdataNext_1_iv_i_1_1[0] 1458 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s1_pc[30] 516 160
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45[6] 966 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram0_[1] 1005 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/value_1[1] 1383 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/_T_185 702 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/pstore1_addr[12] 908 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[24] 1806 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_pc[4] 900 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_0/q_RNIINHI1_0 708 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[5] 1562 64
set_location CoreTimer_C0_0/CoreTimer_C0_0/Count[2] 1596 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[8] 887 133
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/masterRegAddrSel 1378 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_817[3] 1115 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_724_1 1101 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2380[43] 1186 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151_RNIGEKA1[8] 710 102
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d145_1 1478 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIU3DV[47] 1280 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_1[24] 1001 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_xcpt_ae_inst 816 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/_T_28_NE_0 1356 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/io_resp_bits_data[10] 937 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][9] 1119 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[34] 1308 88
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv_2[48] 1315 87
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[32] 1462 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data[2] 769 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[1] 975 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/do_enq 1385 75
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_sel.tx_4_iv_i 775 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_329_0[1] 933 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_191_or[9] 1078 96
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_0[48] 1488 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI157OU2[0] 1636 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_0/reg_0/q 807 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][35] 1211 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[29] 1585 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/io_deq_valid 807 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[7] 744 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/auto_out_r_ready_3_2_0 1384 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_1/reg_0/q 825 79
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_validByteCntInt_d_4_sqmuxa_2 1417 51
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA[28] 1725 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[38] 962 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/maybe_full_RNO 1118 96
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_0_i_a7_1_2[0] 1224 90
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_1_i_a7_0[56] 1176 84
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[11] 1388 51
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d143 1329 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][1] 1100 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[14] 1041 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram0_[7] 1179 10
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d[20] 1349 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[42] 1280 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[10] 1436 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_8/ram[0][5] 1261 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[56] 1465 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[39] 598 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/auto_in_a_ready_0 1020 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][10] 844 22
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_validByteCntInt_d_3_sqmuxa 1141 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/_T_22_0 1128 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_1/do_enq 1359 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[6] 1754 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_data[26] 750 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_0[25] 831 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiReqReg_data[16] 1004 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[5] 1160 76
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/tx_byte[6] 1250 7
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA[19] 1226 112
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HBURSTInt_d[2] 1121 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[29] 607 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536.N_14753_i 1032 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_3[28] 955 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNIL8192_9[8] 620 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_2[4] 730 43
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/BIDOut_cZ[0] 1404 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id_ram1_[0] 1381 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv[7] 975 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[7] 1283 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op1_1_0[5] 803 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_417 874 75
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[49] 1267 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_32 636 63
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/hwdataReg[4] 1656 13
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/validByteCnt_d_5_sqmuxa_0_a2 1116 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[44] 1514 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_b_bits_user_1[1] 1385 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[14] 912 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[39] 714 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[17] 1124 46
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[13] 1544 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[55] 1099 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_address[20] 1010 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_8/do_deq_2 1085 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin[7] 789 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_671[29] 1111 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_6092_27 833 51
set_location CoreTimer_C0_0/CoreTimer_C0_0/RawTimInt 1621 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[9] 1013 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4_7[2] 989 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_GEN_26_2 1123 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26[1] 910 19
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m32 1333 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[1] 1014 52
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[13] 1186 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNIFC3V[31] 993 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_data_tag[15] 683 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[34] 1200 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIS3FV[55] 1311 36
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/rdFIFORdAddr_i_o2[1] 1272 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un2__GEN_1185_0_a3_RNI91AM1 1039 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][6] 1365 46
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrAddr_Z[2] 1099 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[24] 1080 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[5] 1530 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[22] 1640 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_pc[16] 933 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[45] 1695 100
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_655 1345 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[48] 1682 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_3/maybe_full_RNO 1080 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[15] 1556 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_670 966 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151_RNI6PVH[30] 697 96
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_0_sqmuxa_1 1225 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[9] 963 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_584_4 1238 88
set_location CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_6 703 10
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_83 1033 69
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_383 1032 69
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/BIDOut_0_a2[0] 1120 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/ll_waddr_cZ[2] 668 120
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI1U0Q[32] 1661 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/resumeReqRegs_0 866 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[58] 1789 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_inst[31] 694 130
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_19 1361 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id_ram5_[2] 1412 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_1[23] 937 21
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_500 1361 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[39] 1165 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_645_v[16] 1104 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/ctrl_stalld_4 766 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_cZ[26] 757 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[21] 1117 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/saved_size[0] 904 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1[1] 986 10
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByte_2_0_iv_RNO[3] 1116 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/_T_671[12] 923 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIDACQ[14] 1093 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s2_pc[8] 726 136
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/valid_2 1075 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data[12] 619 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11[1] 951 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[63] 941 34
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[10] 1546 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[23] 1587 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[0] 1473 34
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_294 1322 84
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG3_12 1327 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_734_4_RNO 685 90
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/wrFIFORdAddr_cZ[0] 1384 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_1[1] 820 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[61] 1537 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[19] 1713 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_90 784 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[54] 1474 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/un3__T_2130 766 102
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/HRDATA_3[16] 1560 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[16] 789 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_1296_0_o2_5 709 93
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_addrOffset_4[0] 1194 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_13[7] 984 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI4H461[18] 1188 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[28] 1159 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[39] 1500 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferWrEnMaybe_4_RNIJDT8 820 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14[2] 1127 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_1[1] 824 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI49IFC1[1] 1653 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[6] 1148 58
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_i_a2 1384 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_1[9] 983 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[15] 1637 79
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/rdAddrReg[1] 1366 7
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/hwdataReg[19] 1377 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_925_2 794 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[38] 971 24
set_location CoreTimer_C1_0/CoreTimer_C1_0/Count[28] 1640 22
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[17] 1077 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor_6[31] 957 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/in1_xor_in2[6] 827 99
set_location CoreTimer_C1_0/CoreTimer_C1_0/Load[16] 1276 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0_1[6] 788 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/un3__T_663 954 30
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI5OOR[0] 1408 42
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByte_2_0_iv_RNO[4] 1003 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3_7[2] 887 33
set_location CoreAPB3_C0_0/CoreAPB3_C0_0/u_mux_p_to_b3/PRDATA_0_iv_0[10] 1686 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/pstore1_addr[11] 1044 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_7/ram[0][0] 1409 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_2[6] 880 81
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[22] 1186 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/logic$[19] 945 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[20] 811 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[41] 1607 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/bypass_mux_2_3_cZ[7] 790 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[17] 1480 85
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d[17] 1238 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/reg_RW0_addr[5] 905 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/do_enq 1479 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[6] 996 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_9/ram_ram_ram1_[1] 1379 79
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_203 1321 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[3] 1088 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shift_logic_1[11] 840 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_size[0] 1068 73
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[6] 1491 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1172[9] 946 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[24] 1453 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_opcode_ram0__RNITNIR[1] 912 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[26] 988 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_strb[4] 1154 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[63] 1520 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[21] 1657 55
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HADDR[7] 1177 63
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[2] 1538 78
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_3[47] 1283 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNITJPNU2[0] 1612 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_out_1_a_bits_mask[0] 1290 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[28] 1553 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[9] 883 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_6092_30 804 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4[24] 781 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_14_v_RNI5R261_0[25] 793 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1[23] 832 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_1[24] 870 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_42741 910 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[7] 942 64
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_410 1453 30
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/count_19_0_iv_0_a2[5] 617 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[13] 941 10
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrEn_cnst_i_4_RNIAS751 1454 45
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/regHADDR[28] 1244 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_36 947 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_522_2 1327 60
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/un1_beatCnt_1_1.N_10_i 1168 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[8] 1800 88
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/regHBURST_Z[0] 1046 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1470[5] 871 91
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HWDATA_cZ[11] 1370 36
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_629 1057 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[0] 609 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata[8] 910 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shift_logic_1[10] 792 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[24] 1034 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_hartsel_RNO[0] 765 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_893[4] 1369 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_data[16] 911 121
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI1LH2Q2[2] 1380 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_2_0[6] 805 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNIL8192_0[10] 655 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[19] 869 27
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/regHADDR_Z[8] 1187 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[43] 1610 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3327[15] 912 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[29] 1576 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_i_a3_1[12] 975 36
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_5_RNO[11] 1307 96
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg_d_i_m2[11] 1090 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3_7[4] 853 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_1[17] 819 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[7] 991 12
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByte_2_0_iv_0[5] 1309 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[11] 861 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dscratch[8] 821 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/_T_27_0 1026 42
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[1] 1128 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/tlb/prot_x_0_a2_2 778 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNI209Q[30] 1105 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIHGR11[19] 1142 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[20] 780 139
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[19] 1112 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiReqReg_data[14] 725 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[14] 773 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[59] 1784 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_0[30] 869 99
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrEn_cnst_i_4_RNI251A1 1213 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1432_0 875 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s1_valid_not_nacked 876 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_372_3_0_sqmuxa 1036 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[49] 1143 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35_7[0] 972 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[24] 701 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[31] 708 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_150[23] 807 105
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_1[47] 1298 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_len[2] 1169 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26_7[2] 888 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_rs2[5] 947 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[26] 1067 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[18] 945 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][19] 1205 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[31] 910 58
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[14] 1489 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[42] 973 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_2/maybe_full_RNID8QB 1143 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53_7[5] 947 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_1[22] 978 87
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/BURSTReg_d[0] 1305 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_52 637 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[16] 1733 94
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/value_RNO[0] 1429 72
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[32].BUFD_BLK 696 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/CO0_1 1364 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[38] 1519 79
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/AHBRdTranPend_edge 1386 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[31] 1086 73
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_452 1274 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/reg_RW0_addr_0[3] 906 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_7[18] 925 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[17] 1355 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_15[20] 935 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/resumeReqRegs_0_RNO_0 811 30
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/NxtPrdata_4_i_m2[7] 1303 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc[17] 697 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/maybe_full_RNO 1320 96
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.validByteCntInt_d[1] 1146 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIT5IUU2[0] 1633 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[46] 925 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNIDC3Q[47] 1624 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[13] 916 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_220 1050 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[34] 1650 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_9[8] 956 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_3[3] 949 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_user[2] 1334 60
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/HRDATA_3[29] 1542 36
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[10] 1290 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[79] 654 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0_[6] 979 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_8/ram[0][2] 1384 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNILIMAV[1] 1508 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_sn_m6_i_o2_RNINCQ96 911 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_0[25] 873 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[8] 1708 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/auto_out_r_ready_sn_m4 1383 69
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_107 1524 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[15] 1556 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/value_1 1296 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/_T_31 1396 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[58] 1282 22
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDRInt[19] 1455 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_920[1] 1372 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[21] 828 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[32] 1499 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNICB6V[11] 1409 6
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_3_1[33] 1558 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16[2] 1021 10
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[44] 1131 19
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_722 1320 81
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[32] 1431 28
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_1[24] 1263 96
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_530 1284 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[19] 1142 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6_7[6] 976 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10_7[7] 886 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[23] 1478 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/lrscCount[1] 810 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[43] 1657 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/un1__GEN_279_1_a3_0 781 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1057_RNO[2] 974 39
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[8] 1334 106
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[19] 1148 103
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_4/R_ADDR_2_inst 1590 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNI3S3O1[20] 768 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_403 1035 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/tlb/un1__T_186_4 857 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_19 636 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1112[1] 979 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21[3] 819 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv[1] 911 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[56] 1090 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[40] 1279 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv[7] 1062 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_496 1261 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_T_284 1036 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[4] 708 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/beatsDO_2_0_sqmuxa 986 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[24] 1752 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram4_[3] 1462 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[4] 1194 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_16 859 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.awe0 1091 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32_7[5] 950 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_address[6] 920 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[18] 1488 91
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HBURSTInt_d_cnst_i_i_0[1] 1154 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[56] 1621 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg_r[0] 831 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[13] 1104 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/maxDevs_0_RNI10LS_0[3] 1065 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_480_2 1331 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/value 1137 43
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_5_RNO[13] 1319 90
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/HRDATA_3[12] 1517 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[11] 1102 61
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDRInt_d44 1415 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNIBA3Q[46] 1556 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[14] 1059 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[54] 1444 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54_7[3] 908 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[4] 989 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[30] 1694 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[58] 1304 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[0] 1442 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[6] 1259 22
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrEn_cnst_i_0 1202 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_3[13] 960 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNIL8192[8] 650 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151[31] 609 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536.m73 948 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1336[47] 961 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[8] 793 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[13] 1557 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22_7[3] 901 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[6] 1068 13
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m17_1_0 1332 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[26] 1483 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[14] 989 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_726 1014 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[23] 1697 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1084_1[11] 823 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/value_1[1] 1306 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_0[2] 818 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/_GEN_22_3_2 1358 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[3] 1734 97
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG3_2 1305 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[22] 881 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_281_iv 780 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/maybe_full 1304 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[33] 1014 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[7] 1577 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[1] 1446 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[13] 1163 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[18] 1477 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[28] 759 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/state_i[0] 880 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/beatsDO_3_0_sqmuxa 1143 90
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_729 1417 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44_7[1] 1008 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIJ7SSV2[2] 1764 63
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_233 1260 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[42] 1671 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/m0_2_1_0 637 72
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA_RNO[10] 1252 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_801[44] 1034 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2160[24] 713 105
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv_0_1[61] 1263 84
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HWDATA_cZ[22] 1372 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3207_i_o2 825 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[37] 1189 64
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_rdFIFOWrData_7_sqmuxa_RNITLVM 1283 78
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[50] 1508 55
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_rdFIFOWrEn_0_sqmuxa 1453 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNIF8VU[13] 999 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata[13] 787 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/_T_1540[9] 770 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[5] 965 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1084_1_0[30] 780 69
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_265 1501 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_7/ram[0][4] 1383 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/reg_RW0_addr_0_cZ[2] 735 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc[22] 785 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[60] 1802 76
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/currState_ns_0_0_0[5] 980 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_cZ[30] 868 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[32] 1435 88
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.nxtState_cnst_i[1] 1197 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[49] 1548 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1_7[5] 915 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/id_rs_1_cZ[4] 793 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[14] 1455 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[57] 1547 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNIGL5C[24] 1112 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[48] 666 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_442[45] 1158 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20[7] 940 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[6] 1260 45
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA[23] 1556 76
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg[28] 1101 82
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a6_0_1[0] 1272 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/idcodeChain/regs_17 504 10
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv[17] 1218 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3327[13] 913 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[21] 1722 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[23] 1596 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[2] 883 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50[2] 822 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53_7[1] 1014 18
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_1_i_4[48] 1224 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/blockUncachedGrant 870 76
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByte_2_1_iv_RNO[2] 993 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[13] 1679 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_4[10] 980 15
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_565 1156 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[32] 997 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[24] 1098 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram0_[2] 1074 79
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDRInt_d_0_sqmuxa_10 1442 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[54] 1261 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/io_resp_bits_data[29] 889 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI9F4KV2[0] 1428 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[46] 591 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s1_pc[27] 675 94
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/value_RNO[1] 1439 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][4] 1137 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.awe4 1412 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s1_speculative 975 40
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[25] 1359 33
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_validByteCntInt_d_4_sqmuxa_1 1416 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[13] 837 15
set_location CoreTimer_C1_0/CoreTimer_C1_0/NextCountPulse_0_sqmuxa_2_0_a2 1410 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_37 658 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[23] 1613 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_1[28] 952 90
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_427 1356 63
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/HADDR_0_a2[6] 1186 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[5] 830 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_ctrl_alu_fn[2] 749 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/full 1194 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[3] 805 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[29] 776 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[51] 1693 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[12] 949 16
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrAddrReg[2] 1420 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[16] 1055 55
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/HWDATA_0_a2[19] 1262 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_12[22] 917 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[25] 752 37
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[29] 1558 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s1_read 980 63
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[18].BUFD_BLK 660 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[49] 1609 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0[29] 760 75
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_m[32] 1261 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s1_req_cmd[2] 877 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[27] 1769 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[19] 840 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[0] 1082 24
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.nxtState_cnst_0_o2[0] 1187 75
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/un1_tckgo_2_sqmuxa 588 15
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[23] 1286 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/un1__T_2711 901 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_3[31] 716 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNINKOFV2[2] 1694 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/idcodeChain/regs_18 805 22
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_validByteCntInt_d_0_sqmuxa_3_0 1153 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/saved_address_Z[3] 975 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/m2_2_03_0 1399 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/maybe_full_RNO 1322 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/a_data_Z[22] 1087 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[40] 1564 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2160[26] 716 99
set_location CoreTimer_C0_0/CoreTimer_C0_0/p_NextCountPulseComb.un1_NextCountPulse75_0_a2 1464 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/do_enq_i_a3_1 756 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[26] 1192 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1020[5] 955 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_data_tag[13] 878 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[9] 1248 46
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HRDATA_RNI8HVL[10] 1563 42
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_348 1440 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[12] 1266 103
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_137 1364 54
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_wrFIFORdAddr_d113_5_i_a5_1_1 1417 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_sn_m6_i_o2_RNI4O6I6 838 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[10] 1039 36
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.N_61_i 1117 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[48] 1031 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/saved_address[15] 1088 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1476[1] 1025 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shift_logic_1[24] 834 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ctrl_stalld_1_0_a2_0_RNO_7 684 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/enables_0_7 1136 85
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[25] 1293 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc[15] 673 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_T_5663 1009 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[39] 1558 73
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.nxtState_cnst_0_a6_0[3] 1190 78
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2[5] 1306 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIN209V2[2] 1753 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[19] 733 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1065_0 991 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/_T_1549_0[21] 768 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[19] 1190 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/value[0] 1426 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[14] 1488 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[5] 998 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[24] 1757 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_10_RNO[3] 936 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_71381 864 12
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/AHBErrorReg_d_0_sqmuxa_3 1368 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/bypass_mux_2_3_cZ[19] 820 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[24] 1799 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[3] 1103 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNI3U5B[0] 1142 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_load 798 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[19] 1719 79
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HWDATA_cZ[30] 1383 33
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_3[37] 1256 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[24] 1190 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[59] 1254 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[22] 795 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full_RNO 1085 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ctrl_stalld_1_0_a2_0_RNO_9 716 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[8] 1065 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/auto_in_d_bits_error 1379 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[29] 1000 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[42] 1633 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[21] 1198 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[55] 1506 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s2_pc[2] 390 37
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/AHBRdDone_d2 1498 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_1[23] 807 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[24] 909 33
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/HWDATA[22] 1371 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_590[76] 1011 102
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/regHADDR[7] 1309 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[23] 815 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/q 744 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[1] 942 9
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_2[2] 1243 78
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_9_sqmuxa_0 1248 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1117_1.CO2 993 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45[1] 959 13
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_rdFIFOWrEn_0_sqmuxa_3 1212 81
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_3[39] 1258 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_3/do_deq_2 1084 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_29[0] 993 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0__RNINRIV[3] 1180 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[18] 1486 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/wdata[22] 730 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[40] 1691 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[13] 984 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[11] 983 22
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[7] 1586 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[60] 1782 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_valid 738 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_pc[12] 772 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[11] 1086 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_641[8] 1044 45
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg[14] 1222 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/uncachedReqs_0_addr[0] 625 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc_8[27] 683 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[62] 1129 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[56] 1768 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_wen 1068 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[7] 1020 42
set_location CoreTimer_C1_0/CoreTimer_C1_0/Load[25] 1369 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ctrl_stalld_1_0_x2_3 774 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16[6] 615 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[51] 1154 25
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/rdAddrReg_r[0] 1295 96
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_285 1320 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_2_0[24] 715 84
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_4[40] 1244 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/io_resp_bits_data[18] 888 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[80] 659 63
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HADDRInt[11] 1146 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[0] 1094 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[6] 1772 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[3] 1727 94
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[34] 1668 70
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_392 1290 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[14] 1254 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram[0][0] 1413 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[39] 1155 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_victim_tag[9] 913 58
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/regHADDR_Z[15] 1330 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[50] 1767 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[31] 948 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[49] 1131 54
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/count_RNO[0] 619 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNIL8192_1[8] 773 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[43] 1589 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_7[27] 891 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[57] 1616 100
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_3[41] 1298 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_329_0[0] 959 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_6/do_deq_1 1365 78
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByte_2_0_iv_1[3] 1309 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[14] 1505 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/auto_out_1_d_ready 1142 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNI76R11[14] 1187 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1[8] 853 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_b_bits_user_3[2] 1362 78
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[61] 1496 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[52] 1799 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_T_1441 1067 15
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_585 1244 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_id_ram5_[0] 1438 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/ramout[16] 990 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536._T_1934_i 1039 12
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_wrFIFORdAddr_d_0_sqmuxa_1 1453 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/un1_RW0_wmask_1_i_m3_1_0 916 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_214_5 1048 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[12] 1699 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_150[30] 817 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_801[37] 1026 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dtmInfoChain/regs_13 435 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[4] 1685 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[31] 1105 45
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.wrap_cond[8] 1226 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[3] 1189 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[25] 832 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/un1_value_1_2 968 45
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_356 1311 81
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByte_2_1_iv_3_RNO[2] 1308 48
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/wrFIFORdAddr_d125 1429 45
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[11] 1536 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_174[7] 699 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/irReg/reg$[2] 713 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_39 944 60
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/HSIZE_0_a2_0_a2[1] 1109 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[21] 1481 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[12] 1253 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_1[15] 695 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_cZ[14] 857 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram7_[7] 1415 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2_7_i_m2[3] 890 24
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[36] 1486 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_90 671 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_1_control_dmode 813 76
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/currState[0] 1251 157
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15_7[5] 667 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[9] 726 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[20] 899 12
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_610 1292 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_96 929 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/bypass_mux_2_3_cZ[18] 767 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_11[1] 968 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6[1] 829 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[15] 1000 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv[10] 992 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_743[1] 1441 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_b_bits_user[0] 1384 78
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/HWDATA_0_a2[8] 1256 72
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_1/R_ADDR_3_inst 1513 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_2_RNI0V867[9] 852 63
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32_m[23] 1598 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_opcode[2] 889 58
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m79 1033 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[54] 1420 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][13] 1347 79
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDR_cZ[0] 1406 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIQTAV[36] 1278 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_1[13] 1007 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[29] 1288 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[16] 685 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_ctrl_csr[2] 783 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[7] 1206 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1[10] 922 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_14_v_RNI5R261_3[22] 770 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_address[21] 847 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[43] 1598 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_ctrl_sel_alu1_4_0_0[1] 770 90
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[13] 1540 54
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HWRITE_1.m3 1292 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[20] 1200 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc[26] 762 61
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_1[41] 1304 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNILSOJ[31] 1002 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[49] 1601 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_0/reg_0/q 708 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data[0] 944 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata[19] 914 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_892[76] 950 42
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1 1416 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[18] 1204 103
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[31] 1117 118
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[17] 1591 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data[10] 798 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[28] 980 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNIQ6461[13] 1203 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1[0] 876 84
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m76_2_0 1365 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1927[35] 1053 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32_7[7] 1040 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[40] 1176 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIP2CNU2[0] 1564 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data[19] 1034 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[24] 1159 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[12] 1706 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data[18] 669 94
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/currState_RNO_1[10] 1112 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[15] 630 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_755_2.SUM[2] 1349 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[15] 1699 82
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[31] 1540 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_br_taken 765 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[39] 1517 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s1_req_addr[12] 1047 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIINCV[41] 1262 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[51] 1218 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_2[29] 888 84
set_location CoreTimer_C1_0/CoreTimer_C1_0/NxtRawTimInt 1473 30
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/tckgo_2_sqmuxa_1 596 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_75 636 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/rf_waddr_1_cZ[2] 760 102
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA_RNO[26] 1492 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[22] 1134 25
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_261 1322 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536._T_1804_i 1057 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[39] 1027 130
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/nxtState_cnst_0_a6_1_0[0] 1416 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mscratch[21] 724 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_2[14] 1002 27
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.wrFIFORdAddr_d125 1204 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_93_11 792 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[41] 1634 19
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv[38] 1342 102
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_7 1431 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][5] 1482 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNINI1V[26] 1013 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[23] 1059 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[61] 1669 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/grantIsRefill_RNIRPK72 842 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[11] 1543 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[18] 1490 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_size[2] 1392 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[51] 1668 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_8[15] 876 18
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[6] 1313 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_cause_4_i_m2_RNIFAV21[0] 797 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/value_RNO[1] 1497 75
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv[62] 1538 45
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a6_2[0] 1032 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2252_3 732 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/irChain/regs_0 747 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[21] 1117 33
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/HWDATA_0_a2[17] 1373 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/lrscAddr[22] 799 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1084_1_0[15] 691 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4[27] 735 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/q 561 25
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_469 1321 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id_ram6_[1] 1471 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_4 648 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_cmdtype[3] 650 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][7] 1205 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0__RNIBKJM[7] 914 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[20] 932 133
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[39] 1662 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/idcodeChain/regs_27 724 16
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_addrOffset_2[0] 1262 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_m2_e_0 1018 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_0_RNO[18] 968 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_316_RNI17H5 1066 54
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_beatCnt_1_1.beatCnt_d_i_o4[1] 1455 54
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/HWDATA[23] 1387 33
set_location CoreTimer_C1_0/CoreTimer_C1_0/Count[20] 1297 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[1] 1079 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[18] 1380 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4_7[7] 984 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[6] 977 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_last_ram6_[0] 1465 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[7] 735 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_flush_valid_pre_tag_ecc 816 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id_ram3_[2] 1490 55
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[33] 1334 112
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d140 1464 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/maybe_full 1008 124
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_nxtState_9_sqmuxa 1140 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/resetting 885 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_1[0] 968 84
set_location CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/m45_0 1489 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[23] 1107 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_16[10] 793 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[11] 1044 48
set_location CFG0_GND_INST 1205 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2192_cZ[6] 717 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_327 888 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_last_ram2_[0] 1427 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[13] 1608 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31_7[7] 854 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46[5] 901 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[36] 1715 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[26] 1413 112
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_697 1380 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_972 1020 54
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_0_iv[51] 1287 87
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[7] 1569 39
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0_0[45] 1537 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[31] 1205 52
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a6_1[0] 1285 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[19] 1145 70
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_691 1260 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[36] 643 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/do_deq_3 1127 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram6_[3] 1511 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/un2_DMSTATUSRdData_allnonexistentlto9_5 737 18
set_location CoreTimer_C1_0/CoreTimer_C1_0/Load[11] 1260 28
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByteCnt_iv[1] 1131 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/maxDevs_0_RNIUR9P1_4[3] 1038 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE_1/empty_RNI2T9J1_0 1136 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/un1_value_1_2 1095 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[9] 1390 91
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HBURSTInt_d_cnst_i[1] 1440 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536.m57_e 1027 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[55] 1480 55
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_AXIBurstInt_d_0_sqmuxa 1547 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[27] 1811 85
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg_d42_i_o3_0_o2 1103 81
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[24] 1360 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[56] 1788 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_2[1] 1010 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[22] 1446 97
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/HWDATA_0_a2[13] 1295 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[27] 707 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[14] 1095 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11[2] 882 31
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d143 1212 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiReqReg_data[29] 816 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_34 997 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_7/maybe_full 1366 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[23] 1104 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_616[1] 1015 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_len[0]_RNO[2] 1069 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2192_cZ[23] 862 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[14] 1233 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_831_6[3] 845 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[15] 1693 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[20] 829 25
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_1_iv[36] 1226 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171_1[13] 700 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[26] 652 19
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/rdAddrReg[0] 1367 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[21] 1706 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25_7[0] 1014 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.awe1 1088 57
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/nxtState_cnst_i_a6_2_0[1] 1429 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shift_logic_1[26] 818 108
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[26] 1544 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dscratch[12] 703 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[27] 1038 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/idcodeChain/regs_28 969 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[3] 1637 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[15] 1788 88
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[3] 1487 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/a_data_Z[7] 1112 121
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_valid 762 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37[3] 865 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][8] 1098 43
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_0 595 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data[5] 677 130
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/a_data_Z[11] 840 145
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/beatCnt[1] 1281 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1__RNI7D8V[30] 1143 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_ctrl_sel_alu1[1] 892 121
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_2753[7] 963 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_inst[8] 532 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_865 964 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_a2[2] 973 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_972[5] 967 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2391_1_cZ[36] 1112 90
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_128 1488 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNIC65O1[29] 783 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp_ramout[3] 1319 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1[31] 996 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/maybe_full_RNO_0 1326 96
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[0] 1397 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE_1/value_1_0_i_x2 1015 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/DMSTATUSRdData_allresumeack 805 30
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_1/R_ADDR_2_inst 1522 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0__RNI2G6G[1] 949 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_71 648 81
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_rdFIFOWrData_5_sqmuxa 1272 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_2[12] 722 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_729 1012 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[1] 834 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram[0][5] 1298 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_755_2.SUM[0] 1422 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[12] 1143 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/_T_1540[6] 781 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[18] 1205 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[8] 1141 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_1/reg_0/q 990 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1084_1[17] 828 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram0__RNIECK84_4[3] 1292 60
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/HWDATA[15] 1373 36
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_0/R_ADDR_2_inst 1044 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[1] 1060 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/bypass_mux_2_3_cZ[26] 790 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNIIBA51[5] 1209 12
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_wrFIFORdAddr_d113_10_2 1152 81
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d[32] 1231 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[41] 1597 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_9[25] 933 42
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_validByteCntInt_d_0_sqmuxa_3_0 1352 27
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_415 966 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/value_1 1137 139
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HADDR[3] 1329 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[17] 1094 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[11] 1553 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI5GU4V[1] 1571 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[55] 1553 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[4] 1534 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53[1] 1014 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/selectedHartReg[3] 761 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[43] 736 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_1608_i_0_0 807 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_1[19] 841 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_154[3] 815 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[26] 674 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_extra[0][0] 826 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_8[20] 931 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1596.ALTB[0] 1053 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIIFMU[7] 1028 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram4_[7] 1337 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.awe4 1435 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[12] 1691 79
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[28] 1628 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram7_[6] 1287 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0__RNI16JV[8] 1141 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32[3] 978 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp_ram_resp_ram1_[4] 1065 19
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[21] 1605 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_490 1305 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[37] 1608 88
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/haddrReg[0] 1394 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[2] 767 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[11] 1071 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0__RNI487P[25] 1298 45
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[16] 1273 91
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/HRDATA_7[16] 1240 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv[27] 956 126
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[31] 1535 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/maxDevs_0_RNIUR9P1_1[3] 1035 15
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_bit_sel[0] 1332 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/state_r[1] 961 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[17] 724 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram3_[6] 1397 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[31] 1368 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_191_3[4] 1068 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/io_out[2] 745 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50_7_i_m2[6] 877 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[23] 1089 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNIKDNF[13] 999 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7_7[2] 849 24
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[32] 1141 76
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[59] 1625 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22_7[5] 900 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[15] 899 148
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_930_1 794 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_617_0 924 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0__RNIST4P[12] 1255 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[18] 838 88
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_281 1397 84
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[22] 1573 46
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM_0_x2[0] 1471 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[4] 916 49
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByteCnt_0_iv[8] 1334 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1[11] 859 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[55] 1317 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[14] 1506 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36_7[4] 948 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1636_3 823 96
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA[6] 1422 55
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_743 1044 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_93 671 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_203_0_o2_i 775 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.N_49_i 1054 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[15] 979 9
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/validByteCntInt_d_5_sqmuxa 1406 51
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/nxtState_cnst_0_a6_0[2] 1375 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[36] 1758 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40_7[4] 1020 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram0__RNI3T011[5] 930 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIT9N01[0] 1170 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNIHG3Q[49] 1795 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_cause[3] 898 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/tlb/N_1853_i 892 69
set_location CoreTimer_C1_0/CoreTimer_C1_0/Count[24] 1447 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_831[3] 962 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31_7[2] 853 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[25] 862 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][29] 1217 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[15] 789 7
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_sqmuxa_1 1211 78
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/controlReg2[0] 1431 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0__RNITVOP[24] 1184 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_93_24 809 105
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[58] 1191 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_1[30] 873 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89401_0_o2_RNI98O5 931 33
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_1_iv[15] 1245 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[39] 1254 33
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA_RNO[22] 1257 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[54] 1178 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1[4] 859 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[10] 651 28
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/count_19_iv_0_a2_0[2] 613 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[21] 989 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_2992_u_i_a5_1_0_0_a2_RNI54CG2 1056 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2192_cZ[25] 831 123
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_validByteCntInt_6lto11 1386 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mtvec[11] 835 64
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/HWDATA[14] 1392 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1896 786 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/idcodeChain/regs_12 524 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[2] 1676 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[39] 1130 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNI19SJ[14] 1059 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ctrl_stalld_1_0_a2_0_RNO_5 709 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/do_enq_0_i_o2_0 884 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4[12] 661 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s1_req_addr[26] 868 97
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C 1163 162
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNIT6A26[31] 782 114
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG3_14 1307 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_4[4] 965 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][51] 1328 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_reg_rs_msb_0_6_i_m2_1[11] 768 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[7] 1480 79
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_4_0[7] 1454 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[18] 1030 30
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_2[6] 1269 81
set_location CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/m29_0_0 1462 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[3] 1478 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_2_0[7] 725 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_T_555 937 49
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByteCnt_0_iv[5] 1343 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[3] 1051 45
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_currState_4 1436 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s1_pc[4] 653 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_9/ram_ram_ram0_[5] 1360 79
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_3[31] 1301 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNI1O1O1[10] 770 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[45] 1644 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_hit_state_state_2[0] 871 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[56] 933 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[7] 1070 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNICH5C[22] 1240 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_ar_ready 1068 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/full 744 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIJHI8V2[2] 1674 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[26] 1788 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_address[6] 755 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2[6] 926 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_xcpt_ae_inst_4 721 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr[9] 861 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/value_RNO 1160 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[2] 977 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0][16] 1102 49
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_HWDATA_1_sqmuxa_1 1231 87
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/validByteCnt_Z[0] 1405 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[30] 1105 121
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[6] 1727 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[3] 1125 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0__RNI6A7P[26] 1304 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[0] 1441 79
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_21_sqmuxa 1230 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16_7[7] 987 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[45] 1163 55
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_1_sqmuxa_1 1116 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1470[3] 944 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_reg_rs_msb_0_6_i_m2[29] 820 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][23] 1202 64
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[0] 1155 51
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.wrap_cond[4] 1236 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram2_[3] 1433 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[4] 1824 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/a_data_Z[23] 873 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/io_imem_resp_bits_data_i_0[16] 708 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_opcode_ram1_[2] 1163 64
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_clock8_0_a2 1610 18
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HBURSTInt[1] 1442 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[14] 1001 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[22] 692 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[29] 1587 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[16] 924 34
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_592 1344 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_cZ[16] 853 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[31] 1049 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[18] 1481 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[12] 1060 82
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/wrFIFORdAddr_cZ[2] 1339 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_616_1_0 804 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_755_2.CO0 1344 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[3] 1029 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[15] 708 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata[16] 622 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[3] 1323 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26[4] 1005 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_16[8] 792 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data[21] 604 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[4] 1101 61
set_location CoreTimer_C1_0/CoreTimer_C1_0/LoadEn_0_a2 1532 3
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/HWDATA_0_a2[3] 1294 72
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/HADDR_0_a2[12] 1179 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_34 864 100
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[19] 1592 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0[26] 688 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_debug_RNO_0 686 63
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[52] 1636 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[12] 1188 87
set_location CoreTimer_C0_0/CoreTimer_C0_0/Load[16] 1663 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[15] 620 106
set_location CoreTimer_C1_0/CoreTimer_C1_0/Count[13] 1613 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38[4] 911 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_2/maybe_full 1074 118
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_742[5] 959 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/un1_RW0_wmask_2_i_m3 927 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1680.ALTB[0] 1080 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_6/maybe_full 1422 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/tlb/io_resp_cacheable_0_a2_3_5 717 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[5] 889 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536.m47 1069 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s2_pc[5] 911 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_5/maybe_full 1027 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10_7[2] 889 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[21] 1681 64
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[37] 1657 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[10] 1247 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_b_bits_user_1[5] 1098 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0_1[13] 756 75
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/controlReg1[6] 1552 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram5_[5] 1323 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[21] 911 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/tlb/_T_246_0 868 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_ctrl_wxd 684 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNIH1M9D[31] 756 108
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/reg_write.tx_hold_reg4_i_i_a2_1 1530 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[21] 933 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1911[18] 1170 9
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv[2] 1086 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[114] 554 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mstatus_mpie 763 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_1[23] 811 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[36] 1706 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_11[5] 985 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[25] 1705 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[53] 1779 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s1_req_tag[2] 876 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[54] 1430 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIPQN7V[1] 1752 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[3] 967 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44_7[7] 802 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[31] 923 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1675.ALTB[0] 1059 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17_7[0] 1071 3
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_616 1378 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[1] 1510 58
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByteCnt_d_2_sqmuxa_6 1105 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[27] 1288 88
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_wrFIFORdAddr_d118_RNIK3RN1 1179 69
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_1[26] 1268 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_cZ[29] 723 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[23] 1705 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ctrl_stalld_1_0_a2_0 756 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_9/do_deq 1083 84
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByte_2_0_iv[10] 1112 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_cZ[23] 806 96
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByteCnt_iv_2_RNO[2] 1321 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/_T_1549_0[20] 768 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[13] 1143 111
set_location CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/m73_0 1664 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3_7[6] 855 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[13] 1557 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op1_1_0[3] 853 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[1] 1430 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_93_9_RNO_0 804 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35[7] 869 31
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_4[49] 1574 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[2] 728 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_i_o3[12] 982 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[30] 1735 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[24] 893 13
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[38] 1249 103
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_wrFIFORdAddr_d120_1_0 1428 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/in1_xor_in2[13] 817 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[40] 1653 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_11[13] 937 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_549[2] 1390 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data[31] 739 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram7_[1] 1414 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_0/reg_0/q 741 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNI3ECI[12] 624 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_0[6] 872 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_567_2.SUM[0] 1330 60
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM_0_o2[1] 1553 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[6] 1728 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/id_reg_fence_r 747 90
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.AXIBurstInt_d_0_sqmuxa 1184 75
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HADDRInt[0] 1277 139
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_304_2 1302 54
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[9] 1365 118
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[8] 1022 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292[5] 707 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_0[26] 877 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_14_v[18] 769 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[16] 1126 121
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[34] 1240 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_179[29] 954 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mtvec[16] 668 124
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_9_6_0_0 736 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[54] 1424 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1172[3] 798 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[28] 1125 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7[0] 816 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_opcode_ram0__RNIRLIR[0] 1249 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[26] 1789 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI9C7Q[63] 1550 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1[30] 852 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNIQRNP3[18] 756 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][31] 950 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/valid_2c 867 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[30] 1712 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s2_pc[7] 627 142
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_4[28] 688 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNIKV0S[14] 769 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[40] 1609 100
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HSIZEInt_d143_i_1_o2_RNI1GHN 1164 72
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[1] 1614 33
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HBURSTInt_d_cnst_i_a4_0_2[2] 1446 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_672 1383 75
set_location CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/xhdl1.GEN_BITS_0_.gpin3_RNIIB5CG 1459 36
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[52] 1194 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[45] 908 130
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_data_coh_state[1] 888 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_536_0[1] 1264 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_1[18] 672 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[3] 1734 94
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0__RNIM62M[12] 1322 57
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDRInt[10] 1150 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[30] 993 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[33] 1497 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_4/do_deq 1366 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_T_1564[0] 1035 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_11[0] 999 21
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[38] 1299 85
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/validByteCnt_d144 1323 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[1] 1451 79
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_0_0[32] 1477 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/_T_134 733 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_14_v[26] 857 105
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/HRDATA_3[21] 1552 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[54] 1471 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_hartsel[5] 686 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2372[35] 1146 90
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXIOutReg/RRESP[1] 1282 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNI1O1O1_0[10] 769 114
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg[27] 1243 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dscratch[25] 833 130
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1[2] 949 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[1] 1009 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[41] 1521 73
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_5[10] 1314 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_180_0 774 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_541[0] 938 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferAccessVec_24 823 21
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByteCnt_iv_2_RNO[2] 1111 63
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/HWDATA[0] 1375 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNIL8192_10[6] 670 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_0[22] 983 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNIJCVU[15] 980 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_inst[24] 755 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[50] 1810 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_575_1 896 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.awe6 1465 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/auto_out_1_d_ready 996 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_204 864 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_14 863 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNI81A51[0] 1291 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[26] 1801 58
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/haddrReg[15] 1204 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_2731_source_11_sqmuxa 887 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_7[20] 970 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_a3[15] 1001 33
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[19] 1762 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNI3CIS[31] 781 114
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/SDATASELInt_RNO[15] 1382 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_1296_0_a2_19 729 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_312_19_sqmuxa_2_a2 780 24
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/HWDATA[2] 1222 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[38] 973 51
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_AXIBurstInt_d_0_sqmuxa 1117 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/io_imem_resp_bits_data_RNIMRCC3[10] 699 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_data_tag[7] 1138 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1919[29] 1025 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[8] 1801 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[7] 1512 76
set_location CoreTimer_C0_0/CoreTimer_C0_0/Count[28] 1480 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/tlb/_T_885[5] 880 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[48] 1154 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[10] 752 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[31] 857 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/tdo_i_m2_i_m2 712 21
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[12] 1526 42
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_0_0[54] 1571 27
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_2_0[9] 1304 96
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[14] 1382 58
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_131 1332 96
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/tx_byte[0] 1483 13
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_addrOffset_1[2] 1261 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[16] 1010 60
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HBURSTInt_d_4_1[2] 1127 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv[29] 916 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_opcode_ram0_[2] 945 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[26] 747 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_93_6 781 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNI0PIM[15] 1016 21
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_378 1068 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/ex_reg_rs_msb_0_6_1[21] 785 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0[20] 735 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id_ram6_[1] 1273 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4[28] 741 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_T_15556 1008 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/_T_28 1153 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7_7[4] 859 21
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d[40] 1249 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiReqReg_data[31] 423 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1172_7_1[3] 845 57
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_sqmuxa 1222 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[2] 1626 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[5] 981 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_data[28] 907 136
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram0_[5] 1115 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[9] 1536 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/ram_param.SystemBus_slave_TLBuffer.Queue_5.ram_param_ram1_[7] 1185 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[23] 1199 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[17] 1167 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/m0_2_0_0 636 72
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA_RNO[16] 1444 33
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/validByteCntInt_d_5_sqmuxa_2 1405 51
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_556 1369 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_T_1445 1041 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor[32] 912 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[3] 1319 34
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/hwdataReg[29] 1755 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[8] 969 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_r_bits_user_0_a3[0] 1099 96
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv[40] 1245 90
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.nxtState_cnst_0_o2_0[2] 1189 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_671[3] 895 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[7] 1212 25
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4_0[19] 1573 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0[27] 676 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op2_1_cZ[24] 831 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/do_deq 1241 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/_T_31 1121 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_2/do_enq 1145 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mtvec[4] 836 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[14] 1451 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9[0] 1003 34
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un31lto9_1 1392 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[8] 1752 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[18] 1115 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34_7_i_m2[0] 920 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1__RNIJN6V[27] 1288 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[15] 1681 85
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg_d_i_m2[25] 924 84
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_761 1110 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_31_iv_0[0] 971 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51[1] 875 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_0[4] 588 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[10] 876 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_603_0 1333 60
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_1/R_ADDR_1_inst 1253 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_1[3] 970 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2160[31] 723 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[12] 1715 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_0_1[28] 745 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/saved_address[10] 938 46
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_287 1070 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_1[14] 925 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIRUKJ[16] 986 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dscratch[29] 708 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_user[0][1] 980 106
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[22].BUFD_BLK 648 18
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[4] 1602 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[24] 710 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44[4] 1078 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[22] 575 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[29] 923 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op2_1_cZ[28] 876 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_mask[0] 765 22
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_0/R_ADDR_1_inst 1228 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_29_12 793 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[1] 1430 58
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[23] 1269 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13_7[5] 929 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_inst_RNIL9C31_0[9] 744 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/dcache_blocked_RNO 869 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[8] 1706 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_3[9] 967 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram0_[3] 1433 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[104] 619 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[61] 1561 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54[2] 904 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2254_0 741 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[35] 1731 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[15] 1087 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[19] 1689 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1821_0[0] 926 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][2] 1145 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[36] 1666 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22_7[7] 904 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7147_0_a2_1_a2_RNIAMH83 1030 12
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/validByteCntInt_d21 1380 48
set_location CoreTimer_C1_0/CoreTimer_C1_0/PreScale[4] 1499 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_169[30] 816 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_298[4] 1360 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_1[25] 804 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[15] 1069 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[63] 1016 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[4] 953 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1084_1[16] 774 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_INT_XING/MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3/sync_2_0[29] 1394 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_289 1068 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_1[9] 900 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_66 652 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[40] 1025 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[60] 1176 49
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_AhbToApbSM/ahbToApbSMState_ns_0_0[1] 1474 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[54] 1492 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr[26] 769 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[22] 1624 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/idcodeChain/regs_22 481 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[33] 1420 58
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByte_2_0_iv_3[3] 1104 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf[10] 629 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_607_6[1] 918 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_r_bits_user_0_2[5] 1086 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[10] 998 49
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_49 1090 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[0] 1128 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_504_12_sqmuxa_1 798 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNIL8192_0[8] 648 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[12] 1382 73
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[8].BUFD_BLK 648 15
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/validahbcmd_0_a2 1279 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dscratch[14] 682 52
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[8] 1465 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1084_1[7] 788 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_RNO[4] 997 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[28] 1112 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_11[12] 972 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[3] 1107 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_last_ram2_[0] 1234 10
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a6_1_0[1] 1284 51
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[4] 1138 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[56] 1090 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[59] 1768 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_6/ram[0][2] 1362 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[28] 1621 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[43] 984 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/ll_waddr_RNIJBOP[2] 720 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram0_[9] 934 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[6] 528 130
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[24] 1405 72
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.validByteCntInt_d_1_sqmuxa_9 1140 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNIFSEI[27] 854 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][5] 850 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr[8] 874 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dcsr_cause[1] 816 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_252_i_a2_0_0 989 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_ctrl_csr[0] 661 100
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/HRDATA_7[20] 1308 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_427 1274 60
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByteCnt_0_iv[10] 1332 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/_T_955 1064 30
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByteCnt_d_2_sqmuxa_5 1104 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/mem_reg_rs2_16_cZ[16] 985 129
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21_7[7] 1016 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_reg_rs_bypass_0_3_0_a2 797 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[37] 1459 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[7] 1117 49
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv[1] 1235 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][31] 1396 43
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/currState_ns_0[3] 1102 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_GEN_1631_1_sqmuxa 940 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_pc[19] 809 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3503_11_sqmuxa_0_a2_0 978 18
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[24].BUFD_BLK 725 15
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/HRDATA_7[12] 1299 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_25[0] 986 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29[1] 693 73
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_511 1333 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[20] 961 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[16] 1185 55
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_1_iv[10] 1286 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[0] 1146 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_o3_RNIGC102[28] 923 33
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d[18] 1267 45
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/AHBRdDone_Z 1383 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id_ram3_[0] 1477 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[18] 1023 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNI83LM[28] 1021 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_b_bits_user_0_2[3] 1375 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1[0] 963 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_801_RNO[44] 1033 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1919[5] 1019 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_r_bits_user_0_2[3] 1457 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[38] 1522 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[13] 1234 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[24] 766 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[58] 1759 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNIL8192_1[10] 655 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[30] 1104 45
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d_2[8] 1273 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_address[4] 553 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0_rep_Z[40] 604 10
set_location CoreTimer_C0_0/CoreTimer_C0_0/CtrlReg[0] 1686 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_13 625 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[15] 1207 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[13] 719 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[37] 1337 115
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_700 1498 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_1296_0_o2_9 729 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_4[5] 832 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full_RNO 1027 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/un1__T_281_i[0] 1073 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_641[13] 1068 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_671[26] 838 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.awe0 1476 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[29] 1195 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/m3_0_3 955 6
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/nextHaddrReg[15] 1476 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id_ram3_[2] 1432 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[14] 1009 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][28] 1287 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNIVT2Q[40] 1625 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_0[15] 794 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[9] 1155 31
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/HRDATA_3[18] 1533 36
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_2 1296 69
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDRInt[8] 1293 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[17] 705 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_data[18] 853 133
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_493 1255 57
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[29] 985 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[39] 1546 76
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv[59] 1250 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv[23] 1034 120
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id_ram1_[1] 1450 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[30] 634 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[6] 790 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_RNO[11] 1129 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[8] 965 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.awe0 958 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[22] 651 103
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDRInt[21] 1223 19
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA[30] 1473 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[21] 1656 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[42] 1666 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNIL8192_3[8] 633 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151_RNIEUDL[20] 686 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIP25DV[1] 1559 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[13] 1693 91
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/SDATASELInt[1] 1473 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/N_95_i 701 114
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_519 1306 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data[19] 673 103
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_validByteCntInt_3lto11 1393 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/io_deq_valid 937 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[59] 1761 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_127 783 60
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByteCnt_0_iv[4] 1333 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[48] 1656 88
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg[25] 1259 100
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_3_sqmuxa_0 1477 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram5_[3] 1406 70
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d142 1465 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52_7_i_m2[6] 968 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/_GEN_67_3_2 1085 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/idcodeChain/regs_31 610 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33_7[4] 1008 15
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_HBURSTInt_d_0_sqmuxa_2_1 1414 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/io_deq_bits_size[2] 971 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0__RNIB0HP[19] 937 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI0BSJC1[1] 1609 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42_7_i_m2[6] 900 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram4_[1] 1454 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_20 637 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/auto_out_0_a_bits_mask[1] 849 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv[24] 926 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13_7[1] 941 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_26 661 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_93_7_RNO 805 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40_7[0] 1008 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23[4] 900 31
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HBURSTInt_d_14_1[1] 1154 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_6[27] 943 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[18] 1464 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata[4] 709 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[17] 1667 97
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_781 1072 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[16] 1739 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_T_597 967 97
set_location CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/m91_0 1287 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3327[18] 912 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc[18] 727 88
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_244 1344 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/saved_address[7] 934 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1284 894 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[57] 1167 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[50] 1718 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_data[3] 651 142
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[25] 747 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[59] 1254 22
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/state_RNO_0[1] 588 12
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/SDATASELInt_RNO[10] 1374 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[8] 1092 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[51] 1153 43
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/HADDR_0_a2_0_a2[1] 1213 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[17] 1255 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id_ram7_[0] 1479 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[3] 1644 58
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/HADDR_d[12] 1311 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_size[0][0] 1015 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[13] 1206 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[14] 1465 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0_7_i_m2[6] 465 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s1_req_addr[7] 691 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_GEN_26_4_2_0 1118 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[16] 1083 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[48] 973 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_940_7_0_329 1011 57
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_addrOffset[2] 1044 57
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_86 1368 102
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_HADDRInt_d_1_sqmuxa 1441 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1482[1] 923 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/_T_1242 1382 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1919[36] 1070 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram0_[5] 1561 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_strb[0][5] 1047 55
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d[24] 1315 42
set_location CoreTimer_C1_0/CoreTimer_C1_0/PrdataNext_1_iv_0_i_1[0] 1474 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_pc[28] 904 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc_9[15] 673 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id_ram7_[2] 1437 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[54] 1488 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/idcodeChain/regs_1_1_RNO 726 18
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/nxtState_cnst_i[1] 1429 48
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[13] 1346 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI70TP[17] 1414 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[26] 1137 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/saved_address[11] 1035 61
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[17] 1599 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIBON01[7] 1137 84
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_6[18] 1277 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[17] 1548 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id_ram4_[0] 1465 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_ctrl_mem 665 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_0[14] 1007 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[56] 1767 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[51] 1728 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[37] 1206 25
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[19] 1157 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[106] 616 66
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5[8] 1533 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2187 901 57
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[2].BUFD_BLK 625 21
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/rdAddrReg[3] 1387 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_1/ram[0][1] 1114 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3327[1] 876 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mtvec[7] 834 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_174_7[1] 853 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[56] 1136 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram1_[3] 1312 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[36] 1050 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[12] 1071 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram0_[2] 1201 136
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26_7[4] 888 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[0] 1106 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNISNPF[26] 959 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_9/ram_ram_ram0_[0] 1361 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/busyReg_2_RNO 738 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[7] 944 3
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_validByteCntInt_d_1_sqmuxa_1_2 1153 75
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.AHBRdDone_d_0_sqmuxa 1189 78
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/HRDATA_3[7] 1502 42
set_location CoreTimer_C0_0/CoreTimer_C0_0/NextCountPulse_0_sqmuxa_3_0_a2 1485 36
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg[26] 1312 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[20] 1682 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_ctrl_sel_alu1[0] 846 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21_7[2] 938 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id_ram4_[2] 1433 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2191_1[16] 732 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[44] 1197 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[27] 1408 118
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d[0] 1329 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNI5T5N1[3] 792 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram2_[2] 1368 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_64221_RNIDN4B 913 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0][10] 979 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[54] 1484 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/lrscAddr[4] 1154 10
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/tx_hold_reg[7] 1419 31
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_3/R_ADDR_0_inst 1550 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[15] 1085 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_ctrl_alu_fn[3] 757 133
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HWDATA_cZ[2] 1398 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/pstore1_addr[7] 945 4
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HBURSTInt_d_cnst_i_0[2] 1153 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[13] 1614 79
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HSIZE_1[1] 1178 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_3/ram[0][2] 992 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_pc[31] 843 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/maybe_full_RNO 1151 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[5] 1145 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_one_beat 928 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_cZ[2] 817 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3027[7] 966 103
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_b_bits_user_0[2] 1106 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/release_state_ns_0[5] 941 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.awe4 1464 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171_i_m2[5] 940 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[4] 1716 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc[26] 628 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1584.ALTB[0] 1089 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[33] 1457 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_data[31] 744 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_1[25] 931 27
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/RIDOut_0_a2[0] 1123 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIV2LJ[18] 988 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[22] 701 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[17] 1168 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[45] 968 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/in1_xor_in2[25] 792 105
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_0_0[61] 1571 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55_7[0] 906 33
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_wrFIFORdAddr_d113_12_3_RNIR0NS 1352 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_169[16] 816 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[45] 1310 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151_RNILMLA[18] 685 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/N_9597_i 1047 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI323Q[42] 1646 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram1_[3] 1321 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[48] 1649 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10_7[6] 885 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNILHNCV[1] 1608 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/io_dmem_invalidate_lr_0_o2 837 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[18] 1095 33
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/validByteCnt_Z[10] 1453 79
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_395 1396 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data[6] 624 115
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[4].BUFD_BLK 625 15
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_3[0] 1580 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op2_1_cZ[12] 852 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_2/reg_0/q 682 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op2_1_1[18] 873 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[14] 677 25
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0_0[43] 1527 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0__RNIG1O9[2] 1050 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un2__GEN_1250_0_a3 949 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/saved_address[5] 963 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/value_RNO[1] 1318 84
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_2/R_ADDR_3_inst 1549 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_734_4_RNO_0 684 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_cZ[2] 809 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiReqReg_data[9] 866 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[20] 1774 73
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/SDATASELInt[10] 1374 46
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_560 1390 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_47061_RNIRKCM 1022 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/un1_ibuf_io_inst_0_bits_inst_bits_50_0_o2 708 93
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_730 1391 117
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[15] 721 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[66] 1043 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[27] 624 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1__RNICOTN[26] 1355 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[46] 1560 91
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HWRITE_1.m3 1416 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6_7[7] 872 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[8] 1733 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_T_480_2 1126 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[111] 548 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[21] 705 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_address[21] 807 55
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByte_2_1_iv_1[2] 1411 42
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/HWDATA_0_a2[11] 1298 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[45] 1731 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][25] 1250 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[33] 1388 43
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[44] 1386 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151_RNIUJTC3[20] 684 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_180_2_1_3 812 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_0_control_w 804 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_ctrl_mem 925 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_4[18] 684 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor[10] 1049 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_xcpt_st_u 809 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram1_[1] 1059 58
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA[17] 1375 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/value_1_0_0[1] 1429 84
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/tckgo 894 127
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_HADDRInt_d_3_sqmuxa 1440 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr[17] 716 79
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[62] 1126 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/ramout[2] 744 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5_7[2] 918 15
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un32lto2 1452 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/mem_reg_rs2_16_cZ[20] 639 135
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/haveResetBitRegs_0 699 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[52] 1771 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_xcpt_ld_u 811 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_9/ram_awe0 1360 75
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/currState[1] 1295 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNI98EQ[21] 1140 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[11] 1714 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_3/reg_0/q 768 34
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[60] 1595 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_28 719 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_data[11] 527 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI4R8QC1[1] 1692 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[60] 1797 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[26] 1752 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1084_1[18] 775 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[62] 1548 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/state_nss_i_i_0[0] 777 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_victim_tag[14] 748 49
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[17] 1607 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[25] 1371 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dcsr_cause[0] 828 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[41] 1508 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[17] 939 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_id[1] 1339 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_hartsel_ldmx[5] 791 33
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[24] 1106 85
set_location CoreTimer_C1_0/CoreTimer_C1_0/Load[15] 1718 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50_7_i_m2[7] 879 21
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_263 1326 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/empty 802 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[24] 1174 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[22] 1627 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/maybe_full 1332 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram1_[7] 1067 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[28] 1560 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_RNIDAKD 936 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram0__RNIGOTS[12] 1279 54
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[0] 1645 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/logic$[21] 950 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_6/ram[0][4] 1228 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536.N_130_mux_i 1029 36
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_3_iv_5[50] 1282 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[20] 1023 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151_RNI6LRH[12] 709 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[19] 1105 55
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d_2[15] 1268 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_93_8_RNO 817 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[8] 1134 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/un1_value_4 1055 60
set_location CoreTimer_C1_0/CoreTimer_C1_0/LoadEnReg 1577 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[9] 1611 55
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_HADDRInt_10 1452 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_64 649 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_hartsel[2] 780 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0_[9] 1111 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[58] 1784 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_2/do_enq 1295 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2391_0[38] 1139 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/value_1_RNO[2] 1363 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[26] 1800 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[44] 1630 76
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_RNO[31] 1367 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram1_[2] 1404 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_id_ram2_[2] 1427 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[11] 698 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/d_first_2 612 57
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m13_2 1105 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_pc[27] 873 136
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_0[30] 984 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[26] 1352 106
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA_RNO[28] 1581 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_debug_if_u 794 75
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_59 1107 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[29] 987 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_1_control_tmatch[0] 784 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1020[4] 950 36
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[17] 1481 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data[15] 630 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[30] 1332 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[8] 1106 34
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_byte[1] 1094 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram7_[4] 1419 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram1_[2] 1278 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[55] 1214 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_26 763 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[15] 1056 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc[5] 779 34
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_HWDATA_1_sqmuxa_1 1465 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_2/value 1206 70
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[3].BUFD_BLK 624 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[5] 1471 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_fire_1 879 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[23] 1588 82
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByteCnt_0_iv_RNO[6] 1128 57
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_69 1080 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1911[20] 1056 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[21] 999 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[17] 1066 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][26] 1445 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNI9HSJ[18] 950 138
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_victim_tag[17] 687 124
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[19] 887 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[17] 1127 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/_T_203_0_a2_RNIL3GB5 720 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[30] 1112 49
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/SDATASELInt[14] 1659 73
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[15] 1519 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI5OBAV[1] 1706 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bypass_mux_1[28] 819 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[2] 977 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr_m1_1[8] 757 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[6] 1069 30
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.wrFIFORdAddr_d112 1212 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram1_[4] 1260 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_r_bits_user_0_a3[5] 1100 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/ctrl_stalld_9 758 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/widx_bin/reg_0/q 756 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[15] 1759 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/enables_0_17 1258 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[61] 1533 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/a/ram_size[0][0] 1136 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_15[28] 965 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[58] 1771 55
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[5] 1279 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI5Q56V2[0] 1705 90
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m51_2_1 1116 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiReqReg_data[25] 507 46
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_493 1284 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1__RNI5RUO[2] 1004 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[20] 890 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_718_2.SUM[3] 1336 60
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/count_19_iv_63_i_0_o3 612 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data[7] 761 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/grantIsRefill_RNI8O6R2 841 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/_T_1670 1020 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram3_[7] 1458 97
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_wrFIFORdAddr_d_0_sqmuxa_1_1 1188 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_0_control_x 792 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI8P861[38] 1221 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_pc[21] 555 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[28] 1554 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram0_[3] 1408 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_0[12] 852 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNIFE3Q[48] 1566 60
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HWDATA_0_sqmuxa_6 1464 42
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HWDATA_cZ[7] 1373 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[19] 894 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[6] 1225 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[49] 1541 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2192_cZ[29] 519 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[2] 1171 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiReqReg_addr_0_sqmuxa_0_a2_0_tz 941 105
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[9] 1519 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[4] 988 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/mem_reg_rs2_16_0[12] 947 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_0[21] 952 84
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/wrFIFORdAddr_d120 1417 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[34] 1678 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/auto_out_1_a_bits_mask[0] 980 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferWrEnMaybe_36_RNIQCJC 866 12
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[61] 963 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[36] 1396 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram0__RNIMSLU[2] 1201 135
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMCurrentState 1399 37
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg_d_i_m2[4] 1131 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[20] 1402 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[18] 1672 94
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_1495_sn_m3 827 96
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[32] 1553 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[2] 1572 82
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_580 1350 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[16] 707 75
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_WSRTBAddrOffset/addrOffset_i_a5_0[1] 1022 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[41] 1605 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNIM1S04[27] 780 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[40] 1621 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_done_i 776 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNI8A57[6] 1028 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mtvec[17] 819 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50_7_i_m2[0] 440 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1__RNIVKKP[16] 1123 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_rs2[3] 778 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[22] 1633 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram1_[7] 1397 43
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HADDRInt[1] 1034 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_rs2[15] 935 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[45] 1548 70
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[50] 1081 78
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[31] 1645 19
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[5] 1517 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/auto_in_d_bits_data_0_iv_0_cZ[3] 1040 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[14] 903 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[1] 1383 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81061 877 9
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/AHBWrTranPendReg 1515 31
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_0[31] 1306 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_2/maybe_full 1064 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin[23] 791 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[39] 1489 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/_T_1235 1032 33
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/AHBWrTranPend 1213 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[17] 1179 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_342_cZ[7] 1059 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_3[15] 985 18
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_nxtState_0_sqmuxa_3_1 1428 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[27] 555 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34_7_i_m2[6] 1263 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_154[13] 815 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_326_6 1044 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[9] 1609 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[15] 1070 48
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[12] 1416 36
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[48] 1785 28
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByteCnt_d_1_sqmuxa_2 1321 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_0[25] 883 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_6[8] 837 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/id_load_use 616 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_16 1046 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_755_2.SUM[1] 1353 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[45] 990 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[34] 1644 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[54] 854 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[1] 871 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[6] 791 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dtmInfoChain/regs_1_0 899 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/wdata[27] 829 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[12] 1639 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_24 657 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[60] 923 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_253_RNO_14 756 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_size[2] 1263 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[14] 1386 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_1[3] 720 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[14] 1448 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_43941_RNIKRSH 970 18
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[15] 1417 49
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/un1_HREADY_M_pre73_RNIN9V02 1226 69
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UTDI 564 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/io_imem_resp_bits_data_RNIMJ4E1[8] 698 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_9/ram_ram_ram0_[5] 1164 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[41] 1118 30
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_503 1313 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[30] 865 106
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/HADDR_0_a2[16] 1153 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0_7_i_m2[5] 1053 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_10[24] 982 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0_[10] 1201 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[11] 1482 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[27] 1136 30
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA[18] 1649 31
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[26] 1540 45
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2[1] 1400 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[28] 1116 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/auto_in_a_ready 1045 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[4] 604 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNIV6SJ[13] 1076 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7_7[7] 855 21
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[29] 1131 31
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_283 1315 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_victim_tag[11] 678 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[10] 1029 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_address[4] 1045 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/un1__T_1536.m106 1068 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/auto_in_d_valid_0_1 1147 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram0_[5] 1390 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_reg_rs_msb_0_6_i_m2[0] 830 90
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[19] 1411 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[5] 1034 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_706[2] 1376 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20[6] 900 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_11[31] 1012 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_10[29] 938 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/_T_121 755 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/a_data_Z[31] 945 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[9] 1190 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[13] 933 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[5] 1598 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[44] 1709 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr_5_sqmuxa_1 810 27
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrAddr_d_1_sqmuxa_2_1 1164 84
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[18] 1141 57
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByteCnt_iv_1[1] 1129 63
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[63] 1288 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram4_[4] 1408 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_40 645 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[56] 1628 82
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_0_i_2[16] 1464 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[110] 555 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/claiming_0[30] 935 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2202_NE_0 743 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[29] 942 118
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram1__RNIMO6V[6] 1333 57
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[36] 1609 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[5] 997 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/commandWrIsUnsupported 729 54
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrAddr_Z[2] 1626 55
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_394 1368 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/value_1 1256 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_strb[0][4] 1265 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[0] 1462 73
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_3[45] 1307 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1470[2] 964 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_5[6] 811 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[5] 1149 49
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_beatCnt_d_1_sqmuxa 1175 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38[7] 887 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_data[16] 772 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30[2] 549 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[14] 1101 52
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/IDReg_d[1] 1297 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[5] 1074 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_14_v[25] 766 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/_T_1540[3] 832 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[13] 714 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[18] 1446 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43[6] 920 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[20] 1478 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[41] 1306 43
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_HBURSTInt_d_2_sqmuxa_1_3_o3 1128 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/ram_data.awe1_0_a6 1069 90
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[45] 1415 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[28] 1119 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[33] 1164 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[0] 1136 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1__RNI1NUO[0] 1346 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_address[23] 958 30
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/HSIZE_0_a2_0_a2[0] 1173 63
set_location CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/m61_0 1535 36
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/un2_wrap_cond_cry_4_RNO_0 1174 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[62] 1180 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42[7] 901 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[14] 1093 36
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/wrFIFORdAddr_d126 1419 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[27] 1479 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_831_6[2] 938 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1249[3] 974 36
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_4[35] 1272 78
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMCurrentState_RNO 1446 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51[2] 773 61
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/controlReg1[5] 1383 34
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HSIZEInt_d16 1417 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/_T_671[4] 672 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[4] 888 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44_7[2] 697 15
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[23] 1710 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0__RNIVJGP[13] 967 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2160[28] 727 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[1] 1020 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_2[3] 952 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dscratch[20] 683 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram1_[4] 1357 130
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[56] 1147 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_address[6] 973 22
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_342 1368 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiAbstractDataWrEnMaybe_0_0_a2_RNIK3LM 969 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[28] 1569 70
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/regHTRANS[0] 1467 37
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/receive_full_int_1_sqmuxa_i_a2_3_0 1447 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROLNxt_hartsel_i_m3[7] 765 27
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_wrFIFORdAddr_d120_1_2 1188 81
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_4[43] 1298 87
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[3] 1579 51
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA[31] 1631 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv[13] 1096 12
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_1[45] 1269 96
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/raddr_c_6[4] 1260 60
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/state_0_2_iv_i_RNO_2[2] 588 9
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_2[0] 1224 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_0[21] 936 21
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/m2_0_0_1_0 1279 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_data[4] 937 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_i_1[12] 884 57
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_1[40] 1248 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[4] 704 4
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.nxtState_cnst_0_a6_2[2] 1189 72
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.un1_genblk1.wrap_cond_2_6 1236 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc[26] 763 49
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_425 1286 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[5] 1230 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[34] 1668 88
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/RIDOut_cZ[0] 1270 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/reg_RW0_addr[7] 758 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr_5_sqmuxa_i 815 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_hartsel[1] 775 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_775 1021 75
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg[13] 1237 22
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_0_2[0] 1260 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[24] 796 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1336[51] 904 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[36] 1705 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[57] 1087 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[9] 1044 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/int_rtc_tick_4 1136 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_131_1_2_0[27] 672 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op2_1_1[20] 840 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[3] 1532 85
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[22] 1221 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_303[0] 1101 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[57] 1219 99
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/HRDATA_7[24] 1329 81
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/count_19_iv_0_0[3] 615 15
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA[21] 1402 19
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_187 1334 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_op2_1_cZ[6] 843 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_833[2] 1005 73
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/SDATASELInt_RNO[12] 1370 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[15] 1279 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[20] 1682 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_1[7] 812 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/bypass_mux_2_3_cZ[23] 791 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/maybe_full 1068 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_trace_0_exception_RNIVVVN 821 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[12] 1124 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_718_2.N_13915_i 1363 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI47KJC1[1] 1693 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16_7[2] 1021 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr_m1_1[7] 988 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_pc[12] 1040 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[57] 1538 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89297_RNIQFTB 864 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mtvec[24] 873 109
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIKJ6V[15] 1272 30
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByteCnt_0_iv_1[4] 1332 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[8] 1728 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_cZ[19] 840 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_161[17] 829 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram0_[2] 1194 73
set_location CoreTimer_C1_0/CoreTimer_C1_0/PreScale[2] 1475 58
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m80 1104 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_cZ[13] 741 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[11] 1090 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[33] 1074 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23_7[4] 900 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_3[1] 824 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/completedDevs_1_0[30] 1045 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_645_v[13] 1066 48
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_beatCnt_d_1_sqmuxa_1 1274 54
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_wrFIFORdAddr_d113_5_i_o2 1415 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[61] 933 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram6_[3] 1431 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[51] 1657 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[50] 1112 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferWrEnMaybe_8 821 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor[13] 989 109
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ctrl_stalld_1_0_a2_0_RNO_14 697 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[0] 1005 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][22] 1203 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf[13] 694 40
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA_RNO[11] 1199 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_data_tag[14] 1117 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/beatsDO_0_0_sqmuxa 1089 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[7] 1097 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[20] 1711 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[19] 1711 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram3_[3] 1429 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[3] 948 118
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_200 1421 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[15] 1069 48
set_location CoreTimer_C0_0/CoreTimer_C0_0/NextCountPulse_0_sqmuxa_5_0_a2_0 1471 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata[25] 904 87
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_7_sqmuxa_2 1424 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][1] 845 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[27] 1776 85
set_location CoreTimer_C1_0/CoreTimer_C1_0/CountPulse 1238 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram0__RNI5V011[6] 925 72
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg[21] 1326 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1__RNI9B4V[13] 1124 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20[1] 966 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI11E303[2] 1669 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[12] 1050 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[22] 1631 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_0[14] 997 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5_7[0] 927 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram0__RNIS2MU[5] 1124 129
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_wrFIFORdAddr_d113_12_3 1404 51
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrEn_cnst_i_o8 1188 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/un1__GEN_94 820 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][53] 1266 37
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_533 1352 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv[26] 981 120
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_m2[1] 1132 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[73] 1032 75
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[14] 1290 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[17] 1593 97
set_location CoreTimer_C0_0/CoreTimer_C0_0/NextCountPulse_0_sqmuxa_4_0_a2_0 1483 36
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_AhbToApbSM/setPenable_0_0_0 1404 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_address[19] 946 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[47] 1758 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[9] 623 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[16] 1076 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_len[0][0] 1001 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs[0] 964 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[11] 888 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_833_RNO[2] 1005 72
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_1_iv[4] 1230 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[13] 1058 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/value_1[2] 1294 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_10_6_0_0 858 21
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/nxtState_cnst_0_5[0] 1428 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[47] 1753 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[7] 827 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/value_1 1477 52
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[12] 1224 48
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_0[32] 1476 48
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[35] 1320 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr_m1_2[6] 844 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_169[3] 820 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[10] 1646 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_68 624 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram4_[6] 1400 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_data[30] 1148 124
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[5] 1329 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/m4_2_01 1381 75
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_517 1285 69
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/HWDATA_0_a2[30] 1397 42
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[24] 1559 48
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_3_1[36] 1557 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20[5] 658 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data[27] 824 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_837_1 1021 76
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.wrFIFORdAddr_d116.wrFIFORdAddr_d116_0 1188 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39[6] 894 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/logic$[8] 960 93
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[3] 949 40
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HWDATA_cZ[19] 1378 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[11] 1034 49
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/state_RNO[3] 553 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_sn_m4_i 877 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_6/ram[0][1] 1374 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0_7_i_m2[3] 653 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[55] 517 82
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_2_0[4] 1270 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_error 1322 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51_7[7] 865 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[30] 528 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[10] 1139 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/value_1[0] 1448 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[13] 1608 100
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[30] 1275 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNITL51V2[2] 1511 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[50] 1730 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_5[31] 997 30
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_parity_calc_RNO 1475 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_rs2[1] 836 136
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByteCnt_iv_1_RNO_0[1] 1217 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_T_1691_28[1] 1070 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[7] 1572 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_191_RNIEHB7[4] 1080 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/idcodeChain/regs_30 830 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3503_2_sqmuxa_0_a2_1 985 33
set_location CoreTimer_C0_0/CoreTimer_C0_0/CtrlReg[1] 1393 61
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[41] 1620 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/count[5] 734 124
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram0_[5] 1105 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[32] 1475 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[15] 1276 76
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByteCnt_d_2_sqmuxa_8_iv_RNO[0] 1109 60
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_647 1141 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12_7[3] 970 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[7] 989 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_10[6] 984 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/debugInterrupts/reg_0/q 766 49
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_641 1368 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_136[7] 1200 127
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[5] 996 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[63] 1531 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[20] 1076 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNITI0QS[1] 1713 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNIIL3C[16] 1060 33
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[34] 1561 48
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/AHBRdTranPendReg 1546 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/irChain/regs_2_1 664 6
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_URSTB 624 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/idcodeChain/regs_19 455 22
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc_9[25] 664 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mscratch[17] 830 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_755_2.CO2 1350 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[28] 693 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNI6RC61[55] 1113 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc[15] 735 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$[4] 1118 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_0[17] 805 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIV4NJ[27] 997 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[16] 1738 94
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[13] 991 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3055_v[1] 1008 54
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[36] 1328 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_data[17] 809 133
set_location CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA_RNO[12] 1320 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][8] 1157 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[39] 979 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[31] 740 13
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HADDR[6] 1185 63
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByte_2_1_iv_RNO[2] 1308 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mscratch[4] 714 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_2[31] 708 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/errorBusy 808 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_16_2[16] 803 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_cZ[9] 870 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[11] 1165 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1929_0[38] 985 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[52] 1796 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_rs2[29] 997 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_303_6_0[4] 1149 78
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_105 1284 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[17] 1668 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0[1] 997 10
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDR_cZ[14] 1375 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_len[3] 1293 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_234_58 660 66
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_1_iv[34] 1232 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_515 1271 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_param.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram0_[3] 880 79
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_HBURSTInt_d_0_sqmuxa_2_0_0 1180 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[2] 1582 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2192_cZ[5] 841 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1084_1_0[29] 799 6
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[18] 1346 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/value_RNO[2] 1466 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[19] 688 81
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[31] 1678 76
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HRDATA_RNILLHO[14] 1524 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_0[1] 805 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_id_ram7_[1] 1419 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_2/empty 1147 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52_7_i_m2[7] 883 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[2] 1073 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[50] 1092 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_671[22] 930 87
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_iv[41] 1519 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[1] 1094 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_645_v[9] 1064 51
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_3[38] 1299 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[43] 1596 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_victim_state_state[1] 873 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_read[0] 885 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[62] 1171 51
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un41_0_iv_RNO[1] 1178 81
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_1_iv[38] 1239 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3_7[7] 852 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[13] 1096 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_id_ram1_[2] 1416 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram5_[7] 1394 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/a/ram_opcode[0][1] 883 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1502[4] 889 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[43] 938 105
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/HRDATA_7[17] 1301 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO[11] 1135 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[24] 1092 4
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_408 1344 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[32] 1464 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[34] 1637 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292[0] 962 94
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_address[18] 863 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIIMQOC1[1] 1505 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_r_bits_user_0_a2[5] 1103 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1__RNIF5VO[7] 1179 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[9] 1214 142
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNIOU7AG[10] 816 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[10] 964 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[23] 926 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNI76FU[0] 992 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/io_resp_bits_data[12] 891 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[31] 1487 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNO_0[11] 1124 30
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByteCnt_0_iv_0_RNIBNGN1[0] 1320 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/bypass_mux_2_3_cZ[8] 797 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/pending_28 1039 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram[0]_RNIF74N2[0] 1363 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram1_[4] 1413 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[40] 1609 70
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un35lto9_1 1393 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[54] 1518 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_1/reg_0/q 718 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/_T_28_NE_0 1385 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[38] 1488 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1808 1009 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_b_bits_user_1[2] 1094 87
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/beatCnt[4] 1390 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_681_2.N_13921_i 1357 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1__RNIRJSP[11] 1653 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_4[26] 721 72
set_location CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_9 801 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[34] 1652 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[25] 777 28
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrAddr_Z[1] 1485 115
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin[13] 768 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiReqReg_data[27] 840 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI58HLT[1] 1416 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_opcode.awe1 1113 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1__RNIB1VO[5] 1218 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/un1__T_972_1 946 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2160[30] 727 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[37] 1468 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dtmInfoChain/regs_23 625 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferWrEnMaybe_40_RNI3EO6 827 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/un3__T_1630 936 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE_1/empty_RNI2T9J1 1025 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_80981_RNIJ4CF 922 6
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HADDRInt_d44 1257 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[16] 1626 91
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_3_1[38] 1250 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[35] 1709 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNISR6V[19] 1284 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51_7[2] 864 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_error_0.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error_ram0__RNIRAEV[0] 1016 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[11] 886 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[5] 1375 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_pc[25] 990 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_0[23] 808 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[42] 1563 130
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/idcodeChain/regs_16 1004 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[60] 1736 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/_T_27_0 949 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/auto_out_a_bits_opcode_2_0_.m11 900 63
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HWDATA[16] 1308 75
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[5] 1276 72
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[59] 1053 100
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_validByteCntInt_4lto11_1_0 1393 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_victim_tag[18] 771 55
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_state_ns_a3_0_a2[1] 1435 30
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_100 1320 90
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[6] 1226 91
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_0[0] 1284 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[11] 1441 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_940_7_0[0] 1013 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[48] 1680 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[6] 1138 52
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[28] 1535 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dtmInfoChain/regs_11_6_0_614_i_m2_i_m2 738 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2192_cZ[30] 864 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id_ram5_[1] 1474 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[59] 1372 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/neg_out_1_sqmuxa_1_i 875 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[53] 1784 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/bypass_mux_2_3_cZ[4] 730 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[58] 1781 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dtmInfoChain/regs_30 816 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data[13] 614 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/un1__T_940_1.SUM[3] 1014 54
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[60] 1179 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shift_logic_1_1[26] 816 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[1] 1109 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[58] 961 133
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_12_RNO[18] 938 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31_7[5] 967 27
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/state_RNO[0] 600 9
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/AWREADYOut_0 1422 54
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/HADDR_0_a2[7] 1174 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[62] 976 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_346[7] 769 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data_i_m3[45] 1057 57
set_location CoreTimer_C0_0/CoreTimer_C0_0/PreScale[6] 1290 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNITUSCV[1] 1678 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_0/q_RNO_0 712 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2160[3] 725 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[22] 1047 34
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/io_deq_bits_size[0] 904 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[44] 1674 82
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_0 1315 60
set_location CoreTimer_C1_0/CoreTimer_C1_0/Load[2] 1467 31
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[3] 926 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[31] 1550 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[30] 1056 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_1488[7] 1007 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[22] 1060 61
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_HADDRInt_d_2_sqmuxa 1160 84
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrAddr_Z[3] 1277 52
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIVTQ11[10] 1169 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[29] 711 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52_7_i_m2[0] 943 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[11] 1580 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1_7[1] 968 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_data[10] 621 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[13] 1695 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_791_RNO[5] 1101 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNIB44O1[24] 716 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_last_ram7_[0] 1464 76
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_2_RNIVSQA[48] 1284 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_417 1032 87
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/currState_ns_0[5] 1371 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[17] 1548 109
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.wrap_cond[6] 1238 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc_9[14] 696 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIPK4UU2[0] 1680 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_mepc[10] 757 28
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_validByteCntInt_2lto11 1392 51
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/SDATASELInt[2] 1378 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[4] 987 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram1_[8] 1024 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[13] 1085 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[3] 1098 64
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/ADDRReg[30] 1181 79
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_196 1512 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/blockProbeAfterGrantCount_0_sqmuxa_i_o2_0 926 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/N_98_i 768 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3[0] 819 28
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_RNO[23] 1579 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ex_reg_rs_msb_0_6_i_m2_1[23] 790 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[12] 1679 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/do_deq 1016 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id_ram5_[0] 1496 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[21] 961 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1172[6] 920 58
set_location CoreTimer_C0_0/CoreTimer_C0_0/Load[9] 1522 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/reg_RW0_addr_0[8] 965 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[47] 1776 64
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_1_iv[23] 1293 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33[1] 1019 16
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/un1_beatCnt_1_1.nxtState_3_sqmuxa_i_a4_0_RNICU7O 1170 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5_7[1] 925 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s1_pc[14] 952 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[17] 1092 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151_RNI1C472[1] 838 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37_7[6] 978 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[14] 1038 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/io_out[7] 838 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[24] 1444 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[11] 824 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_2/do_deq_2 1074 117
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/AHBErrorReg_d33 1362 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc[21] 657 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7[3] 668 43
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/HADDR_0_a2[9] 1043 48
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_542 1500 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[21] 1715 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9[6] 964 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_hit_state_state_1[1] 874 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIKKMOC1[1] 1534 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36[7] 1038 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[24] 1620 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_id[0] 1340 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[0] 1524 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_67 665 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[21] 1704 61
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_135 1332 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/maybe_full 1060 121
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_hartsel_ldmx[2] 746 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram[0]_RNINF4N2[4] 1398 75
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[6] 1104 24
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/masterDataInProg_RNIPO7L[1] 1284 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[22] 1574 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[39] 1558 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_5[20] 927 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[25] 772 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/remainder[30] 921 130
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[10] 972 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[26] 1019 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram4_[6] 1603 109
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_397 1244 109
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_ctrl_mem_cmd[2] 737 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shin_RNI3Q1O1[12] 768 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_opcode_ram0__RNIB6JR[8] 1026 51
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[54] 1233 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[11] 1193 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_165 840 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[27] 1121 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[28] 1368 55
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[3] 1345 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[29] 1052 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[16] 1064 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_T_392 1087 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_3/maybe_full_RNO 1376 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc_cZ[27] 673 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_2[29] 972 27
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_i_1[2] 1032 57
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_wrFIFORdAddr_d113_5_i_a5_2_1 850 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor_6[6] 1015 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/ctrl_stalld_2_0_a2 782 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/timecmp_0[20] 1221 31
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[7] 1086 133
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5[29] 1559 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[24] 889 27
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/IDReg_d[1] 1699 45
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_currState_5 1176 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[28] 996 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[53] 1752 70
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_0_tz_1[0] 1500 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_size[2] 994 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_r_bits_user_0_cZ[0] 1505 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_pc[30] 695 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[18] 1102 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[4] 1752 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/_T_1415_0_o3[0] 769 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data[22] 815 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[62] 1091 127
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrAddr_d_0_sqmuxa_5 1466 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[13] 1267 30
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_438 1342 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11[6] 934 19
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[20] 1290 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28[5] 657 55
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.nxtState_cnst_i_3[1] 1193 75
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_2_sqmuxa_1 1483 45
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HADDR[4] 1008 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1174_5 840 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_2753[0] 790 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20[4] 915 28
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/un1_NxtPrdata23_0_o2 1428 36
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/wrDataReg[10] 1681 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36_7[1] 512 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41[0] 695 31
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_i_a2_4 1389 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_9/ram_ram_ram0_[1] 1378 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[58] 1766 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/refill_addr[12] 842 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[21] 1101 48
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[6].BUFD_BLK 624 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[21] 1065 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram6_[4] 1406 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[96] 640 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][33] 1419 43
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/HBURST_0_a2[2] 1149 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/auto_in_2_d_bits_size[2] 823 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[43] 1598 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/io_rw_rdata_5[30] 702 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIL7JCR2[0] 1509 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNIE7NF[10] 1015 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[8] 514 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram7_[5] 1407 100
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/probe_bits_address[6] 683 109
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI5EAMV2[2] 1394 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[10] 1668 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ready_reg/reg_0/q 704 13
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_RNO[2] 1004 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram[0][4] 1398 76
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/wrDataReg[62] 1264 49
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/vb_array[57] 683 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[10] 1135 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_370 693 43
set_location COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/haddrReg[12] 1401 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/id_rs_1_cZ[9] 847 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[24] 938 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[38] 1129 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[50] 1793 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/un1_auto_in_a_bits_address_5 937 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[27] 797 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[31] 778 22
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[5] 1371 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_RNO[6] 972 24
set_location CoreTimer_C0_0/CoreTimer_C0_0/Count[27] 1564 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNIJE1V[24] 991 84
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_521 1150 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_2/maybe_full 1070 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_645_v_0[6] 1048 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/idcodeChain/regs_29 565 16
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_90_RNIUK3BD 804 111
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[1] 1032 10
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0_[0] 1329 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/wb_reg_inst[8] 843 91
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[2] 997 37
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_size[0] 1014 88
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[52] 1776 67
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[51] 1668 61
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/masterAddrClockEnable_0 1386 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[12] 1163 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7_7[1] 663 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4[30] 765 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[9] 1627 70
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13[3] 637 73
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByteCnt_0_iv_1[5] 1329 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/shift_logic_1_1[12] 828 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_b_bits_user_1[3] 1381 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_93_26 784 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[37] 1544 91
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_161 1483 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_victim_tag[13] 894 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/mem_reg_pc[21] 659 55
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HRDATA_RNIHARK[3] 1572 42
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_130 1332 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[2] 1291 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[20] 1131 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_893_1.CO0 942 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23[0] 646 40
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.un1_genblk1.wrap_cond_2_4 1234 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_792_1.CO1 1387 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[2] 821 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[13] 924 15
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_2[13] 1317 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0]_RNIDIGC1[0] 1063 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/auto_in_b_bits_user_3[1] 1113 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[2] 688 117
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0__RNII3O9[3] 889 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[44] 1677 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18_7_i_m2[2] 888 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[63] 1522 82
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_byte[5] 1194 22
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/BIDOut_cZ[1] 1368 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[7] 935 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[31] 1501 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE_1/maybe_full_RNO 885 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram6_[1] 1455 97
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_6_sqmuxa 1237 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[62] 958 57
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/HRDATA_3[20] 1566 39
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[6] 1522 120
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_22/q_RNO 767 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[15] 1068 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[46] 1575 91
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_2[22] 1275 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/io_imem_resp_bits_data_RNIEO3G[10] 708 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_GEN_212_0_sqmuxa 758 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[60] 1515 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[51] 1666 58
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_24/q 767 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[59] 1739 82
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[14] 1458 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/a/ram_source[0][0] 1224 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_171_1[9] 775 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[22] 785 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[13] 1000 49
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HWDATA_cZ[18] 1368 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2226_2 789 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[46] 1274 28
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrData_4_iv_5[13] 1313 90
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_529 1406 72
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/rdFIFOWrAddr_Z[0] 1213 31
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.nxtState_4_sqmuxa_2 1176 75
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/validByteCntInt_d[0] 1261 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_1_data[2] 709 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[9] 598 4
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17[0] 918 19
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s1_valid 668 94
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[26] 1787 61
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5_7[6] 924 12
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[39] 1340 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_743[0] 1368 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2[7] 883 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[21] 1421 7
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[12] 1689 28
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_4_RNO[26] 912 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/reg_RW0_addr_0_cZ[0] 743 69
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c14 1227 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_1082_1[7] 833 72
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.rdFIFOWrDataReg_d_0_iv[42] 1294 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_616[3] 962 112
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[46] 1620 97
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/flushed_0_sqmuxa 793 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[24] 1045 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNITBFLV2[2] 1553 90
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/HTRANS_0_o2_0[1] 1401 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI5SHFV2[2] 1704 90
set_location CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA[1] 1460 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/_GEN_52_0_a2_0_a2 729 21
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/ADDRReg_d_2[24] 1271 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[1] 1009 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[60] 1782 79
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_12[6] 972 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1__RNI3B4L[9] 1095 60
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m29_1_0 1094 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_0[6] 825 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893[15] 1089 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/divisor_6[27] 770 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1911[16] 1255 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/s1_pc[15] 934 25
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_1_1_1[13] 852 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_154[30] 819 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[50] 1331 55
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[27] 693 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_3[24] 975 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s0_clk_en 896 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/_T_525_2.SUM[0] 1052 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_cmdtype[2] 902 37
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[8] 1339 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/reg_dpc[16] 726 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[7] 1674 64
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ready_reg/reg_0/q 716 46
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15_7[0] 860 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram1_[2] 1018 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/lrscCount[3] 858 85
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_0[20] 935 15
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/un1_HSIZEInt_d_1_sqmuxa 1416 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_1/reg_0/q 424 106
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[21] 906 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1[27] 830 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_2151_RNIUEEL[28] 696 99
set_location CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/SDATASELInt_RNIHK0N2[8] 1227 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[13] 695 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[24] 1085 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNILL1SR[1] 1380 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[9] 1009 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/ex_rs_0_1_0[16] 852 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24_7[4] 931 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89297_3_0 984 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_14_v_RNI5R261[22] 772 114
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/io_deq_bits_opcode[2] 995 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/auto_in_d_bits_size[1] 1374 117
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNI13MK[5] 1133 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0_[11] 1086 76
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_size[1] 1343 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[13] 1025 43
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0][14] 906 40
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/idcodeChain/regs_26 477 67
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_validByteCntInt_d_0_sqmuxa_4_1_0 1152 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[12] 795 138
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/_T_1929_0[39] 999 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/_GEN_67_6 1357 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1__RNIR24L[5] 1101 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/_T_2228_NE_1 735 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram1_[5] 1384 73
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/do_enq 1380 75
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R59C0 1128 95
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/mem_mem_0_0/RAM64x12_PHYS_0 1368 32
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/mem_mem_0_1/RAM64x12_PHYS_0 1200 59
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0 1020 95
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0 1236 95
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R54C0 1200 68
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R40C0 1416 41
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/mem_mem_0_3/RAM64x12_PHYS_0 1188 59
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0 1092 41
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R35C0 1632 68
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_5/RAM64x12_PHYS_0 1524 59
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0 1344 68
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0 984 95
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_5/RAM64x12_PHYS_0 1224 59
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R61C0 1380 41
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R51C0 1308 41
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R62C0 1344 41
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0 1164 68
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R52C0 1236 68
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/ram_3_ram_3_0_0 804 95
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_2/RAM64x12_PHYS_0 1548 59
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R58C0 1128 41
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_1151__T_1151_0_2/RAM64x12_PHYS_0 804 86
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0 1092 68
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0 1272 95
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R37C0 1416 68
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_0/RAM64x12_PHYS_0 1584 59
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_TAG_ARRAY/MIV_RV32IMA_L1_AXI_TAG_ARRAY_0_EXT/ram_ram_0_0 732 68
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R43C0 1668 68
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R56C0 1200 41
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0 1056 41
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0 1308 95
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/mem_mem_0_4/RAM64x12_PHYS_0 1212 59
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/ram_ram_0_0 768 95
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R39C0 1560 68
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_4/RAM64x12_PHYS_0 1236 86
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_2/RAM64x12_PHYS_0 1212 86
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0 1308 122
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0 1416 122
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_3/RAM64x12_PHYS_0 1236 59
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0 1380 95
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_1151__T_1151_0_1/RAM64x12_PHYS_0 840 86
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R34C0 1632 95
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0 1092 95
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0 912 68
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0 1020 41
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_1/RAM64x12_PHYS_0 1248 86
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R60C0 1308 14
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R50C0 1164 41
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0 984 68
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0 1020 68
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/ram_2_ram_2_0_0 840 95
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/ram_1_ram_1_0_0 912 95
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/mem_mem_0_4/RAM64x12_PHYS_0 1332 32
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0 1128 68
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_1151_1__T_1151_1_0_1/RAM64x12_PHYS_0 828 86
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R32C0 1596 95
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0 984 41
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/mem_mem_0_2/RAM64x12_PHYS_0 1356 32
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_1151_1__T_1151_1_0_0/RAM64x12_PHYS_0 792 86
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R38C0 1488 68
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R36C0 1452 68
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/mem_mem_0_1/RAM64x12_PHYS_0 1320 32
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0 1488 95
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/WideMult_0_0/MACC_PHYS_INST 876 104
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R63C0 1380 68
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R53C0 1272 68
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0 948 68
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_3/RAM64x12_PHYS_0 1536 59
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_1/RAM64x12_PHYS_0 1560 59
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/ram_ram_0_0 876 95
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R45C0 1452 41
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/ram_ram_0_3 768 68
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_1151__T_1151_0_0/RAM64x12_PHYS_0 780 86
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0 1056 68
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/mem_mem_0_3/RAM64x12_PHYS_0 1344 32
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R47C0 1560 95
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0 1344 95
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/mem_mem_0_2/RAM64x12_PHYS_0 1164 59
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0 1452 122
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0 1344 122
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0 1056 95
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_4/RAM64x12_PHYS_0 1572 59
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/mem_mem_0_5/RAM64x12_PHYS_0 1380 32
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R49C0 1308 68
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0 1380 122
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/mem_mem_0_0/RAM64x12_PHYS_0 1152 59
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R44C0 1524 68
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_TAG_ARRAY/MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT/ram_ram_0_0 840 68
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R33C0 1524 95
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0 1200 95
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R41C0 1596 68
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_1151_1__T_1151_1_0_2/RAM64x12_PHYS_0 816 86
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0 1452 95
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R55C0 1236 41
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R42C0 1524 41
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_0/RAM64x12_PHYS_0 1200 86
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R48C0 1272 41
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/ram_ram_0_2 732 95
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R46C0 1488 41
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R57C0 1164 95
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/mem_mem_0_5/RAM64x12_PHYS_0 1176 59
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0 1272 122
set_location PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0 1416 95
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/ram_ram_0_1 696 68
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/un1__T_104_cry_0 791 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_66_RNO_15 852 72
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.AXIBurstInt_d_0_sqmuxa_RNIMUTK2 1146 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_645_cry_0_0 1062 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_129_1_s_1_1335 718 60
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.haddr_incr_RNIE7RK[0] 1241 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_699_cry_0 1021 96
set_location CoreTimer_C1_0/CoreTimer_C1_0/LoadEnReg_RNI1CCO 1509 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_35_cry_0 979 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/_T_206_s_1_1336 1126 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_123_0_cry_0 819 135
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_176_cry_0 771 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_131_0_I_1 794 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/un1__T_225_cry_0 753 78
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_ADDRReg_cry_0 1273 42
set_location CoreTimer_C1_0/CoreTimer_C1_0/LoadEnReg_RNIISHR1 1403 33
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/un2_wrap_cond_cry_0 1232 54
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByteCnt_d_2_sqmuxa_8_iv_RNIURNE3[0] 1348 51
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDRInt_d_cry_0_0 1342 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_98_0_cry_0 929 99
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByteCnt_1_5_s_0_372 1330 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292_cry[0] 1019 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_108 741 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_24_cry_0 924 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/lrscAddrMatch_0_I_1 845 60
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HADDRInt_d_cry_0_0 1189 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_191_RNI9HCI[0] 1074 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_14_s_0_1184 841 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_253_RNO_15 759 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/un1__T_159_cry_0 959 117
set_location CoreTimer_C0_0/CoreTimer_C0_0/LoadEnReg_RNIA4MU1 1470 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1260_cry_0 844 54
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNINJ1R 1409 27
set_location CoreTimer_C0_0/CoreTimer_C0_0/LoadEnReg_RNIT7CL 1490 33
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/beatCnt_cry_cy[0] 1092 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_326_5_RNIE8TQ1 1042 96
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByteCnt_1_5_s_0_373 1121 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/flushCounter_s_1333 892 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/un1__T_38_cry_0 864 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_486_0_I_1 840 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_103_0_cry_0 879 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/count_s_1183 852 108
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNICE54[0] 1174 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/un1_intnode_out_0_1_cry_0 1205 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_451_5_cry_0_0_cy 967 78
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_addrOffset_RNID4QT[0] 1146 69
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByteCnt_d_2_sqmuxa_8_iv_RNITQ1T3[0] 1145 60
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/validByteCnt_RNILLJP1[0] 1374 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_366_cry_0 1057 99
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/beatCnt_cry_cy[0] 1380 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_1855_cry_1 740 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_186_0_I_1 847 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_2755_cry_0 901 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3029_cry_0 949 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2139_RNI0QUR 1132 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_valid_masked_RNI3GIV 840 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_304_2_RNIU3PP1 1295 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_144_5_RNI400U3 1082 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[52] 1794 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[8] 1125 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[3] 1734 93
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[32] 1472 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[3] 1782 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[9] 1626 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[8] 1728 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[21] 1674 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[17] 924 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[9] 1644 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[16] 1686 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.ramout_7_2_1_0_wmux[5] 1404 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.ramout_7_2_1_0_wmux[4] 1418 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.ramout_7_2_1_0_wmux[5] 1386 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[40] 1578 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[40] 1650 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[19] 1758 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[4] 779 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[28] 910 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[46] 1554 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[0] 979 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[19] 885 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[5] 1470 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[6] 1782 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[4] 922 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[5] 1447 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[41] 1579 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[6] 971 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[18] 891 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[55] 1464 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[32] 1464 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[50] 1728 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[15] 980 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[54] 1422 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[20] 889 21
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m41_1_0_wmux 1095 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[6] 1710 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[48] 1710 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[9] 1536 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[30] 860 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_GEN_69_14_2_0_wmux 1044 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[53] 1782 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[13] 1614 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[44] 1686 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[6] 1710 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[16] 1626 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[24] 840 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[16] 894 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[45] 1553 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[4] 1757 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[8] 1704 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[11] 1579 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[14] 998 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.ramout_7_2_1_0_wmux[1] 1494 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.ramout_7_2_1_0_wmux[6] 1447 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[7] 1662 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[60] 1782 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[19] 1710 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.ramout_7_2_1_0_wmux[1] 1434 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[22] 1638 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[21] 851 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.ramout_7_1_0_0_wmux[1] 1398 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[7] 1578 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[27] 1020 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[20] 1680 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[31] 959 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[61] 1654 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[58] 1782 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[61] 1560 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[20] 1680 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[50] 1788 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[63] 1542 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[19] 1101 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[33] 1483 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[23] 846 33
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[50] 1782 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[21] 1098 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[17] 1596 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[35] 1776 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.ramout_7_2_1_0_wmux[1] 1452 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[35] 1722 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[49] 1602 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.ramout_7_2_1_0_wmux[2] 1411 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[31] 1137 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[13] 1686 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[0] 1014 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.ramout_7_2_1_0_wmux[2] 1410 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_id.ramout_7_2_1_0_wmux[0] 1416 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.ramout_7_2_1_0_wmux[2] 1404 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[21] 1722 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[49] 1602 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[60] 1794 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.ramout_7_2_1_0_wmux[7] 1440 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[60] 1734 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[62] 1722 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[51] 1710 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[47] 1776 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.ramout_7_2_1_0_wmux[2] 1380 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[14] 1512 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[47] 1764 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[17] 886 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/auto_in_r_bits_resp_3_1_0_wmux[1] 1458 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[39] 1572 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[56] 1566 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[62] 1680 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[28] 1566 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[18] 1110 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[46] 1608 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[58] 1758 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[18] 1466 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[7] 1080 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[9] 977 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[2] 1626 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.ramout_7_2_1_0_wmux[1] 1392 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[18] 882 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[24] 1788 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[48] 1620 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[54] 1482 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[25] 1704 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[2] 1572 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[55] 1506 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[11] 1602 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[16] 1112 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[44] 1650 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[12] 1692 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_last_0.ramout_7_2_1_0_wmux[0] 1458 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[9] 1069 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[5] 951 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[16] 1716 87
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m73_1_0_wmux 1344 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_GEN_69_31_1_0_wmux 1047 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/m40_0_1_0_wmux 615 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.ramout_7_2_1_0_wmux[2] 1434 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.ramout_7_2_1_0_wmux[3] 1425 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[41] 1584 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.ramout_7_2_1_0_wmux[2] 1416 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[33] 1434 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[36] 1722 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[17] 1680 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[31] 1518 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[29] 1530 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[59] 1770 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[14] 927 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[14] 1488 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[27] 1728 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[59] 1758 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[57] 1626 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[26] 1752 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[11] 995 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[56] 1627 81
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m41_1_0_wmux 1357 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[7] 1002 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[13] 933 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[2] 948 3
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[29] 871 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[57] 1548 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.ramout_7_2_1_0_wmux[3] 1428 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.ramout_7_2_1_0_wmux[5] 1422 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_i_m3_1_0_wmux[26] 858 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[33] 1482 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[28] 1578 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[7] 906 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[42] 1668 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[58] 1770 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/m4_0_1_0_wmux 696 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[4] 1011 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_GEN_69_29_2_0_wmux 1054 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.ramout_7_2_1_0_wmux[3] 1404 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.ramout_7_2_1_0_wmux[0] 1476 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[60] 1794 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[10] 1083 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[60] 1800 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[34] 1662 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[24] 1776 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[14] 1042 45
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[12] 1620 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.ramout_7_2_1_0_wmux[1] 1452 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[54] 1482 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[5] 785 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_id.ramout_7_2_1_0_wmux[1] 1416 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[15] 1059 24
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m73_1_0_wmux 1125 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[8] 1027 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[24] 736 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[16] 1716 93
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[38] 1518 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.ramout_7_2_1_0_wmux[4] 1416 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[61] 1574 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.ramout_7_2_1_0_wmux[4] 1398 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[42] 1632 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[15] 1758 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_last_0.ramout_7_2_1_0_wmux[0] 1413 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[19] 1698 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[0] 1478 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[1] 1482 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[1] 1469 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[0] 1442 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[1] 1446 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[22] 884 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[21] 948 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[43] 1662 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[32] 1458 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[45] 1656 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[13] 1614 78
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m59_1_0_wmux 1347 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[45] 1668 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[17] 1590 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[36] 1644 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[2] 1073 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[51] 1668 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[8] 1752 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[8] 1800 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[19] 1686 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[37] 1542 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[22] 870 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[22] 1632 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[30] 856 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[52] 1770 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[61] 1531 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[49] 1548 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[23] 1108 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[17] 1602 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[34] 1674 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[2] 1022 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[21] 894 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[1] 924 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[23] 918 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.ramout_7_2_1_0_wmux[5] 1482 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[23] 1698 93
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[53] 1752 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[13] 942 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[25] 1686 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[6] 1716 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[25] 1704 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[55] 1440 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[6] 1734 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[55] 1452 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[43] 1590 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[46] 1596 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[36] 1704 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[52] 1776 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[41] 1602 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_last_0.ramout_7_2_1_0_wmux[0] 1428 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[7] 1554 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[35] 1728 93
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[7] 1677 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[15] 1128 9
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m24_1_0_wmux 1359 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[39] 1543 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[14] 963 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[29] 1569 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[59] 1770 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[62] 1560 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[33] 1452 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[37] 1572 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_i_m3_1_0_wmux[26] 843 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[12] 1056 48
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[11] 930 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[43] 1644 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[11] 1541 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[11] 1596 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[20] 892 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[39] 1556 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[12] 1075 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[28] 846 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[28] 949 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[44] 1710 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[16] 855 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[0] 1464 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[8] 918 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[0] 1011 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[37] 1620 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[6] 1028 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[18] 1464 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[10] 1663 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[10] 1656 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[12] 1704 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[48] 1650 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.ramout_7_2_1_0_wmux[6] 1410 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[23] 1584 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[2] 1656 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[26] 1788 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/m104_0_1_0_wmux 612 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[53] 1734 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.ramout_7_2_1_0_wmux[6] 1392 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[2] 1584 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[56] 1800 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.ramout_7_2_1_0_wmux[7] 1447 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[21] 1680 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.ramout_7_2_1_0_wmux[2] 1458 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[12] 1632 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[24] 850 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[51] 1728 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[62] 1692 93
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[29] 998 9
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_sel.tx_2_u_i_m2_2_1_0_wmux 1413 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[4] 1662 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/auto_in_r_bits_last_3_1_0_wmux 1426 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[42] 1680 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[1] 1000 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[13] 915 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[4] 1686 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[46] 1596 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_i_m3_2_1_0_wmux[26] 857 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[5] 1071 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.ramout_7_2_1_0_wmux[7] 1405 96
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m68_1_0_wmux 1095 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.ramout_7_2_1_0_wmux[5] 1422 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[47] 1764 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[23] 1668 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.ramout_7_2_1_0_wmux[7] 1392 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_last_0.ramout_7_2_1_0_wmux[0] 1368 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[53] 1794 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[3] 1004 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[29] 912 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[27] 869 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[5] 1584 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[3] 1524 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_id.ramout_7_2_1_0_wmux[2] 1416 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[28] 1085 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[24] 1620 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[44] 1662 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[63] 1494 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[54] 1428 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_last_0.ramout_7_2_1_0_wmux[0] 1416 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_GEN_69_7_1_1_wmux 1044 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[27] 937 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[35] 1524 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[28] 1494 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[58] 1764 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[30] 1704 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[26] 1131 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[10] 936 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[34] 1650 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[31] 1497 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[31] 1500 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[3] 1644 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[33] 1470 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[9] 1608 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[22] 1512 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[7] 989 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[52] 1794 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[10] 925 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[3] 1638 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[26] 1788 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[18] 882 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[56] 1788 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[4] 984 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[38] 1634 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[9] 1632 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[30] 1722 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[30] 1692 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[32] 1500 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[46] 1572 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[10] 1668 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[10] 1638 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[38] 1536 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[22] 912 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[27] 1788 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.ramout_7_2_1_0_wmux[3] 1452 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[45] 1548 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[57] 1536 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[49] 1576 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[25] 854 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[32] 1476 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.ramout_7_2_1_0_wmux[1] 1464 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[17] 1106 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[5] 1530 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[11] 1119 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[24] 1764 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[43] 1596 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[31] 840 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[5] 1548 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[54] 1488 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[11] 1658 105
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[47] 1800 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.ramout_7_1_1_wmux[1] 1392 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.ramout_7_2_1_0_wmux[0] 1494 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[63] 1518 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.ramout_7_2_1_0_wmux[0] 1440 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.ramout_7_2_1_0_wmux[4] 1452 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.ramout_7_2_1_0_wmux[2] 1404 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.ramout_7_2_1_0_wmux[2] 1476 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[49] 1596 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[61] 1662 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[20] 1092 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[36] 1752 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[24] 1228 36
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[25] 1752 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[18] 1452 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.ramout_7_2_1_0_wmux[1] 1392 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[20] 1776 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[24] 1752 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[25] 1128 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[30] 1083 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[14] 1452 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[47] 1782 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[15] 1692 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[19] 876 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[23] 1614 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[17] 915 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.ramout_7_2_1_0_wmux[1] 1452 87
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m59_1_0_wmux 1115 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[26] 1764 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[56] 1764 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[63] 1524 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[25] 1668 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[3] 936 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[29] 1559 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[55] 1477 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[2] 870 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[59] 1716 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[28] 1620 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.ramout_7_2_1_0_wmux[0] 1476 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[20] 896 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[23] 1608 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[30] 864 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[19] 1716 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[27] 1806 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[53] 1776 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[57] 1560 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[9] 912 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[30] 1752 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[17] 1584 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[30] 1692 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[39] 1500 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[29] 1548 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[59] 1800 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[16] 1704 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[1] 1074 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[62] 1614 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[26] 1764 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[12] 912 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[19] 864 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[27] 1764 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[5] 1008 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[37] 1596 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[18] 1488 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[57] 1536 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[15] 973 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[16] 994 42
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[31] 1500 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.ramout_7_2_1_0_wmux[3] 1404 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[14] 1440 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[41] 1524 72
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m68_1_0_wmux 1243 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[41] 1536 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[6] 1071 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[27] 780 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[38] 1512 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[34] 1656 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[48] 1620 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[9] 958 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[35] 1704 96
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[40] 1608 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[40] 1620 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[42] 1704 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[23] 886 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.ramout_7_2_1_0_wmux[4] 1416 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[7] 1524 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[29] 842 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[8] 993 12
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[6] 999 6
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[42] 1644 81
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_7_0_.m24_1_0_wmux 1092 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[31] 1536 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[4] 1692 54
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[25] 876 30
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[15] 1637 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[4] 1716 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[29] 1590 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[10] 1644 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[25] 852 18
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[12] 963 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[14] 1464 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[31] 852 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[12] 1656 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[39] 1488 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.ramout_7_2_1_0_wmux[6] 1446 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[22] 1104 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[13] 1608 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[27] 1776 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[1] 860 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[45] 1632 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/_GEN_69_22_2_0_wmux 1044 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[21] 1655 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[21] 1704 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[10] 874 21
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[37] 1572 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[51] 1656 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[51] 1692 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[40] 1562 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[44] 1620 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[11] 962 15
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[13] 1077 27
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[36] 1716 66
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[43] 1596 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[18] 1421 102
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[63] 1512 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[38] 1488 99
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[28] 1548 72
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[2] 1602 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[3] 968 9
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[20] 1661 51
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[58] 1788 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[20] 1680 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[0] 1524 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[22] 1572 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[1] 1461 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[3] 1068 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[50] 1764 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[50] 1716 75
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[52] 1728 69
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.ramout_7_2_1_0_wmux[7] 1440 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[13] 1692 90
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.ramout_7_2_1_0_wmux[6] 1442 84
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[34] 1632 60
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[0] 1080 24
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[0] 1512 63
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[1] 1428 57
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[15] 1680 81
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[48] 1680 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[22] 1596 78
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[15] 1734 87
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[8] 1728 87
set_location I_1/U0_IOBA 1742 5
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB0 584 122
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB1 578 95
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB2 584 95
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB3 578 68
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB4 584 68
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB5 578 41
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB6 584 41
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB7 578 14
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB8 584 14
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C/U0_RGB1_RGB0 587 148
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C/U0_RGB1_RGB1 581 121
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C/U0_RGB1_RGB2 587 121
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C/U0_RGB1_RGB3 581 94
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C/U0_RGB1_RGB4 587 94
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C/U0_RGB1_RGB5 581 67
set_location CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C/U0_RGB1_RGB6 587 13
set_location CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15_rep_RNIR3J8/U0_RGB1_RGB0 586 148
set_location CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15_rep_RNIR3J8/U0_RGB1_RGB1 1744 148
set_location CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15_rep_RNIR3J8/U0_RGB1_RGB10 1744 40
set_location CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15_rep_RNIR3J8/U0_RGB1_RGB11 1750 40
set_location CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15_rep_RNIR3J8/U0_RGB1_RGB12 586 13
set_location CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15_rep_RNIR3J8/U0_RGB1_RGB13 1744 13
set_location CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15_rep_RNIR3J8/U0_RGB1_RGB14 1750 13
set_location CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15_rep_RNIR3J8/U0_RGB1_RGB2 586 121
set_location CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15_rep_RNIR3J8/U0_RGB1_RGB3 1744 121
set_location CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15_rep_RNIR3J8/U0_RGB1_RGB4 586 94
set_location CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15_rep_RNIR3J8/U0_RGB1_RGB5 1744 94
set_location CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15_rep_RNIR3J8/U0_RGB1_RGB6 1750 94
set_location CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15_rep_RNIR3J8/U0_RGB1_RGB7 586 67
set_location CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15_rep_RNIR3J8/U0_RGB1_RGB8 1744 67
set_location CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15_rep_RNIR3J8/U0_RGB1_RGB9 586 40
set_location I_1/U0_RGB1_RGB0 583 179
set_location I_1/U0_RGB1_RGB1 1742 179
set_location I_1/U0_RGB1_RGB10 583 95
set_location I_1/U0_RGB1_RGB11 1742 95
set_location I_1/U0_RGB1_RGB12 1748 95
set_location I_1/U0_RGB1_RGB13 577 68
set_location I_1/U0_RGB1_RGB14 583 68
set_location I_1/U0_RGB1_RGB15 1742 68
set_location I_1/U0_RGB1_RGB16 1748 68
set_location I_1/U0_RGB1_RGB17 577 41
set_location I_1/U0_RGB1_RGB18 583 41
set_location I_1/U0_RGB1_RGB19 1742 41
set_location I_1/U0_RGB1_RGB2 577 149
set_location I_1/U0_RGB1_RGB20 1748 41
set_location I_1/U0_RGB1_RGB21 577 14
set_location I_1/U0_RGB1_RGB22 583 14
set_location I_1/U0_RGB1_RGB23 1742 14
set_location I_1/U0_RGB1_RGB24 1748 14
set_location I_1/U0_RGB1_RGB3 583 149
set_location I_1/U0_RGB1_RGB4 1742 149
set_location I_1/U0_RGB1_RGB5 577 122
set_location I_1/U0_RGB1_RGB6 583 122
set_location I_1/U0_RGB1_RGB7 1742 122
set_location I_1/U0_RGB1_RGB8 1748 122
set_location I_1/U0_RGB1_RGB9 577 95
set_location CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15_rep_RNIR3J8/U0_GB0 1175 163
set_location I_1/U0_GB0 1166 163
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDRInt_d_cry_0_0_CC_0 1342 44
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDRInt_d_cry_0_0_CC_1 1344 44
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDRInt_d_cry_0_0_CC_2 1356 44
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/HADDRInt_d_cry_0_0_CC_3 1368 44
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/validByteCnt_RNILLJP1[0]_CC_0 1374 53
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/validByteCnt_RNILLJP1[0]_CC_1 1380 53
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/beatCnt_cry_cy[0]_CC_0 1380 62
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_ADDRReg_cry_0_CC_0 1273 44
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_ADDRReg_cry_0_CC_1 1284 44
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_ADDRReg_cry_0_CC_2 1296 44
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByteCnt_1_5_s_0_372_CC_0 1330 47
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByteCnt_1_5_s_0_372_CC_1 1332 47
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByteCnt_d_2_sqmuxa_8_iv_RNIURNE3[0]_CC_0 1348 53
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByteCnt_d_2_sqmuxa_8_iv_RNIURNE3[0]_CC_1 1356 53
set_location CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/un1_validByteCnt_d_2_sqmuxa_8_iv_RNIURNE3[0]_CC_2 1368 53
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HADDRInt_d_cry_0_0_CC_0 1189 65
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HADDRInt_d_cry_0_0_CC_1 1200 65
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HADDRInt_d_cry_0_0_CC_2 1212 65
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.AXIBurstInt_d_0_sqmuxa_RNIMUTK2_CC_0 1146 74
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.AXIBurstInt_d_0_sqmuxa_RNIMUTK2_CC_1 1152 74
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/beatCnt_cry_cy[0]_CC_0 1092 80
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_addrOffset_RNID4QT[0]_CC_0 1146 71
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_addrOffset_RNID4QT[0]_CC_1 1152 71
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_addrOffset_RNID4QT[0]_CC_2 1164 71
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_addrOffset_RNID4QT[0]_CC_3 1176 71
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByteCnt_1_5_s_0_373_CC_0 1121 62
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByteCnt_1_5_s_0_373_CC_1 1128 62
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByteCnt_d_2_sqmuxa_8_iv_RNITQ1T3[0]_CC_0 1145 62
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByteCnt_d_2_sqmuxa_8_iv_RNITQ1T3[0]_CC_1 1152 62
set_location CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/un1_validByteCnt_d_2_sqmuxa_8_iv_RNITQ1T3[0]_CC_2 1164 62
set_location CoreTimer_C0_0/CoreTimer_C0_0/LoadEnReg_RNIA4MU1_CC_0 1470 38
set_location CoreTimer_C0_0/CoreTimer_C0_0/LoadEnReg_RNIA4MU1_CC_1 1476 38
set_location CoreTimer_C0_0/CoreTimer_C0_0/LoadEnReg_RNIT7CL_CC_0 1490 35
set_location CoreTimer_C0_0/CoreTimer_C0_0/LoadEnReg_RNIT7CL_CC_1 1500 35
set_location CoreTimer_C0_0/CoreTimer_C0_0/LoadEnReg_RNIT7CL_CC_2 1512 35
set_location CoreTimer_C1_0/CoreTimer_C1_0/LoadEnReg_RNI1CCO_CC_0 1509 29
set_location CoreTimer_C1_0/CoreTimer_C1_0/LoadEnReg_RNI1CCO_CC_1 1512 29
set_location CoreTimer_C1_0/CoreTimer_C1_0/LoadEnReg_RNI1CCO_CC_2 1524 29
set_location CoreTimer_C1_0/CoreTimer_C1_0/LoadEnReg_RNI1CCO_CC_3 1536 29
set_location CoreTimer_C1_0/CoreTimer_C1_0/LoadEnReg_RNIISHR1_CC_0 1403 35
set_location CoreTimer_C1_0/CoreTimer_C1_0/LoadEnReg_RNIISHR1_CC_1 1404 35
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNINJ1R_CC_0 1409 29
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNINJ1R_CC_1 1416 29
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNICE54[0]_CC_0 1174 29
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNICE54[0]_CC_1 1176 29
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNICE54[0]_CC_2 1188 29
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNICE54[0]_CC_3 1200 29
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNICE54[0]_CC_4 1212 29
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNICE54[0]_CC_5 1224 29
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/time$_RNICE54[0]_CC_6 1236 29
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/un1_intnode_out_0_1_cry_0_CC_0 1205 26
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/un1_intnode_out_0_1_cry_0_CC_1 1212 26
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/un1_intnode_out_0_1_cry_0_CC_2 1224 26
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/un1_intnode_out_0_1_cry_0_CC_3 1236 26
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/un1_intnode_out_0_1_cry_0_CC_4 1248 26
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/un1_intnode_out_0_1_cry_0_CC_5 1260 26
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_144_5_RNI400U3_CC_0 1082 101
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_144_5_RNI400U3_CC_1 1092 101
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_191_RNI9HCI[0]_CC_0 1074 107
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_191_RNI9HCI[0]_CC_1 1080 107
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/_T_366_cry_0_CC_0 1057 101
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_304_2_RNIU3PP1_CC_0 1295 56
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_304_2_RNIU3PP1_CC_1 1296 56
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_645_cry_0_0_CC_0 1062 44
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_645_cry_0_0_CC_1 1068 44
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_645_cry_0_0_CC_2 1080 44
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_645_cry_0_0_CC_3 1092 44
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2139_RNI0QUR_CC_0 1132 101
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/_T_2139_RNI0QUR_CC_1 1140 101
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_451_5_cry_0_0_cy_CC_0 967 80
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_451_5_cry_0_0_cy_CC_1 972 80
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_699_cry_0_CC_0 1021 98
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292_cry[0]_CC_0 1019 83
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292_cry[0]_CC_1 1020 83
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_326_5_RNIE8TQ1_CC_0 1042 98
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_326_5_RNIE8TQ1_CC_1 1044 98
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_14_s_0_1184_CC_0 841 98
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_14_s_0_1184_CC_1 852 98
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/_T_14_s_0_1184_CC_2 864 98
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/un1__T_104_cry_0_CC_0 791 74
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/un1__T_104_cry_0_CC_1 792 74
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/un1__T_104_cry_0_CC_2 804 74
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/un1__T_104_cry_0_CC_3 816 74
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/un1__T_159_cry_0_CC_0 959 119
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/un1__T_159_cry_0_CC_1 960 119
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/un1__T_159_cry_0_CC_2 972 119
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/un1__T_159_cry_0_CC_3 984 119
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/un1__T_225_cry_0_CC_0 753 80
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/un1__T_225_cry_0_CC_1 756 80
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/un1__T_225_cry_0_CC_2 768 80
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/un1__T_225_cry_0_CC_3 780 80
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/un1__T_38_cry_0_CC_0 864 80
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/un1__T_38_cry_0_CC_1 876 80
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/un1__T_38_cry_0_CC_2 888 80
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_131_0_I_1_CC_0 794 80
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_131_0_I_1_CC_1 804 80
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_186_0_I_1_CC_0 847 80
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_186_0_I_1_CC_1 852 80
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_253_RNO_15_CC_0 759 74
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_253_RNO_15_CC_1 768 74
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_66_RNO_15_CC_0 852 74
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/_T_66_RNO_15_CC_1 864 74
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/count_s_1183_CC_0 852 110
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_103_0_cry_0_CC_0 879 110
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_103_0_cry_0_CC_1 888 110
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_103_0_cry_0_CC_2 900 110
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_123_0_cry_0_CC_0 819 137
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_123_0_cry_0_CC_1 828 137
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_123_0_cry_0_CC_2 840 137
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_123_0_cry_0_CC_3 852 137
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_123_0_cry_0_CC_4 864 137
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_98_0_cry_0_CC_0 929 101
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_98_0_cry_0_CC_1 936 101
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_98_0_cry_0_CC_2 948 101
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/_T_98_0_cry_0_CC_3 960 101
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_1855_cry_1_CC_0 740 83
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_1855_cry_1_CC_1 744 83
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_1855_cry_1_CC_2 756 83
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_1855_cry_1_CC_3 768 83
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/flushCounter_s_1333_CC_0 892 56
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/lrscAddrMatch_0_I_1_CC_0 845 62
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/lrscAddrMatch_0_I_1_CC_1 852 62
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_24_cry_0_CC_0 924 83
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_24_cry_0_CC_1 936 83
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_24_cry_0_CC_2 948 83
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_35_cry_0_CC_0 979 80
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_35_cry_0_CC_1 984 80
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_35_cry_0_CC_2 996 80
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_35_cry_0_CC_3 1008 80
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/s2_valid_masked_RNI3GIV_CC_0 840 65
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_2755_cry_0_CC_0 901 80
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_3029_cry_0_CC_0 949 74
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/_T_486_0_I_1_CC_0 840 53
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_108_CC_0 741 65
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_108_CC_1 744 65
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_176_cry_0_CC_0 771 65
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/_T_176_cry_0_CC_1 780 65
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_129_1_s_1_1335_CC_0 718 62
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_129_1_s_1_1335_CC_1 720 62
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_129_1_s_1_1335_CC_2 732 62
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/_T_129_1_s_1_1335_CC_3 744 62
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1260_cry_0_CC_0 844 56
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/_T_1260_cry_0_CC_1 852 56
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/_T_206_s_1_1336_CC_0 1126 35
set_location MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/_T_206_s_1_1336_CC_1 1128 35
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.haddr_incr_RNIE7RK[0]_CC_0 1241 62
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.haddr_incr_RNIE7RK[0]_CC_1 1248 62
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/un2_wrap_cond_cry_0_CC_0 1232 56
set_location PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/un2_wrap_cond_cry_0_CC_1 1236 56
