
*** Running vivado
    with args -log design_1_io_top_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_io_top_0_0.tcl



****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:14:06 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_io_top_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1027.672 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/repos'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_io_top_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_io_top_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 41808
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1027.672 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_io_top_0_0' [c:/Projects/core_v2/core_v2.gen/sources_1/bd/design_1/ip/design_1_io_top_0_0/synth/design_1_io_top_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'io_top' [C:/Projects/core_v2/core_v2.srcs/sources_1/imports/cpuex2023-group8/core/axi/v1.2/io_top.v:3]
	Parameter DATA_SECTION_BASE_ADDR bound to: 262144 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IO_fsm' [C:/Projects/core_v2/core_v2.srcs/sources_1/imports/cpuex2023-group8/core/axi/v1.2/io_fsm.sv:4]
	Parameter CLK_PER_HALF_BIT bound to: 174 - type: integer 
	Parameter s_ready bound to: 4'b0000 
	Parameter s_rec_prog_start bound to: 4'b0001 
	Parameter s_rec_prog bound to: 4'b0010 
	Parameter s_rec_data_start bound to: 4'b0011 
	Parameter s_rec_data bound to: 4'b0100 
	Parameter s_write_data bound to: 4'b0101 
	Parameter s_rec_start bound to: 4'b0110 
	Parameter s_rec bound to: 4'b0111 
	Parameter s_send bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'uart_buf_rx' [C:/Projects/core_v2/core_v2.srcs/sources_1/imports/cpuex2023-group8/core/axi/v1.2/uart_buf_rx.sv:4]
	Parameter CLK_PER_HALF_BIT bound to: 174 - type: integer 
	Parameter s_byte_1 bound to: 2'b00 
	Parameter s_byte_2 bound to: 2'b01 
	Parameter s_byte_3 bound to: 2'b10 
	Parameter s_byte_4 bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Projects/core_v2/core_v2.srcs/sources_1/imports/cpuex2023-group8/core/axi/v1.2/uart_rx.sv:4]
	Parameter CLK_PER_HALF_BIT bound to: 174 - type: integer 
	Parameter CLK_PER_BIT bound to: 347 - type: integer 
	Parameter s_idle bound to: 4'b0000 
	Parameter s_start_bit bound to: 4'b0001 
	Parameter s_bit_0 bound to: 4'b0010 
	Parameter s_bit_1 bound to: 4'b0011 
	Parameter s_bit_2 bound to: 4'b0100 
	Parameter s_bit_3 bound to: 4'b0101 
	Parameter s_bit_4 bound to: 4'b0110 
	Parameter s_bit_5 bound to: 4'b0111 
	Parameter s_bit_6 bound to: 4'b1000 
	Parameter s_bit_7 bound to: 4'b1001 
	Parameter s_stop_bit bound to: 4'b1010 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (1#1) [C:/Projects/core_v2/core_v2.srcs/sources_1/imports/cpuex2023-group8/core/axi/v1.2/uart_rx.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'uart_buf_rx' (2#1) [C:/Projects/core_v2/core_v2.srcs/sources_1/imports/cpuex2023-group8/core/axi/v1.2/uart_buf_rx.sv:4]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Projects/core_v2/core_v2.srcs/sources_1/imports/cpuex2023-group8/core/axi/v1.2/uart_tx.sv:4]
	Parameter CLK_PER_HALF_BIT bound to: 174 - type: integer 
	Parameter CLK_PER_BIT bound to: 347 - type: integer 
	Parameter s_idle bound to: 4'b0000 
	Parameter s_start_bit bound to: 4'b0001 
	Parameter s_bit_0 bound to: 4'b0010 
	Parameter s_bit_1 bound to: 4'b0011 
	Parameter s_bit_2 bound to: 4'b0100 
	Parameter s_bit_3 bound to: 4'b0101 
	Parameter s_bit_4 bound to: 4'b0110 
	Parameter s_bit_5 bound to: 4'b0111 
	Parameter s_bit_6 bound to: 4'b1000 
	Parameter s_bit_7 bound to: 4'b1001 
	Parameter s_stop_bit bound to: 4'b1010 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (3#1) [C:/Projects/core_v2/core_v2.srcs/sources_1/imports/cpuex2023-group8/core/axi/v1.2/uart_tx.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'IO_fsm' (4#1) [C:/Projects/core_v2/core_v2.srcs/sources_1/imports/cpuex2023-group8/core/axi/v1.2/io_fsm.sv:4]
INFO: [Synth 8-6157] synthesizing module 'CacheBuf' [C:/Projects/core_v2/core_v2.srcs/sources_1/imports/cpuex2023-group8/core/axi/v1.2/cache_buf.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'CacheBuf' (5#1) [C:/Projects/core_v2/core_v2.srcs/sources_1/imports/cpuex2023-group8/core/axi/v1.2/cache_buf.sv:3]
INFO: [Synth 8-6157] synthesizing module 'InputBuf' [C:/Projects/core_v2/core_v2.srcs/sources_1/imports/cpuex2023-group8/core/axi/v1.2/input_buf.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'InputBuf' (6#1) [C:/Projects/core_v2/core_v2.srcs/sources_1/imports/cpuex2023-group8/core/axi/v1.2/input_buf.sv:3]
INFO: [Synth 8-6157] synthesizing module 'OutputBuf' [C:/Projects/core_v2/core_v2.srcs/sources_1/imports/cpuex2023-group8/core/axi/v1.2/output_buf.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'OutputBuf' (7#1) [C:/Projects/core_v2/core_v2.srcs/sources_1/imports/cpuex2023-group8/core/axi/v1.2/output_buf.sv:3]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'i_cache_buf'. This will prevent further optimization [C:/Projects/core_v2/core_v2.srcs/sources_1/imports/cpuex2023-group8/core/axi/v1.2/io_top.v:113]
INFO: [Synth 8-6155] done synthesizing module 'io_top' (8#1) [C:/Projects/core_v2/core_v2.srcs/sources_1/imports/cpuex2023-group8/core/axi/v1.2/io_top.v:3]
INFO: [Synth 8-6155] done synthesizing module 'design_1_io_top_0_0' (9#1) [c:/Projects/core_v2/core_v2.gen/sources_1/bd/design_1/ip/design_1_io_top_0_0/synth/design_1_io_top_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1027.672 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1027.672 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1027.672 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1027.672 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1094.035 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1094.035 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1094.035 ; gain = 66.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1094.035 ; gain = 66.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1094.035 ; gain = 66.363
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'status_reg' in module 'IO_fsm'
INFO: [Synth 8-802] inferred FSM for state register 't_status_reg' in module 'OutputBuf'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                             0000 |                             0000
                 iSTATE2 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE0 |                             0011 |                             0011
                  iSTATE |                             0100 |                             0100
                 iSTATE7 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE4 |                             0111 |                             0111
*
                 iSTATE6 |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'status_reg' using encoding 'sequential' in module 'IO_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                  iSTATE |                               10 |                               10
                 iSTATE2 |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 't_status_reg' using encoding 'sequential' in module 'OutputBuf'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1094.035 ; gain = 66.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   18 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 8     
	               18 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---RAMs : 
	            1562K Bit	(200001 X 8 bit)          RAMs := 1     
	              16K Bit	(512 X 32 bit)          RAMs := 1     
	               4K Bit	(128 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 6     
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   18 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 3     
	   3 Input    8 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   8 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   5 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 58    
	   4 Input    1 Bit        Muxes := 8     
	   5 Input    1 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 3     
	   8 Input    1 Bit        Muxes := 1     
	  10 Input    1 Bit        Muxes := 4     
	   9 Input    1 Bit        Muxes := 4     
	   6 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1094.035 ; gain = 66.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+--------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name         | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\inst/i_cache_buf   | input_ram_reg                    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|design_1_io_top_0_0 | inst/i_input_buf/input_ram_reg   | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|design_1_io_top_0_0 | inst/i_output_buf/output_ram_reg | 195 K x 8(READ_FIRST)  | W |   | 195 K x 8(WRITE_FIRST) |   | R | Port A and B     | 0      | 56     | 
+--------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 1094.035 ; gain = 66.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 1094.035 ; gain = 66.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+--------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name         | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\inst/i_cache_buf   | input_ram_reg                    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|design_1_io_top_0_0 | inst/i_input_buf/input_ram_reg   | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|design_1_io_top_0_0 | inst/i_output_buf/output_ram_reg | 195 K x 8(READ_FIRST)  | W |   | 195 K x 8(WRITE_FIRST) |   | R | Port A and B     | 0      | 56     | 
+--------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/i_cache_buf/input_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_input_buf/input_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_output_buf/output_ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_output_buf/output_ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_output_buf/output_ram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_output_buf/output_ram_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_output_buf/output_ram_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_output_buf/output_ram_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_output_buf/output_ram_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_output_buf/output_ram_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_output_buf/output_ram_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_output_buf/output_ram_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_output_buf/output_ram_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_output_buf/output_ram_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_output_buf/output_ram_reg_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_output_buf/output_ram_reg_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_output_buf/output_ram_reg_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_output_buf/output_ram_reg_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_output_buf/output_ram_reg_5_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_output_buf/output_ram_reg_5_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_output_buf/output_ram_reg_5_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_output_buf/output_ram_reg_5_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_output_buf/output_ram_reg_5_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_output_buf/output_ram_reg_5_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_output_buf/output_ram_reg_5_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_output_buf/output_ram_reg_5_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_output_buf/output_ram_reg_3_0__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_output_buf/output_ram_reg_3_1__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_output_buf/output_ram_reg_3_2__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_output_buf/output_ram_reg_3_3__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_output_buf/output_ram_reg_3_4__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_output_buf/output_ram_reg_3_5__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_output_buf/output_ram_reg_3_6__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_output_buf/output_ram_reg_3_7__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 1107.840 ; gain = 80.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1109.668 ; gain = 81.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1109.668 ; gain = 81.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1109.668 ; gain = 81.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1109.668 ; gain = 81.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1109.707 ; gain = 82.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1109.707 ; gain = 82.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    63|
|2     |LUT1     |    14|
|3     |LUT2     |   169|
|4     |LUT3     |   151|
|5     |LUT4     |   108|
|6     |LUT5     |    67|
|7     |LUT6     |   159|
|8     |RAMB18E1 |     2|
|9     |RAMB36E1 |    56|
|12    |FDRE     |   543|
|13    |FDSE     |     3|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1109.707 ; gain = 82.035
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1109.707 ; gain = 15.672
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1109.707 ; gain = 82.035
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1119.555 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 121 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1119.555 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
74 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 1119.555 ; gain = 91.883
INFO: [Common 17-1381] The checkpoint 'C:/Projects/core_v2/core_v2.runs/design_1_io_top_0_0_synth_1/design_1_io_top_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Projects/core_v2/core_v2.runs/design_1_io_top_0_0_synth_1/design_1_io_top_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_io_top_0_0_utilization_synth.rpt -pb design_1_io_top_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb 26 19:58:49 2024...
