
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'jbonfigs' on host 'jack-b-Precision-7875-Tower' (Linux_x86_64 version 6.14.0-33-generic) on Tue Oct 28 12:22:01 EDT 2025
INFO: [HLS 200-10] On os Ubuntu 24.04.3 LTS
INFO: [HLS 200-10] In directory '/home/jbonfigs/Pictures/Screenshots/EECE5698/Final_Project'
INFO: [HLS 200-2053] The vitis_hls executable is being deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project heston_mc_project 
INFO: [HLS 200-10] Opening project '/home/jbonfigs/Pictures/Screenshots/EECE5698/Final_Project/heston_mc_project'.
INFO: [HLS 200-1510] Running: set_top heston_mc_kernel 
INFO: [HLS 200-1510] Running: add_files heston_mc.cpp -cflags -std=c++11 
INFO: [HLS 200-10] Adding design file 'heston_mc.cpp' to the project
INFO: [HLS 200-1510] Running: add_files heston_mc.h -cflags -std=c++11 
INFO: [HLS 200-10] Adding design file 'heston_mc.h' to the project
INFO: [HLS 200-1510] Running: add_files Mersenne_Twister.cpp -cflags -std=c++11 
INFO: [HLS 200-10] Adding design file 'Mersenne_Twister.cpp' to the project
INFO: [HLS 200-1510] Running: add_files Mersenne_Twister.h -cflags -std=c++11 
INFO: [HLS 200-10] Adding design file 'Mersenne_Twister.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb heston_mc_tb.cpp -cflags -std=c++11 
INFO: [HLS 200-10] Adding test bench file 'heston_mc_tb.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/jbonfigs/Pictures/Screenshots/EECE5698/Final_Project/heston_mc_project/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=64
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -reset=all
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_async=1
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_level=low
INFO: [HLS 200-1464] Running solution command: config_schedule -effort=high
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=1
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 -pipeline_loops 64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -reset all -reset_async -reset_level low 
INFO: [HLS 200-1510] Running: config_schedule -effort high -enable_dsp_full_reg 
WARNING: [HLS 200-484] The 'config_schedule -effort' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../heston_mc_tb.cpp in debug mode
   Compiling ../../../../Mersenne_Twister.cpp in debug mode
   Compiling ../../../../heston_mc.cpp in debug mode
   Generating csim.exe
=== Heston Monte Carlo Options Pricing Testbench ===

--- Test Case 1: Standard Parameters ---
Parameters:
  S0 = 100.000000
  K = 100.000000
  r = 0.049988
  T = 1.000000
  v0 = 0.039993 (vol = 19.998321%)
  theta = 0.039993
  kappa = 2.000000
  sigma = 0.299988
  rho = -0.700012

Monte Carlo Configuration:
  Simulations: 100
  Time steps: 252

Running Monte Carlo simulation...
Heston MC Option Price: -45.330933
Black-Scholes Price (reference): 10.449304
Difference: -55.780237

--- Test Case 2: Out-of-the-Money Option ---
Parameters: Same as Test 1, but K = 110.000000
Running Monte Carlo simulation...
Heston MC Option Price: -54.869522

--- Test Case 3: High Volatility ---
Parameters: v0 = 0.089996 (vol = 29.999390%)
Running Monte Carlo simulation...
Heston MC Option Price: -255.779358

--- Convergence Test ---
Simulations:   1000 -> Price: -30.688171
