Project Information                   e:\vhdldesigns\ee231\11up1\system01b.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 02/16/2002 19:02:55

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input Output Bidir  Memory  Memory  			 LCs
POF       Device          Pins  Pins   Pins   Bits % Utilized  LCs  % Utilized

system01b
      EPF10K70RC240-4      2      42     0    4096      22 %    261      6  %

User Pins:                 2      42     0  



Project Information                   e:\vhdldesigns\ee231\11up1\system01b.rpt

** PROJECT COMPILATION MESSAGES **

Warning: Flipflop '|UP1B:20|state~7' stuck at GND


Project Information                   e:\vhdldesigns\ee231\11up1\system01b.rpt

** STATE MACHINE ASSIGNMENTS **


|UP1B:20|state: MACHINE
        OF BITS (
           |UP1B:20|state~9,
           |UP1B:20|state~8,
           |UP1B:20|state~6,
           |UP1B:20|state~5,
           |UP1B:20|state~4,
           |UP1B:20|state~3,
           |UP1B:20|state~2,
           |UP1B:20|state~1
        )
        WITH STATES (
                          resetA = B"00000000", 
                           fetch = B"11000000", 
                          decode = B"10000000", 
                        exec_add = B"10100000", 
                       exec_load = B"10010000", 
                      exec_store = B"10001000", 
                     exec_store2 = B"10000100", 
                     exec_store3 = B"10000010", 
                       exec_jump = B"10000001"
);



Project Information                   e:\vhdldesigns\ee231\11up1\system01b.rpt

** EMBEDDED ARRAYS **


|LPM_RAM_DQ:2|altram:sram|content: MEMORY (
               width        =   16;
               depth        =  256;
               segmentsize  =  256;
               mode         = MEM_INITIALIZED#MEM_REG_DATAIN_CLK0;
               file         = "up1asm.mif";
         )
         OF SEGMENTS (
               |LPM_RAM_DQ:2|altram:sram|segment0_15,
               |LPM_RAM_DQ:2|altram:sram|segment0_14,
               |LPM_RAM_DQ:2|altram:sram|segment0_13,
               |LPM_RAM_DQ:2|altram:sram|segment0_12,
               |LPM_RAM_DQ:2|altram:sram|segment0_11,
               |LPM_RAM_DQ:2|altram:sram|segment0_10,
               |LPM_RAM_DQ:2|altram:sram|segment0_9,
               |LPM_RAM_DQ:2|altram:sram|segment0_8,
               |LPM_RAM_DQ:2|altram:sram|segment0_7,
               |LPM_RAM_DQ:2|altram:sram|segment0_6,
               |LPM_RAM_DQ:2|altram:sram|segment0_5,
               |LPM_RAM_DQ:2|altram:sram|segment0_4,
               |LPM_RAM_DQ:2|altram:sram|segment0_3,
               |LPM_RAM_DQ:2|altram:sram|segment0_2,
               |LPM_RAM_DQ:2|altram:sram|segment0_1,
               |LPM_RAM_DQ:2|altram:sram|segment0_0
);




Project Information                   e:\vhdldesigns\ee231\11up1\system01b.rpt

** FILE HIERARCHY **



|lpm_ram_dq:2|
|lpm_ram_dq:2|altram:sram|
|up1b:20|
|up1b:20|lpm_add_sub:457|
|up1b:20|lpm_add_sub:457|addcore:adder|
|up1b:20|lpm_add_sub:457|altshift:result_ext_latency_ffs|
|up1b:20|lpm_add_sub:457|altshift:carry_ext_latency_ffs|
|up1b:20|lpm_add_sub:457|altshift:oflow_ext_latency_ffs|
|up1b:20|lpm_compare:598|
|up1b:20|lpm_compare:598|comptree:comparator|
|up1b:20|lpm_compare:598|comptree:comparator|cmpchain:cmp_end|
|up1b:20|lpm_compare:598|comptree:comparator|cmpchain:cmp_end|comptree:comp|
|up1b:20|lpm_compare:598|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp3|
|up1b:20|lpm_compare:598|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp2|
|up1b:20|lpm_compare:598|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp1|
|up1b:20|lpm_compare:598|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp0|
|up1b:20|lpm_compare:598|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|
|up1b:20|lpm_compare:598|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp1|
|up1b:20|lpm_compare:598|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp0|
|up1b:20|lpm_compare:598|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|
|up1b:20|lpm_compare:598|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|
|up1b:20|lpm_compare:598|altshift:aeb_ext_lat_ffs|
|up1b:20|lpm_compare:598|altshift:agb_ext_lat_ffs|
|up1b:20|lpm_compare:599|
|up1b:20|lpm_compare:599|comptree:comparator|
|up1b:20|lpm_compare:599|comptree:comparator|cmpchain:cmp_end|
|up1b:20|lpm_compare:599|comptree:comparator|cmpchain:cmp_end|comptree:comp|
|up1b:20|lpm_compare:599|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp3|
|up1b:20|lpm_compare:599|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp2|
|up1b:20|lpm_compare:599|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp1|
|up1b:20|lpm_compare:599|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp0|
|up1b:20|lpm_compare:599|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|
|up1b:20|lpm_compare:599|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp1|
|up1b:20|lpm_compare:599|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp0|
|up1b:20|lpm_compare:599|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|
|up1b:20|lpm_compare:599|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|
|up1b:20|lpm_compare:599|altshift:aeb_ext_lat_ffs|
|up1b:20|lpm_compare:599|altshift:agb_ext_lat_ffs|
|up1b:20|lpm_add_sub:722|
|up1b:20|lpm_add_sub:722|addcore:adder|
|up1b:20|lpm_add_sub:722|altshift:result_ext_latency_ffs|
|up1b:20|lpm_add_sub:722|altshift:carry_ext_latency_ffs|
|up1b:20|lpm_add_sub:722|altshift:oflow_ext_latency_ffs|


Device-Specific Information:          e:\vhdldesigns\ee231\11up1\system01b.rpt
system01b

***** Logic for device 'system01b' compiled without errors.




Device: EPF10K70RC240-4

FLEX 10K Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    JTAG User Code                             = 7f

                                                                                                                                         
                                                                                                                                         
                R R R R R R R R   R R R R R R R   R R R R R R R   R R R         R R R       R   R R       R R R R   R       R R R R R R  
                E E E E E E E E   E E E E E E E   E E E E E E E   E E E         E E E       E   E E       E E E E   E       E E E E E E  
                S S S S S S S S G S S S S S S S V S S S S S S S G S S S G G G   S S S V     S   S S   G   S S S S   S V d   S S S S S S  
                E E E E E E E E N E E E E E E E C E E E E E E E N E E E N N N a E E E C d d E a E E d N a E E E E d E C a a E E E E E E  
                R R R R R R R R D R R R R R R R C R R R R R R R D R R R D D D d R R R C a a R d R R a D d R R R R a R C t d R R R R R R  
                V V V V V V V V I V V V V V V V I V V V V V V V I V V V I I I d V V V I t t V d V V t I d V V V V t V I a d V V V V V V  
                E E E E E E E E N E E E E E E E N E E E E E E E N E E E N N N r E E E N a a E r E E a N r E E E E a E N 1 r E E E E E E  
                D D D D D D D D T D D D D D D D T D D D D D D D T D D D T T T 5 D D D T 6 7 D 4 D D 5 T 1 D D D D 9 D T 1 6 D D D D D D  
              --------------------------------------------------------------------------------------------------------------------------_ 
             / 240 238 236 234 232 230 228 226 224 222 220 218 216 214 212 210 208 206 204 202 200 198 196 194 192 190 188 186 184 182   |_ 
            /    239 237 235 233 231 229 227 225 223 221 219 217 215 213 211 209 207 205 203 201 199 197 195 193 191 189 187 185 183 181    | 
      #TCK |  1                                                                                                                         180 | ^DATA0 
^CONF_DONE |  2                                                                                                                         179 | ^DCLK 
     ^nCEO |  3                                                                                                                         178 | ^nCE 
      #TDO |  4                                                                                                                         177 | #TDI 
    VCCINT |  5                                                                                                                         176 | GNDINT 
  RESERVED |  6                                                                                                                         175 | wr 
  RESERVED |  7                                                                                                                         174 | mem8 
  RESERVED |  8                                                                                                                         173 | mem14 
  RESERVED |  9                                                                                                                         172 | RESERVED 
    GNDINT | 10                                                                                                                         171 | RESERVED 
      mem4 | 11                                                                                                                         170 | VCCINT 
  RESERVED | 12                                                                                                                         169 | RESERVED 
  RESERVED | 13                                                                                                                         168 | RESERVED 
  RESERVED | 14                                                                                                                         167 | data8 
  RESERVED | 15                                                                                                                         166 | RESERVED 
    VCCINT | 16                                                                                                                         165 | GNDINT 
  RESERVED | 17                                                                                                                         164 | data15 
  RESERVED | 18                                                                                                                         163 | mem0 
     data2 | 19                                                                                                                         162 | mem12 
  RESERVED | 20                                                                                                                         161 | data14 
  RESERVED | 21                                                                                                                         160 | VCCINT 
    GNDINT | 22                                                                                                                         159 | RESERVED 
      mem2 | 23                                                                                                                         158 | mem5 
    data13 | 24                                                                                                                         157 | mem10 
  RESERVED | 25                                                                                                                         156 | mem7 
  RESERVED | 26                                                                                                                         155 | GNDINT 
    VCCINT | 27                                                                                                                         154 | RESERVED 
  RESERVED | 28                                                                                                                         153 | RESERVED 
     mem11 | 29                                                                                                                         152 | RESERVED 
  RESERVED | 30                                                                                                                         151 | RESERVED 
  RESERVED | 31                                                     EPF10K70RC240-4                                                     150 | VCCINT 
    GNDINT | 32                                                                                                                         149 | addr0 
  RESERVED | 33                                                                                                                         148 | RESERVED 
  RESERVED | 34                                                                                                                         147 | RESERVED 
  RESERVED | 35                                                                                                                         146 | RESERVED 
  RESERVED | 36                                                                                                                         145 | GNDINT 
    VCCINT | 37                                                                                                                         144 | RESERVED 
     mem13 | 38                                                                                                                         143 | data1 
  RESERVED | 39                                                                                                                         142 | mem6 
  RESERVED | 40                                                                                                                         141 | mem3 
  RESERVED | 41                                                                                                                         140 | VCCINT 
    GNDINT | 42                                                                                                                         139 | data4 
      mem1 | 43                                                                                                                         138 | data3 
       rdy | 44                                                                                                                         137 | data10 
     mem15 | 45                                                                                                                         136 | RESERVED 
  RESERVED | 46                                                                                                                         135 | GNDINT 
    VCCINT | 47                                                                                                                         134 | addr7 
  RESERVED | 48                                                                                                                         133 | RESERVED 
  RESERVED | 49                                                                                                                         132 | RESERVED 
  RESERVED | 50                                                                                                                         131 | RESERVED 
  RESERVED | 51                                                                                                                         130 | VCCINT 
    GNDINT | 52                                                                                                                         129 | RESERVED 
     data0 | 53                                                                                                                         128 | RESERVED 
  RESERVED | 54                                                                                                                         127 | RESERVED 
  RESERVED | 55                                                                                                                         126 | mem9 
  RESERVED | 56                                                                                                                         125 | GNDINT 
    VCCINT | 57                                                                                                                         124 | ^MSEL0 
      #TMS | 58                                                                                                                         123 | ^MSEL1 
     #TRST | 59                                                                                                                         122 | VCCINT 
  ^nSTATUS | 60                                                                                                                         121 | ^nCONFIG 
           |      62  64  66  68  70  72  74  76  78  80  82  84  86  88  90  92  94  96  98 100 102 104 106 108 110 112 114 116 118 120  _| 
            \   61  63  65  67  69  71  73  75  77  79  81  83  85  87  89  91  93  95  97  99 101 103 105 107 109 111 113 115 117 119   | 
             \--------------------------------------------------------------------------------------------------------------------------- 
                R R R R R R R R G R R R R R a R V R R R R R R R G R R R V G c r G R R V d R R R R R R G R R R R a R R V R R R R R R R R  
                E E E E E E E E N E E E E E d E C E E E E E E E N E E E C N l e N E E C a E E E E E E N E E E E d E E C E E E E E E E E  
                S S S S S S S S D S S S S S d S C S S S S S S S D S S S C D k s D S S C t S S S S S S D S S S S d S S C S S S S S S S S  
                E E E E E E E E I E E E E E r E I E E E E E E E I E E E I I   e I E E I a E E E E E E I E E E E r E E I E E E E E E E E  
                R R R R R R R R N R R R R R 2 R N R R R R R R R N R R R N N   t N R R N 1 R R R R R R N R R R R 3 R R N R R R R R R R R  
                V V V V V V V V T V V V V V   V T V V V V V V V T V V V T T     T V V T 2 V V V V V V T V V V V   V V T V V V V V V V V  
                E E E E E E E E   E E E E E   E   E E E E E E E   E E E           E E     E E E E E E   E E E E   E E   E E E E E E E E  
                D D D D D D D D   D D D D D   D   D D D D D D D   D D D           D D     D D D D D D   D D D D   D D   D D D D D D D D  
                                                                                                                                         
                                                                                                                                         


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GNDINT = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
GNDIO = Dedicated ground pin, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:          e:\vhdldesigns\ee231\11up1\system01b.rpt
system01b

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External  
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect
A21      3/ 8( 37%)   2/ 8( 25%)   0/ 8(  0%)    1/2    1/2       0/26(  0%)   
C1       8/ 8(100%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2      15/26( 57%)   
C2       8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      14/26( 53%)   
C4       8/ 8(100%)   3/ 8( 37%)   3/ 8( 37%)    1/2    0/2      11/26( 42%)   
C5       8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2      13/26( 50%)   
C6       2/ 8( 25%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2       5/26( 19%)   
C8       3/ 8( 37%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2       4/26( 15%)   
C9       8/ 8(100%)   2/ 8( 25%)   4/ 8( 50%)    1/2    0/2      10/26( 38%)   
C10      1/ 8( 12%)   1/ 8( 12%)   1/ 8( 12%)    1/2    1/2       1/26(  3%)   
C12      7/ 8( 87%)   3/ 8( 37%)   3/ 8( 37%)    1/2    1/2      10/26( 38%)   
C14      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      12/26( 46%)   
C17      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      12/26( 46%)   
C20      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      14/26( 53%)   
C22      8/ 8(100%)   2/ 8( 25%)   5/ 8( 62%)    1/2    0/2      10/26( 38%)   
C23      8/ 8(100%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2      12/26( 46%)   
C24      8/ 8(100%)   1/ 8( 12%)   5/ 8( 62%)    1/2    0/2       7/26( 26%)   
C25      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2      15/26( 57%)   
C26      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    1/2    1/2       1/26(  3%)   
C37      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2      15/26( 57%)   
D6       8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      12/26( 46%)   
D10      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      13/26( 50%)   
D11      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      13/26( 50%)   
D13      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      12/26( 46%)   
D17      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      12/26( 46%)   
D18      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      13/26( 50%)   
D21      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      13/26( 50%)   
D23      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      12/26( 46%)   
D24      8/ 8(100%)   4/ 8( 50%)   0/ 8(  0%)    1/2    0/2       7/26( 26%)   
G1       3/ 8( 37%)   2/ 8( 25%)   3/ 8( 37%)    0/2    0/2       2/26(  7%)   
G4       8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2      13/26( 50%)   
G7       8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      13/26( 50%)   
G12      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      12/26( 46%)   
G15      8/ 8(100%)   3/ 8( 37%)   5/ 8( 62%)    1/2    1/2      10/26( 38%)   
G16      8/ 8(100%)   2/ 8( 25%)   2/ 8( 25%)    1/2    0/2      14/26( 53%)   
G17      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      13/26( 50%)   
G18      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       3/26( 11%)   
G23      8/ 8(100%)   4/ 8( 50%)   5/ 8( 62%)    1/2    0/2       6/26( 23%)   
G25      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2      11/26( 42%)   


Embedded             Column       Row                                   
Array     Embedded   Interconnect Interconnect         Read/      External  
Block     Cells      Driven       Driven       Clocks  Write    Interconnect
C53      8/8 (100%)   8/8 (100%)   5/8 ( 62%)    1/2    2/2      17/26( 65%)   
G53      8/8 (100%)   8/8 (100%)   7/8 ( 87%)    1/2    2/2      17/26( 65%)   


Total dedicated input pins used:                 2/6      ( 33%)
Total I/O pins used:                            42/183    ( 22%)
Total logic cells used:                        261/3744   (  6%)
Total embedded cells used:                      16/72     ( 22%)
Total EABs used:                                 2/9      ( 22%)
Average fan-in:                                 3.20/4    ( 80%)
Total fan-in:                                 836/14976   (  5%)

Total input pins required:                       2
Total input I/O cell registers required:         0
Total output pins required:                     42
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                    261
Total flipflops required:                       66
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0
Total single-pin Clock Enables required:         0
Total single-pin Output Enables required:        0
Logic cells inserted for fitting:                9

Synthesized logic cells:                       145/3744   (  3%)

Logic Cell and Embedded Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  EA  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  Total(LC/EC)
 A:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   3   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      3/0  
 B:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 C:      8   8   0   8   8   2   0   3   8   1   0   7   0   8   0   0   8   0   0   8   0   8   8   8   8   1   8   0   0   0   0   0   0   0   0   0   0   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0    118/8  
 D:      0   0   0   0   0   8   0   0   0   8   8   0   8   0   0   0   8   8   0   0   8   0   8   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     72/0  
 E:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 F:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 G:      3   0   0   8   0   0   8   0   0   0   0   8   0   0   8   8   8   1   0   0   0   0   8   0   8   0   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     68/8  
 H:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 I:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  

Total:  11   8   0  16   8  10   8   3   8   9   8  15   8   8   8   8  24   9   0   8  11   8  24  16  16   1  16   0   0   0   0   0   0   0   0   0   0   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0    261/16 



Device-Specific Information:          e:\vhdldesigns\ee231\11up1\system01b.rpt
system01b

** INPUTS **

                                                    Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  91      -     -    -    --      INPUT  G             0    0    0    0  clk
  92      -     -    -    --      INPUT  G             0    0    0    2  reset


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:          e:\vhdldesigns\ee231\11up1\system01b.rpt
system01b

** OUTPUTS **

       Fed By Fed By                                Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
 149      -     -    E    --     OUTPUT                0    1    0    0  addr0
 196      -     -    -    16     OUTPUT                0    1    0    0  addr1
  75      -     -    -    37     OUTPUT                0    1    0    0  addr2
 109      -     -    -    11     OUTPUT                0    1    0    0  addr3
 201      -     -    -    21     OUTPUT                0    1    0    0  addr4
 209      -     -    -    26     OUTPUT                0    1    0    0  addr5
 187      -     -    -    09     OUTPUT                0    1    0    0  addr6
 134      -     -    H    --     OUTPUT                0    1    0    0  addr7
  53      -     -    I    --     OUTPUT                0    1    0    0  data0
 143      -     -    G    --     OUTPUT                0    1    0    0  data1
  19      -     -    C    --     OUTPUT                0    1    0    0  data2
 138      -     -    G    --     OUTPUT                0    1    0    0  data3
 139      -     -    G    --     OUTPUT                0    1    0    0  data4
 198      -     -    -    18     OUTPUT                0    1    0    0  data5
 204      -     -    -    24     OUTPUT                0    1    0    0  data6
 203      -     -    -    22     OUTPUT                0    1    0    0  data7
 167      -     -    B    --     OUTPUT                0    1    0    0  data8
 191      -     -    -    12     OUTPUT                0    1    0    0  data9
 137      -     -    H    --     OUTPUT                0    1    0    0  data10
 188      -     -    -    10     OUTPUT                0    1    0    0  data11
  97      -     -    -    23     OUTPUT                0    1    0    0  data12
  24      -     -    C    --     OUTPUT                0    1    0    0  data13
 161      -     -    C    --     OUTPUT                0    1    0    0  data14
 164      -     -    C    --     OUTPUT                0    1    0    0  data15
 163      -     -    C    --     OUTPUT                0    1    0    0  mem0
  43      -     -    G    --     OUTPUT                0    1    0    0  mem1
  23      -     -    C    --     OUTPUT                0    1    0    0  mem2
 141      -     -    G    --     OUTPUT                0    1    0    0  mem3
  11      -     -    A    --     OUTPUT                0    1    0    0  mem4
 158      -     -    D    --     OUTPUT                0    1    0    0  mem5
 142      -     -    G    --     OUTPUT                0    1    0    0  mem6
 156      -     -    D    --     OUTPUT                0    1    0    0  mem7
 174      -     -    A    --     OUTPUT                0    1    0    0  mem8
 126      -     -    I    --     OUTPUT                0    1    0    0  mem9
 157      -     -    D    --     OUTPUT                0    1    0    0  mem10
  29      -     -    D    --     OUTPUT                0    1    0    0  mem11
 162      -     -    C    --     OUTPUT                0    1    0    0  mem12
  38      -     -    F    --     OUTPUT                0    1    0    0  mem13
 173      -     -    A    --     OUTPUT                0    1    0    0  mem14
  45      -     -    G    --     OUTPUT                0    1    0    0  mem15
  44      -     -    G    --     OUTPUT                0    1    0    0  rdy
 175      -     -    A    --     OUTPUT                0    1    0    0  wr


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:          e:\vhdldesigns\ee231\11up1\system01b.rpt
system01b

** BURIED LOGIC **

                                                    Fan-In    Fan-Out
 IOC     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      -     8    G    --   MEM_SGMT                0   10    1    6  |LPM_RAM_DQ:2|altram:sram|segment0_0
   -      -     5    G    --   MEM_SGMT                0   10    1    5  |LPM_RAM_DQ:2|altram:sram|segment0_1
   -      -     4    G    --   MEM_SGMT                0   10    1    5  |LPM_RAM_DQ:2|altram:sram|segment0_2
   -      -     3    G    --   MEM_SGMT                0   10    1    5  |LPM_RAM_DQ:2|altram:sram|segment0_3
   -      -     7    G    --   MEM_SGMT                0   10    1    5  |LPM_RAM_DQ:2|altram:sram|segment0_4
   -      -     6    G    --   MEM_SGMT                0   10    1    5  |LPM_RAM_DQ:2|altram:sram|segment0_5
   -      -     2    G    --   MEM_SGMT                0   10    1    5  |LPM_RAM_DQ:2|altram:sram|segment0_6
   -      -     1    G    --   MEM_SGMT                0   10    1    5  |LPM_RAM_DQ:2|altram:sram|segment0_7
   -      -     2    C    --   MEM_SGMT                0   10    1    7  |LPM_RAM_DQ:2|altram:sram|segment0_8
   -      -     6    C    --   MEM_SGMT                0   10    1    7  |LPM_RAM_DQ:2|altram:sram|segment0_9
   -      -     3    C    --   MEM_SGMT                0   10    1    4  |LPM_RAM_DQ:2|altram:sram|segment0_10
   -      -     7    C    --   MEM_SGMT                0   10    1    4  |LPM_RAM_DQ:2|altram:sram|segment0_11
   -      -     8    C    --   MEM_SGMT                0   10    1    4  |LPM_RAM_DQ:2|altram:sram|segment0_12
   -      -     5    C    --   MEM_SGMT                0   10    1    4  |LPM_RAM_DQ:2|altram:sram|segment0_13
   -      -     4    C    --   MEM_SGMT                0   10    1    4  |LPM_RAM_DQ:2|altram:sram|segment0_14
   -      -     1    C    --   MEM_SGMT                0   10    1    3  |LPM_RAM_DQ:2|altram:sram|segment0_15
   -      2     -    C    08       SOFT    s   !r      1    0    0   29  reset~1~fit~out1
   -      1     -    C    24       SOFT    s   !       1    0    0   28  reset~1
   -      1     -    G    16       AND2                0    2    0    4  |UP1B:20|LPM_ADD_SUB:457|addcore:adder|:121
   -      6     -    C    20       AND2                0    2    0    1  |UP1B:20|LPM_ADD_SUB:457|addcore:adder|:125
   -      6     -    C    05       AND2                0    3    0    1  |UP1B:20|LPM_ADD_SUB:457|addcore:adder|:129
   -      4     -    C    05       AND2                0    4    0    3  |UP1B:20|LPM_ADD_SUB:457|addcore:adder|:133
   -      6     -    C    02       AND2                0    2    0    1  |UP1B:20|LPM_ADD_SUB:457|addcore:adder|:137
   -      5     -    C    01        OR2                0    4    0    1  |UP1B:20|LPM_ADD_SUB:457|addcore:adder|:155
   -      3     -    G    07        OR2                0    4    0    2  |UP1B:20|LPM_ADD_SUB:722|addcore:adder|pcarry1
   -      1     -    G    07        OR2                0    3    0    2  |UP1B:20|LPM_ADD_SUB:722|addcore:adder|pcarry2
   -      2     -    G    12        OR2                0    3    0    2  |UP1B:20|LPM_ADD_SUB:722|addcore:adder|pcarry3
   -      1     -    G    12        OR2                0    3    0    2  |UP1B:20|LPM_ADD_SUB:722|addcore:adder|pcarry4
   -      1     -    D    23        OR2                0    3    0    2  |UP1B:20|LPM_ADD_SUB:722|addcore:adder|pcarry5
   -      7     -    D    23        OR2                0    3    0    2  |UP1B:20|LPM_ADD_SUB:722|addcore:adder|pcarry6
   -      3     -    D    13        OR2                0    3    0    2  |UP1B:20|LPM_ADD_SUB:722|addcore:adder|pcarry7
   -      1     -    D    13        OR2                0    3    0    2  |UP1B:20|LPM_ADD_SUB:722|addcore:adder|pcarry8
   -      3     -    D    06        OR2                0    3    0    2  |UP1B:20|LPM_ADD_SUB:722|addcore:adder|pcarry9
   -      1     -    D    06        OR2                0    3    0    2  |UP1B:20|LPM_ADD_SUB:722|addcore:adder|pcarry10
   -      3     -    D    17        OR2                0    3    0    2  |UP1B:20|LPM_ADD_SUB:722|addcore:adder|pcarry11
   -      1     -    D    17        OR2                0    3    0    2  |UP1B:20|LPM_ADD_SUB:722|addcore:adder|pcarry12
   -      3     -    C    14        OR2                0    3    0    2  |UP1B:20|LPM_ADD_SUB:722|addcore:adder|pcarry13
   -      1     -    C    14        OR2                0    3    0    1  |UP1B:20|LPM_ADD_SUB:722|addcore:adder|pcarry14
   -      3     -    G    25        OR2    s           0    3    0    1  |UP1B:20|LPM_ADD_SUB:722|addcore:adder|~178~1
   -      4     -    G    07        OR2                0    3    0    1  |UP1B:20|LPM_ADD_SUB:722|addcore:adder|:179
   -      2     -    G    17        OR2                0    3    0    1  |UP1B:20|LPM_ADD_SUB:722|addcore:adder|:180
   -      3     -    G    12        OR2                0    3    0    1  |UP1B:20|LPM_ADD_SUB:722|addcore:adder|:181
   -      2     -    D    18        OR2                0    3    0    1  |UP1B:20|LPM_ADD_SUB:722|addcore:adder|:182
   -      2     -    D    23        OR2                0    3    0    1  |UP1B:20|LPM_ADD_SUB:722|addcore:adder|:183
   -      3     -    D    21        OR2                0    3    0    1  |UP1B:20|LPM_ADD_SUB:722|addcore:adder|:184
   -      4     -    D    13        OR2                0    3    0    1  |UP1B:20|LPM_ADD_SUB:722|addcore:adder|:185
   -      2     -    D    11        OR2                0    3    0    1  |UP1B:20|LPM_ADD_SUB:722|addcore:adder|:186
   -      4     -    D    06        OR2                0    3    0    1  |UP1B:20|LPM_ADD_SUB:722|addcore:adder|:187
   -      3     -    D    10        OR2                0    3    0    1  |UP1B:20|LPM_ADD_SUB:722|addcore:adder|:188
   -      4     -    D    17        OR2                0    3    0    1  |UP1B:20|LPM_ADD_SUB:722|addcore:adder|:189
   -      1     -    C    17        OR2                0    3    0    1  |UP1B:20|LPM_ADD_SUB:722|addcore:adder|:190
   -      4     -    C    14        OR2                0    3    0    1  |UP1B:20|LPM_ADD_SUB:722|addcore:adder|:191
   -      2     -    C    23        OR2                0    3    0    1  |UP1B:20|LPM_ADD_SUB:722|addcore:adder|:192
   -      8     -    G    18       AND2    s           0    3    0    1  |UP1B:20|LPM_COMPARE:598|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|~39~1
   -      5     -    G    15       AND2                0    4    0    5  |UP1B:20|LPM_COMPARE:598|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|:39
   -      7     -    G    15       DFFE   +            0    4    0    2  |UP1B:20|state~1
   -      1     -    C    10       DFFE   +            0    1    0   18  |UP1B:20|state~2
   -      3     -    C    04       SOFT    s    r      0    1    0   21  |UP1B:20|state~3~fit~out1
   -      6     -    C    04       SOFT    s    r      0    1    0   20  |UP1B:20|state~3~fit~out2
   -      1     -    C    26       DFFE   +            0    1    0    2  |UP1B:20|state~3
   -      2     -    G    23       SOFT    s    r      0    1    0   25  |UP1B:20|state~4~fit~out1
   -      4     -    G    23       SOFT    s    r      0    1    0   25  |UP1B:20|state~4~fit~out2
   -      3     -    G    15       DFFE   +            0    4    0    2  |UP1B:20|state~4
   -      6     -    G    15       DFFE   +            0    4    0   18  |UP1B:20|state~5
   -      4     -    G    15       DFFE   +            0    4    0   36  |UP1B:20|state~6
   -      4     -    G    01       SOFT    s    r      0    1    0   28  |UP1B:20|state~8~fit~out1
   -      2     -    G    01       SOFT    s    r      0    1    0   27  |UP1B:20|state~8~fit~out2
   -      2     -    G    15       DFFE   +            0    3    0    2  |UP1B:20|state~8
   -      1     -    A    21       SOFT    s    r      0    1    0   22  |UP1B:20|state~9~fit~out1
   -      4     -    A    21       SOFT    s    r      0    1    0   22  |UP1B:20|state~9~fit~out2
   -      2     -    C    22        OR2    s   !       0    3    0   16  |UP1B:20|state~9~2
   -      4     -    C    12       AND2    s           0    3    0    1  |UP1B:20|state~9~3
   -      2     -    A    21       DFFE   +            0    0    0    2  |UP1B:20|state~9
   -      1     -    C    23       DFFE   +            0    2    1    2  |UP1B:20|:3
   -      8     -    C    08       DFFE   +            0    2    1    2  |UP1B:20|:5
   -      7     -    C    17       DFFE   +            0    2    1    2  |UP1B:20|:7
   -      2     -    D    24       DFFE   +            0    2    1    2  |UP1B:20|:9
   -      2     -    D    10       DFFE   +            0    2    1    2  |UP1B:20|:11
   -      1     -    D    24       DFFE   +            0    2    1    2  |UP1B:20|:13
   -      4     -    D    11       DFFE   +            0    2    1    2  |UP1B:20|:15
   -      4     -    D    24       DFFE   +            0    2    1    2  |UP1B:20|:17
   -      2     -    D    21       DFFE   +            0    2    1    2  |UP1B:20|:19
   -      8     -    D    24       DFFE   +            0    2    1    2  |UP1B:20|:21
   -      8     -    D    18       DFFE   +            0    2    1    2  |UP1B:20|:23
   -      6     -    G    23       DFFE   +            0    2    1    2  |UP1B:20|:25
   -      8     -    G    17       DFFE   +            0    2    1    2  |UP1B:20|:27
   -      1     -    G    23       DFFE   +            0    2    1    2  |UP1B:20|:29
   -      1     -    G    04       DFFE   +            0    2    1    2  |UP1B:20|:31
   -      3     -    G    23       DFFE   +            0    2    1    2  |UP1B:20|:33
   -      5     -    C    12       DFFE   +            0    1    1    0  |UP1B:20|:59
   -      1     -    C    12       DFFE   +            0    4    1   17  |UP1B:20|:61
   -      7     -    C    01       DFFE   +            0    3    0    5  |UP1B:20|PC7 (|UP1B:20|:63)
   -      5     -    C    02       DFFE   +            0    3    0    6  |UP1B:20|PC6 (|UP1B:20|:64)
   -      1     -    C    25       DFFE   +            0    3    0    7  |UP1B:20|PC5 (|UP1B:20|:65)
   -      8     -    C    05       DFFE   +            0    3    0    6  |UP1B:20|PC4 (|UP1B:20|:66)
   -      2     -    C    20       DFFE   +            0    3    0    7  |UP1B:20|PC3 (|UP1B:20|:67)
   -      1     -    C    37       DFFE   +            0    3    0    8  |UP1B:20|PC2 (|UP1B:20|:68)
   -      3     -    G    16       DFFE   +            0    3    0    6  |UP1B:20|PC1 (|UP1B:20|:69)
   -      4     -    C    04       DFFE   +            0    3    0    6  |UP1B:20|PC0 (|UP1B:20|:70)
   -      2     -    C    06       DFFE   +            0    4    1   17  |UP1B:20|MAR7 (|UP1B:20|:71)
   -      1     -    C    09       DFFE   +            0    4    1   17  |UP1B:20|MAR6 (|UP1B:20|:72)
   -      4     -    C    25       DFFE   +            0    4    1   17  |UP1B:20|MAR5 (|UP1B:20|:73)
   -      4     -    C    22       DFFE   +            0    4    1   17  |UP1B:20|MAR4 (|UP1B:20|:74)
   -      6     -    C    12       DFFE   +            0    4    1   17  |UP1B:20|MAR3 (|UP1B:20|:75)
   -      2     -    C    37       DFFE   +            0    4    1   17  |UP1B:20|MAR2 (|UP1B:20|:76)
   -      2     -    G    16       DFFE   +            0    4    1   17  |UP1B:20|MAR1 (|UP1B:20|:77)
   -      8     -    C    09       DFFE   +            0    4    1   17  |UP1B:20|MAR0 (|UP1B:20|:78)
   -      7     -    C    23       DFFE   +            0    3    0    5  |UP1B:20|AC15 (|UP1B:20|:79)
   -      2     -    C    14       DFFE   +            0    3    0    6  |UP1B:20|AC14 (|UP1B:20|:80)
   -      4     -    C    17       DFFE   +            0    3    0    6  |UP1B:20|AC13 (|UP1B:20|:81)
   -      2     -    D    17       DFFE   +            0    3    0    6  |UP1B:20|AC12 (|UP1B:20|:82)
   -      1     -    D    10       DFFE   +            0    3    0    6  |UP1B:20|AC11 (|UP1B:20|:83)
   -      2     -    D    06       DFFE   +            0    3    0    6  |UP1B:20|AC10 (|UP1B:20|:84)
   -      1     -    D    11       DFFE   +            0    3    0    6  |UP1B:20|AC9 (|UP1B:20|:85)
   -      2     -    D    13       DFFE   +            0    3    0    6  |UP1B:20|AC8 (|UP1B:20|:86)
   -      1     -    D    21       DFFE   +            0    3    0    6  |UP1B:20|AC7 (|UP1B:20|:87)
   -      5     -    D    23       DFFE   +            0    3    0    6  |UP1B:20|AC6 (|UP1B:20|:88)
   -      1     -    D    18       DFFE   +            0    3    0    6  |UP1B:20|AC5 (|UP1B:20|:89)
   -      8     -    G    12       DFFE   +            0    3    0    6  |UP1B:20|AC4 (|UP1B:20|:90)
   -      1     -    G    17       DFFE   +            0    3    0    6  |UP1B:20|AC3 (|UP1B:20|:91)
   -      2     -    G    07       DFFE   +            0    3    0    6  |UP1B:20|AC2 (|UP1B:20|:92)
   -      2     -    G    04       DFFE   +            0    3    0    6  |UP1B:20|AC1 (|UP1B:20|:93)
   -      2     -    G    25       DFFE   +            0    3    0    7  |UP1B:20|AC0 (|UP1B:20|:94)
   -      8     -    C    24       DFFE   +            0    2    0    2  |UP1B:20|IR7 (|UP1B:20|:103)
   -      3     -    C    09       DFFE   +            0    2    0    2  |UP1B:20|IR6 (|UP1B:20|:104)
   -      5     -    C    22       DFFE   +            0    2    0    2  |UP1B:20|IR5 (|UP1B:20|:105)
   -      3     -    C    22       DFFE   +            0    2    0    2  |UP1B:20|IR4 (|UP1B:20|:106)
   -      6     -    C    24       DFFE   +            0    2    0    2  |UP1B:20|IR3 (|UP1B:20|:107)
   -      3     -    C    24       DFFE   +            0    2    0    2  |UP1B:20|IR2 (|UP1B:20|:108)
   -      5     -    G    04       DFFE   +            0    2    0    2  |UP1B:20|IR1 (|UP1B:20|:109)
   -      5     -    C    09       DFFE   +            0    2    0    2  |UP1B:20|IR0 (|UP1B:20|:110)
   -      8     -    C    23        OR2    s           0    4    0    1  |UP1B:20|~1167~1
   -      1     -    C    08        OR2    s           0    4    0    1  |UP1B:20|~1194~1
   -      8     -    C    17        OR2    s           0    4    0    1  |UP1B:20|~1221~1
   -      7     -    D    24        OR2    s           0    4    0    1  |UP1B:20|~1248~1
   -      8     -    D    10        OR2    s           0    4    0    1  |UP1B:20|~1275~1
   -      6     -    D    24        OR2    s           0    4    0    1  |UP1B:20|~1302~1
   -      8     -    D    11        OR2    s           0    4    0    1  |UP1B:20|~1329~1
   -      5     -    D    24        OR2    s           0    4    0    1  |UP1B:20|~1356~1
   -      8     -    D    21        OR2    s           0    4    0    1  |UP1B:20|~1383~1
   -      3     -    D    24        OR2    s           0    4    0    1  |UP1B:20|~1410~1
   -      7     -    D    18        OR2    s           0    4    0    1  |UP1B:20|~1437~1
   -      8     -    G    23        OR2    s           0    4    0    1  |UP1B:20|~1464~1
   -      7     -    G    17        OR2    s           0    4    0    1  |UP1B:20|~1491~1
   -      7     -    G    23        OR2    s           0    4    0    1  |UP1B:20|~1518~1
   -      8     -    G    04        OR2    s           0    4    0    1  |UP1B:20|~1545~1
   -      5     -    G    23        OR2    s           0    4    0    1  |UP1B:20|~1572~1
   -      1     -    C    06       AND2                0    2    0    1  |UP1B:20|:1813
   -      5     -    C    24        OR2    s           0    4    0    1  |UP1B:20|~1815~1
   -      7     -    C    09       AND2                0    2    0    1  |UP1B:20|:1840
   -      4     -    C    09        OR2    s           0    4    0    1  |UP1B:20|~1842~1
   -      1     -    C    22       AND2                0    2    0    1  |UP1B:20|:1867
   -      7     -    C    22        OR2    s           0    4    0    1  |UP1B:20|~1869~1
   -      8     -    C    22       AND2                0    2    0    1  |UP1B:20|:1894
   -      6     -    C    22        OR2    s           0    4    0    1  |UP1B:20|~1896~1
   -      7     -    C    12       AND2                0    2    0    1  |UP1B:20|:1921
   -      4     -    C    24        OR2    s           0    4    0    1  |UP1B:20|~1923~1
   -      7     -    C    24       AND2                0    2    0    1  |UP1B:20|:1948
   -      2     -    C    24        OR2    s           0    4    0    1  |UP1B:20|~1950~1
   -      1     -    G    01       AND2                0    2    0    1  |UP1B:20|:1975
   -      4     -    G    04        OR2    s           0    4    0    1  |UP1B:20|~1977~1
   -      6     -    C    09       AND2                0    2    0    1  |UP1B:20|:2002
   -      2     -    C    09        OR2    s           0    4    0    1  |UP1B:20|~2004~1
   -      3     -    C    01        OR2    s           0    3    0    1  |UP1B:20|~2019~1
   -      2     -    C    01        OR2                0    4    0    2  |UP1B:20|:2021
   -      4     -    C    01        OR2    s           0    4    0    1  |UP1B:20|~2025~1
   -      6     -    C    01        OR2    s           0    3    0    1  |UP1B:20|~2028~1
   -      3     -    C    02        OR2    s           0    3    0    1  |UP1B:20|~2046~1
   -      2     -    C    02        OR2                0    4    0    2  |UP1B:20|:2048
   -      4     -    C    02        OR2    s           0    4    0    1  |UP1B:20|~2052~1
   -      7     -    C    02        OR2    s           0    4    0    1  |UP1B:20|~2055~1
   -      3     -    C    25        OR2    s           0    3    0    1  |UP1B:20|~2073~1
   -      2     -    C    25        OR2                0    4    0    2  |UP1B:20|:2075
   -      5     -    C    25        OR2    s           0    4    0    1  |UP1B:20|~2079~1
   -      6     -    C    25        OR2    s           0    4    0    1  |UP1B:20|~2082~1
   -      3     -    C    05        OR2    s           0    3    0    1  |UP1B:20|~2100~1
   -      1     -    C    05        OR2                0    4    0    2  |UP1B:20|:2102
   -      5     -    C    05        OR2    s           0    4    0    1  |UP1B:20|~2106~1
   -      7     -    C    05        OR2    s           0    4    0    1  |UP1B:20|~2109~1
   -      4     -    C    20        OR2    s           0    3    0    1  |UP1B:20|~2127~1
   -      3     -    C    20        OR2                0    4    0    2  |UP1B:20|:2129
   -      5     -    C    20        OR2    s           0    4    0    1  |UP1B:20|~2133~1
   -      7     -    C    20        OR2    s           0    4    0    1  |UP1B:20|~2136~1
   -      4     -    C    37        OR2    s           0    3    0    1  |UP1B:20|~2154~1
   -      3     -    C    37        OR2                0    4    0    2  |UP1B:20|:2156
   -      5     -    C    37        OR2    s           0    4    0    1  |UP1B:20|~2160~1
   -      6     -    C    37        OR2    s           0    4    0    1  |UP1B:20|~2163~1
   -      4     -    G    16        OR2    s           0    3    0    1  |UP1B:20|~2181~1
   -      3     -    G    04        OR2                0    4    0    2  |UP1B:20|:2183
   -      5     -    G    16        OR2    s           0    4    0    1  |UP1B:20|~2187~1
   -      6     -    G    16        OR2    s           0    4    0    1  |UP1B:20|~2190~1
   -      1     -    G    15        OR2    s           0    3    0    8  |UP1B:20|~2210~1
   -      2     -    C    04        OR2    s           0    3    0    2  |UP1B:20|~2210~2
   -      5     -    C    04        OR2    s           0    4    0    1  |UP1B:20|~2222~1
   -      7     -    C    04        OR2    s           0    4    0    1  |UP1B:20|~2222~2
   -      8     -    C    01        OR2    s           0    4    0    1  |UP1B:20|~2249~1
   -      1     -    C    01        OR2    s           0    4    0    1  |UP1B:20|~2249~2
   -      8     -    C    02        OR2    s           0    4    0    1  |UP1B:20|~2276~1
   -      1     -    C    02        OR2    s           0    4    0    1  |UP1B:20|~2276~2
   -      7     -    C    25        OR2    s           0    4    0    1  |UP1B:20|~2303~1
   -      8     -    C    25        OR2    s           0    4    0    1  |UP1B:20|~2303~2
   -      2     -    C    12        OR2    s           0    4    0    1  |UP1B:20|~2330~1
   -      2     -    C    05        OR2    s           0    4    0    1  |UP1B:20|~2330~2
   -      8     -    C    20        OR2    s           0    4    0    1  |UP1B:20|~2357~1
   -      1     -    C    20        OR2    s           0    4    0    1  |UP1B:20|~2357~2
   -      7     -    C    37        OR2    s           0    4    0    1  |UP1B:20|~2384~1
   -      8     -    C    37        OR2    s           0    4    0    1  |UP1B:20|~2384~2
   -      7     -    G    16        OR2    s           0    4    0    1  |UP1B:20|~2411~1
   -      8     -    G    16        OR2    s           0    4    0    1  |UP1B:20|~2411~2
   -      8     -    C    04        OR2    s           0    4    0    1  |UP1B:20|~2438~1
   -      1     -    C    04        OR2    s           0    4    0    1  |UP1B:20|~2438~2
   -      3     -    C    23        OR2    s           0    4    0    1  |UP1B:20|~2448~1
   -      4     -    C    23        OR2    s           0    4    0    1  |UP1B:20|~2454~1
   -      5     -    C    23        OR2    s           0    3    0    1  |UP1B:20|~2457~1
   -      6     -    C    23        OR2    s           0    3    0    1  |UP1B:20|~2460~1
   -      5     -    C    14        OR2    s           0    4    0    1  |UP1B:20|~2475~1
   -      6     -    C    14        OR2    s           0    4    0    1  |UP1B:20|~2481~1
   -      7     -    C    14        OR2    s           0    3    0    1  |UP1B:20|~2484~1
   -      8     -    C    14        OR2    s           0    3    0    1  |UP1B:20|~2487~1
   -      2     -    C    17        OR2    s           0    4    0    1  |UP1B:20|~2502~1
   -      3     -    C    17        OR2    s           0    4    0    1  |UP1B:20|~2508~1
   -      5     -    C    17        OR2    s           0    3    0    1  |UP1B:20|~2511~1
   -      6     -    C    17        OR2    s           0    3    0    1  |UP1B:20|~2514~1
   -      5     -    D    17        OR2    s           0    4    0    1  |UP1B:20|~2529~1
   -      6     -    D    17        OR2    s           0    4    0    1  |UP1B:20|~2535~1
   -      7     -    D    17        OR2    s           0    3    0    1  |UP1B:20|~2538~1
   -      8     -    D    17        OR2    s           0    3    0    1  |UP1B:20|~2541~1
   -      4     -    D    10        OR2    s           0    4    0    1  |UP1B:20|~2556~1
   -      5     -    D    10        OR2    s           0    4    0    1  |UP1B:20|~2562~1
   -      6     -    D    10        OR2    s           0    3    0    1  |UP1B:20|~2565~1
   -      7     -    D    10        OR2    s           0    3    0    1  |UP1B:20|~2568~1
   -      5     -    D    06        OR2    s           0    4    0    1  |UP1B:20|~2583~1
   -      6     -    D    06        OR2    s           0    4    0    1  |UP1B:20|~2589~1
   -      7     -    D    06        OR2    s           0    3    0    1  |UP1B:20|~2592~1
   -      8     -    D    06        OR2    s           0    3    0    1  |UP1B:20|~2595~1
   -      3     -    D    11        OR2    s           0    4    0    1  |UP1B:20|~2610~1
   -      5     -    D    11        OR2    s           0    4    0    1  |UP1B:20|~2616~1
   -      6     -    D    11        OR2    s           0    3    0    1  |UP1B:20|~2619~1
   -      7     -    D    11        OR2    s           0    3    0    1  |UP1B:20|~2622~1
   -      5     -    D    13        OR2    s           0    4    0    1  |UP1B:20|~2637~1
   -      6     -    D    13        OR2    s           0    4    0    1  |UP1B:20|~2643~1
   -      7     -    D    13        OR2    s           0    3    0    1  |UP1B:20|~2646~1
   -      8     -    D    13        OR2    s           0    3    0    1  |UP1B:20|~2649~1
   -      4     -    D    21        OR2    s           0    4    0    1  |UP1B:20|~2664~1
   -      5     -    D    21        OR2    s           0    4    0    1  |UP1B:20|~2670~1
   -      6     -    D    21        OR2    s           0    3    0    1  |UP1B:20|~2673~1
   -      7     -    D    21        OR2    s           0    3    0    1  |UP1B:20|~2676~1
   -      3     -    D    23        OR2    s           0    4    0    1  |UP1B:20|~2691~1
   -      4     -    D    23        OR2    s           0    4    0    1  |UP1B:20|~2697~1
   -      6     -    D    23        OR2    s           0    3    0    1  |UP1B:20|~2700~1
   -      8     -    D    23        OR2    s           0    3    0    1  |UP1B:20|~2703~1
   -      3     -    D    18        OR2    s           0    4    0    1  |UP1B:20|~2718~1
   -      4     -    D    18        OR2    s           0    4    0    1  |UP1B:20|~2724~1
   -      5     -    D    18        OR2    s           0    3    0    1  |UP1B:20|~2727~1
   -      6     -    D    18        OR2    s           0    3    0    1  |UP1B:20|~2730~1
   -      4     -    G    12        OR2    s           0    4    0    1  |UP1B:20|~2745~1
   -      5     -    G    12        OR2    s           0    4    0    1  |UP1B:20|~2751~1
   -      6     -    G    12        OR2    s           0    3    0    1  |UP1B:20|~2754~1
   -      7     -    G    12        OR2    s           0    3    0    1  |UP1B:20|~2757~1
   -      3     -    G    17        OR2    s           0    4    0    1  |UP1B:20|~2772~1
   -      4     -    G    17        OR2    s           0    4    0    1  |UP1B:20|~2778~1
   -      5     -    G    17        OR2    s           0    3    0    1  |UP1B:20|~2781~1
   -      6     -    G    17        OR2    s           0    3    0    1  |UP1B:20|~2784~1
   -      5     -    G    07        OR2    s           0    4    0    1  |UP1B:20|~2799~1
   -      6     -    G    07        OR2    s           0    4    0    1  |UP1B:20|~2805~1
   -      7     -    G    07        OR2    s           0    3    0    1  |UP1B:20|~2808~1
   -      8     -    G    07        OR2    s           0    3    0    1  |UP1B:20|~2811~1
   -      8     -    G    25        OR2    s           0    4    0    1  |UP1B:20|~2826~1
   -      1     -    G    25        OR2    s           0    4    0    1  |UP1B:20|~2832~1
   -      6     -    G    04        OR2    s           0    4    0    1  |UP1B:20|~2835~1
   -      7     -    G    04        OR2    s           0    3    0    1  |UP1B:20|~2838~1
   -      4     -    G    25        OR2    s           0    4    0    1  |UP1B:20|~2853~1
   -      5     -    G    25        OR2    s           0    4    0    1  |UP1B:20|~2859~1
   -      6     -    G    25        OR2    s           0    4    0    1  |UP1B:20|~2862~1
   -      7     -    G    25        OR2    s           0    3    0    1  |UP1B:20|~2865~1
   -      3     -    C    12        OR2    s           0    4    0    1  |UP1B:20|~2897~1
   -      8     -    G    15        OR2    s           0    4    0    1  |UP1B:20|~2914~1


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register


Device-Specific Information:          e:\vhdldesigns\ee231\11up1\system01b.rpt
system01b

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:       3/208(  1%)     1/104(  0%)     0/104(  0%)    0/16(  0%)      4/16( 25%)     0/16(  0%)
B:       0/208(  0%)     1/104(  0%)     0/104(  0%)    0/16(  0%)      1/16(  6%)     0/16(  0%)
C:      35/208( 16%)    41/104( 39%)     0/104(  0%)    0/16(  0%)      7/16( 43%)     0/16(  0%)
D:      15/208(  7%)    18/104( 17%)     0/104(  0%)    0/16(  0%)      4/16( 25%)     0/16(  0%)
E:       0/208(  0%)     1/104(  0%)     0/104(  0%)    0/16(  0%)      1/16(  6%)     0/16(  0%)
F:       0/208(  0%)     0/104(  0%)     1/104(  0%)    0/16(  0%)      1/16(  6%)     0/16(  0%)
G:      26/208( 12%)    39/104( 37%)     0/104(  0%)    0/16(  0%)      8/16( 50%)     0/16(  0%)
H:       0/208(  0%)     2/104(  1%)     0/104(  0%)    0/16(  0%)      2/16( 12%)     0/16(  0%)
I:       2/208(  0%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      2/16( 12%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
02:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
03:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
04:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
05:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
06:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
07:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
08:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
09:      2/24(  8%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
10:      2/24(  8%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
11:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
12:      4/24( 16%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
13:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
14:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
15:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
16:      3/24( 12%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
17:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
18:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
19:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
20:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
21:      3/24( 12%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
22:      2/24(  8%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
23:      4/24( 16%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
24:      5/24( 20%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
25:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
26:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
27:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
28:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
29:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
30:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
31:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
32:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
33:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
34:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
35:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
36:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
37:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
38:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
39:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
40:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
41:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
42:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
43:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
44:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
45:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
46:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
47:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
48:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
49:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
50:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
51:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
52:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
EA:     13/24( 54%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:          e:\vhdldesigns\ee231\11up1\system01b.rpt
system01b

** CLOCK SIGNALS **

Type     Fan-out       Name
INPUT       82         clk


Device-Specific Information:          e:\vhdldesigns\ee231\11up1\system01b.rpt
system01b

** CLEAR SIGNALS **

Type     Fan-out       Name
INPUT       11         reset


Device-Specific Information:          e:\vhdldesigns\ee231\11up1\system01b.rpt
system01b

** EQUATIONS **

clk      : INPUT;
reset    : INPUT;

-- Node name is 'addr0' 
-- Equation name is 'addr0', type is output 
addr0    =  _LC8_C9;

-- Node name is 'addr1' 
-- Equation name is 'addr1', type is output 
addr1    =  _LC2_G16;

-- Node name is 'addr2' 
-- Equation name is 'addr2', type is output 
addr2    =  _LC2_C37;

-- Node name is 'addr3' 
-- Equation name is 'addr3', type is output 
addr3    =  _LC6_C12;

-- Node name is 'addr4' 
-- Equation name is 'addr4', type is output 
addr4    =  _LC4_C22;

-- Node name is 'addr5' 
-- Equation name is 'addr5', type is output 
addr5    =  _LC4_C25;

-- Node name is 'addr6' 
-- Equation name is 'addr6', type is output 
addr6    =  _LC1_C9;

-- Node name is 'addr7' 
-- Equation name is 'addr7', type is output 
addr7    =  _LC2_C6;

-- Node name is 'data0' 
-- Equation name is 'data0', type is output 
data0    =  _LC3_G23;

-- Node name is 'data1' 
-- Equation name is 'data1', type is output 
data1    =  _LC1_G4;

-- Node name is 'data2' 
-- Equation name is 'data2', type is output 
data2    =  _LC1_G23;

-- Node name is 'data3' 
-- Equation name is 'data3', type is output 
data3    =  _LC8_G17;

-- Node name is 'data4' 
-- Equation name is 'data4', type is output 
data4    =  _LC6_G23;

-- Node name is 'data5' 
-- Equation name is 'data5', type is output 
data5    =  _LC8_D18;

-- Node name is 'data6' 
-- Equation name is 'data6', type is output 
data6    =  _LC8_D24;

-- Node name is 'data7' 
-- Equation name is 'data7', type is output 
data7    =  _LC2_D21;

-- Node name is 'data8' 
-- Equation name is 'data8', type is output 
data8    =  _LC4_D24;

-- Node name is 'data9' 
-- Equation name is 'data9', type is output 
data9    =  _LC4_D11;

-- Node name is 'data10' 
-- Equation name is 'data10', type is output 
data10   =  _LC1_D24;

-- Node name is 'data11' 
-- Equation name is 'data11', type is output 
data11   =  _LC2_D10;

-- Node name is 'data12' 
-- Equation name is 'data12', type is output 
data12   =  _LC2_D24;

-- Node name is 'data13' 
-- Equation name is 'data13', type is output 
data13   =  _LC7_C17;

-- Node name is 'data14' 
-- Equation name is 'data14', type is output 
data14   =  _LC8_C8;

-- Node name is 'data15' 
-- Equation name is 'data15', type is output 
data15   =  _LC1_C23;

-- Node name is 'mem0' 
-- Equation name is 'mem0', type is output 
mem0     =  _EC8_G;

-- Node name is 'mem1' 
-- Equation name is 'mem1', type is output 
mem1     =  _EC5_G;

-- Node name is 'mem2' 
-- Equation name is 'mem2', type is output 
mem2     =  _EC4_G;

-- Node name is 'mem3' 
-- Equation name is 'mem3', type is output 
mem3     =  _EC3_G;

-- Node name is 'mem4' 
-- Equation name is 'mem4', type is output 
mem4     =  _EC7_G;

-- Node name is 'mem5' 
-- Equation name is 'mem5', type is output 
mem5     =  _EC6_G;

-- Node name is 'mem6' 
-- Equation name is 'mem6', type is output 
mem6     =  _EC2_G;

-- Node name is 'mem7' 
-- Equation name is 'mem7', type is output 
mem7     =  _EC1_G;

-- Node name is 'mem8' 
-- Equation name is 'mem8', type is output 
mem8     =  _EC2_C;

-- Node name is 'mem9' 
-- Equation name is 'mem9', type is output 
mem9     =  _EC6_C;

-- Node name is 'mem10' 
-- Equation name is 'mem10', type is output 
mem10    =  _EC3_C;

-- Node name is 'mem11' 
-- Equation name is 'mem11', type is output 
mem11    =  _EC7_C;

-- Node name is 'mem12' 
-- Equation name is 'mem12', type is output 
mem12    =  _EC8_C;

-- Node name is 'mem13' 
-- Equation name is 'mem13', type is output 
mem13    =  _EC5_C;

-- Node name is 'mem14' 
-- Equation name is 'mem14', type is output 
mem14    =  _EC4_C;

-- Node name is 'mem15' 
-- Equation name is 'mem15', type is output 
mem15    =  _EC1_C;

-- Node name is 'rdy' 
-- Equation name is 'rdy', type is output 
rdy      =  _LC5_C12;

-- Node name is 'reset~1~fit~out1' 
-- Equation name is 'reset~1~fit~out1', location is LC2_C8, type is buried.
-- synthesized logic cell 
!_LC2_C8 = _LC2_C8~NOT;
_LC2_C8~NOT = LCELL(!reset);

-- Node name is 'reset~1' 
-- Equation name is 'reset~1', location is LC1_C24, type is buried.
-- synthesized logic cell 
!_LC1_C24 = _LC1_C24~NOT;
_LC1_C24~NOT = LCELL(!reset);

-- Node name is 'wr' 
-- Equation name is 'wr', type is output 
wr       =  _LC1_C12;

-- Node name is '|UP1B:20|:94' = '|UP1B:20|AC0' 
-- Equation name is '_LC2_G25', type is buried 
_LC2_G25 = DFFE( _EQ001, GLOBAL( clk),  VCC,  VCC, !_LC1_C24);
  _EQ001 =  _LC4_A21 &  _LC7_G25;

-- Node name is '|UP1B:20|:93' = '|UP1B:20|AC1' 
-- Equation name is '_LC2_G4', type is buried 
_LC2_G4  = DFFE( _EQ002, GLOBAL( clk),  VCC,  VCC, !_LC1_C24);
  _EQ002 =  _LC4_A21 &  _LC7_G4;

-- Node name is '|UP1B:20|:92' = '|UP1B:20|AC2' 
-- Equation name is '_LC2_G7', type is buried 
_LC2_G7  = DFFE( _EQ003, GLOBAL( clk),  VCC,  VCC, !_LC1_C24);
  _EQ003 =  _LC4_A21 &  _LC8_G7;

-- Node name is '|UP1B:20|:91' = '|UP1B:20|AC3' 
-- Equation name is '_LC1_G17', type is buried 
_LC1_G17 = DFFE( _EQ004, GLOBAL( clk),  VCC,  VCC, !_LC1_C24);
  _EQ004 =  _LC4_A21 &  _LC6_G17;

-- Node name is '|UP1B:20|:90' = '|UP1B:20|AC4' 
-- Equation name is '_LC8_G12', type is buried 
_LC8_G12 = DFFE( _EQ005, GLOBAL( clk),  VCC,  VCC, !_LC1_C24);
  _EQ005 =  _LC4_A21 &  _LC7_G12;

-- Node name is '|UP1B:20|:89' = '|UP1B:20|AC5' 
-- Equation name is '_LC1_D18', type is buried 
_LC1_D18 = DFFE( _EQ006, GLOBAL( clk),  VCC,  VCC, !_LC1_C24);
  _EQ006 =  _LC1_A21 &  _LC6_D18;

-- Node name is '|UP1B:20|:88' = '|UP1B:20|AC6' 
-- Equation name is '_LC5_D23', type is buried 
_LC5_D23 = DFFE( _EQ007, GLOBAL( clk),  VCC,  VCC, !_LC1_C24);
  _EQ007 =  _LC1_A21 &  _LC8_D23;

-- Node name is '|UP1B:20|:87' = '|UP1B:20|AC7' 
-- Equation name is '_LC1_D21', type is buried 
_LC1_D21 = DFFE( _EQ008, GLOBAL( clk),  VCC,  VCC, !_LC1_C24);
  _EQ008 =  _LC1_A21 &  _LC7_D21;

-- Node name is '|UP1B:20|:86' = '|UP1B:20|AC8' 
-- Equation name is '_LC2_D13', type is buried 
_LC2_D13 = DFFE( _EQ009, GLOBAL( clk),  VCC,  VCC, !_LC1_C24);
  _EQ009 =  _LC1_A21 &  _LC8_D13;

-- Node name is '|UP1B:20|:85' = '|UP1B:20|AC9' 
-- Equation name is '_LC1_D11', type is buried 
_LC1_D11 = DFFE( _EQ010, GLOBAL( clk),  VCC,  VCC, !_LC1_C24);
  _EQ010 =  _LC1_A21 &  _LC7_D11;

-- Node name is '|UP1B:20|:84' = '|UP1B:20|AC10' 
-- Equation name is '_LC2_D6', type is buried 
_LC2_D6  = DFFE( _EQ011, GLOBAL( clk),  VCC,  VCC, !_LC1_C24);
  _EQ011 =  _LC1_A21 &  _LC8_D6;

-- Node name is '|UP1B:20|:83' = '|UP1B:20|AC11' 
-- Equation name is '_LC1_D10', type is buried 
_LC1_D10 = DFFE( _EQ012, GLOBAL( clk),  VCC,  VCC, !_LC1_C24);
  _EQ012 =  _LC1_A21 &  _LC7_D10;

-- Node name is '|UP1B:20|:82' = '|UP1B:20|AC12' 
-- Equation name is '_LC2_D17', type is buried 
_LC2_D17 = DFFE( _EQ013, GLOBAL( clk),  VCC,  VCC, !_LC2_C8);
  _EQ013 =  _LC1_A21 &  _LC8_D17;

-- Node name is '|UP1B:20|:81' = '|UP1B:20|AC13' 
-- Equation name is '_LC4_C17', type is buried 
_LC4_C17 = DFFE( _EQ014, GLOBAL( clk),  VCC,  VCC, !_LC2_C8);
  _EQ014 =  _LC1_A21 &  _LC6_C17;

-- Node name is '|UP1B:20|:80' = '|UP1B:20|AC14' 
-- Equation name is '_LC2_C14', type is buried 
_LC2_C14 = DFFE( _EQ015, GLOBAL( clk),  VCC,  VCC, !_LC2_C8);
  _EQ015 =  _LC1_A21 &  _LC8_C14;

-- Node name is '|UP1B:20|:79' = '|UP1B:20|AC15' 
-- Equation name is '_LC7_C23', type is buried 
_LC7_C23 = DFFE( _EQ016, GLOBAL( clk),  VCC,  VCC, !_LC2_C8);
  _EQ016 =  _LC1_A21 &  _LC6_C23;

-- Node name is '|UP1B:20|:110' = '|UP1B:20|IR0' 
-- Equation name is '_LC5_C9', type is buried 
_LC5_C9  = DFFE( _LC2_C9, GLOBAL( clk),  VCC,  VCC, !_LC1_C24);

-- Node name is '|UP1B:20|:109' = '|UP1B:20|IR1' 
-- Equation name is '_LC5_G4', type is buried 
_LC5_G4  = DFFE( _LC4_G4, GLOBAL( clk),  VCC,  VCC, !_LC1_C24);

-- Node name is '|UP1B:20|:108' = '|UP1B:20|IR2' 
-- Equation name is '_LC3_C24', type is buried 
_LC3_C24 = DFFE( _LC2_C24, GLOBAL( clk),  VCC,  VCC, !_LC1_C24);

-- Node name is '|UP1B:20|:107' = '|UP1B:20|IR3' 
-- Equation name is '_LC6_C24', type is buried 
_LC6_C24 = DFFE( _LC4_C24, GLOBAL( clk),  VCC,  VCC, !_LC1_C24);

-- Node name is '|UP1B:20|:106' = '|UP1B:20|IR4' 
-- Equation name is '_LC3_C22', type is buried 
_LC3_C22 = DFFE( _LC6_C22, GLOBAL( clk),  VCC,  VCC, !_LC1_C24);

-- Node name is '|UP1B:20|:105' = '|UP1B:20|IR5' 
-- Equation name is '_LC5_C22', type is buried 
_LC5_C22 = DFFE( _LC7_C22, GLOBAL( clk),  VCC,  VCC, !_LC1_C24);

-- Node name is '|UP1B:20|:104' = '|UP1B:20|IR6' 
-- Equation name is '_LC3_C9', type is buried 
_LC3_C9  = DFFE( _LC4_C9, GLOBAL( clk),  VCC,  VCC, !_LC1_C24);

-- Node name is '|UP1B:20|:103' = '|UP1B:20|IR7' 
-- Equation name is '_LC8_C24', type is buried 
_LC8_C24 = DFFE( _LC5_C24, GLOBAL( clk),  VCC,  VCC, !_LC1_C24);

-- Node name is '|UP1B:20|LPM_ADD_SUB:457|addcore:adder|:121' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_G16', type is buried 
_LC1_G16 = LCELL( _EQ017);
  _EQ017 =  _LC3_G16 &  _LC4_C4;

-- Node name is '|UP1B:20|LPM_ADD_SUB:457|addcore:adder|:125' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC6_C20', type is buried 
_LC6_C20 = LCELL( _EQ018);
  _EQ018 =  _LC1_C37 &  _LC1_G16;

-- Node name is '|UP1B:20|LPM_ADD_SUB:457|addcore:adder|:129' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC6_C5', type is buried 
_LC6_C5  = LCELL( _EQ019);
  _EQ019 =  _LC1_C37 &  _LC1_G16 &  _LC2_C20;

-- Node name is '|UP1B:20|LPM_ADD_SUB:457|addcore:adder|:133' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC4_C5', type is buried 
_LC4_C5  = LCELL( _EQ020);
  _EQ020 =  _LC1_C37 &  _LC1_G16 &  _LC2_C20 &  _LC8_C5;

-- Node name is '|UP1B:20|LPM_ADD_SUB:457|addcore:adder|:137' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC6_C2', type is buried 
_LC6_C2  = LCELL( _EQ021);
  _EQ021 =  _LC1_C25 &  _LC4_C5;

-- Node name is '|UP1B:20|LPM_ADD_SUB:457|addcore:adder|:155' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC5_C1', type is buried 
_LC5_C1  = LCELL( _EQ022);
  _EQ022 = !_LC1_C25 &  _LC7_C1
         # !_LC4_C5 &  _LC7_C1
         # !_LC5_C2 &  _LC7_C1
         #  _LC1_C25 &  _LC4_C5 &  _LC5_C2 & !_LC7_C1;

-- Node name is '|UP1B:20|LPM_ADD_SUB:722|addcore:adder|pcarry1' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC3_G7', type is buried 
_LC3_G7  = LCELL( _EQ023);
  _EQ023 =  _EC5_G &  _LC2_G4
         #  _EC5_G &  _EC8_G &  _LC2_G25
         #  _EC8_G &  _LC2_G4 &  _LC2_G25;

-- Node name is '|UP1B:20|LPM_ADD_SUB:722|addcore:adder|pcarry2' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_G7', type is buried 
_LC1_G7  = LCELL( _EQ024);
  _EQ024 =  _EC4_G &  _LC3_G7
         #  _LC2_G7 &  _LC3_G7
         #  _EC4_G &  _LC2_G7;

-- Node name is '|UP1B:20|LPM_ADD_SUB:722|addcore:adder|pcarry3' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_G12', type is buried 
_LC2_G12 = LCELL( _EQ025);
  _EQ025 =  _EC3_G &  _LC1_G7
         #  _LC1_G7 &  _LC1_G17
         #  _EC3_G &  _LC1_G17;

-- Node name is '|UP1B:20|LPM_ADD_SUB:722|addcore:adder|pcarry4' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_G12', type is buried 
_LC1_G12 = LCELL( _EQ026);
  _EQ026 =  _EC7_G &  _LC2_G12
         #  _LC2_G12 &  _LC8_G12
         #  _EC7_G &  _LC8_G12;

-- Node name is '|UP1B:20|LPM_ADD_SUB:722|addcore:adder|pcarry5' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_D23', type is buried 
_LC1_D23 = LCELL( _EQ027);
  _EQ027 =  _EC6_G &  _LC1_G12
         #  _LC1_D18 &  _LC1_G12
         #  _EC6_G &  _LC1_D18;

-- Node name is '|UP1B:20|LPM_ADD_SUB:722|addcore:adder|pcarry6' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC7_D23', type is buried 
_LC7_D23 = LCELL( _EQ028);
  _EQ028 =  _EC2_G &  _LC1_D23
         #  _LC1_D23 &  _LC5_D23
         #  _EC2_G &  _LC5_D23;

-- Node name is '|UP1B:20|LPM_ADD_SUB:722|addcore:adder|pcarry7' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC3_D13', type is buried 
_LC3_D13 = LCELL( _EQ029);
  _EQ029 =  _EC1_G &  _LC7_D23
         #  _LC1_D21 &  _LC7_D23
         #  _EC1_G &  _LC1_D21;

-- Node name is '|UP1B:20|LPM_ADD_SUB:722|addcore:adder|pcarry8' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_D13', type is buried 
_LC1_D13 = LCELL( _EQ030);
  _EQ030 =  _EC2_C &  _LC3_D13
         #  _LC2_D13 &  _LC3_D13
         #  _EC2_C &  _LC2_D13;

-- Node name is '|UP1B:20|LPM_ADD_SUB:722|addcore:adder|pcarry9' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC3_D6', type is buried 
_LC3_D6  = LCELL( _EQ031);
  _EQ031 =  _EC6_C &  _LC1_D13
         #  _LC1_D11 &  _LC1_D13
         #  _EC6_C &  _LC1_D11;

-- Node name is '|UP1B:20|LPM_ADD_SUB:722|addcore:adder|pcarry10' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_D6', type is buried 
_LC1_D6  = LCELL( _EQ032);
  _EQ032 =  _EC3_C &  _LC3_D6
         #  _LC2_D6 &  _LC3_D6
         #  _EC3_C &  _LC2_D6;

-- Node name is '|UP1B:20|LPM_ADD_SUB:722|addcore:adder|pcarry11' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC3_D17', type is buried 
_LC3_D17 = LCELL( _EQ033);
  _EQ033 =  _EC7_C &  _LC1_D6
         #  _LC1_D6 &  _LC1_D10
         #  _EC7_C &  _LC1_D10;

-- Node name is '|UP1B:20|LPM_ADD_SUB:722|addcore:adder|pcarry12' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_D17', type is buried 
_LC1_D17 = LCELL( _EQ034);
  _EQ034 =  _EC8_C &  _LC3_D17
         #  _LC2_D17 &  _LC3_D17
         #  _EC8_C &  _LC2_D17;

-- Node name is '|UP1B:20|LPM_ADD_SUB:722|addcore:adder|pcarry13' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC3_C14', type is buried 
_LC3_C14 = LCELL( _EQ035);
  _EQ035 =  _EC5_C &  _LC1_D17
         #  _LC1_D17 &  _LC4_C17
         #  _EC5_C &  _LC4_C17;

-- Node name is '|UP1B:20|LPM_ADD_SUB:722|addcore:adder|pcarry14' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_C14', type is buried 
_LC1_C14 = LCELL( _EQ036);
  _EQ036 =  _EC4_C &  _LC3_C14
         #  _LC2_C14 &  _LC3_C14
         #  _EC4_C &  _LC2_C14;

-- Node name is '|UP1B:20|LPM_ADD_SUB:722|addcore:adder|~178~1' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_G25', type is buried 
-- synthesized logic cell 
_LC3_G25 = LCELL( _EQ037);
  _EQ037 = !_EC8_G &  _LC2_G4
         #  _LC2_G4 & !_LC2_G25
         #  _EC8_G & !_LC2_G4 &  _LC2_G25;

-- Node name is '|UP1B:20|LPM_ADD_SUB:722|addcore:adder|:179' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC4_G7', type is buried 
_LC4_G7  = LCELL( _EQ038);
  _EQ038 =  _EC4_G &  _LC2_G7 &  _LC3_G7
         # !_EC4_G & !_LC2_G7 &  _LC3_G7
         #  _EC4_G & !_LC2_G7 & !_LC3_G7
         # !_EC4_G &  _LC2_G7 & !_LC3_G7;

-- Node name is '|UP1B:20|LPM_ADD_SUB:722|addcore:adder|:180' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC2_G17', type is buried 
_LC2_G17 = LCELL( _EQ039);
  _EQ039 =  _EC3_G &  _LC1_G7 &  _LC1_G17
         # !_EC3_G &  _LC1_G7 & !_LC1_G17
         #  _EC3_G & !_LC1_G7 & !_LC1_G17
         # !_EC3_G & !_LC1_G7 &  _LC1_G17;

-- Node name is '|UP1B:20|LPM_ADD_SUB:722|addcore:adder|:181' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_G12', type is buried 
_LC3_G12 = LCELL( _EQ040);
  _EQ040 =  _EC7_G &  _LC2_G12 &  _LC8_G12
         # !_EC7_G &  _LC2_G12 & !_LC8_G12
         #  _EC7_G & !_LC2_G12 & !_LC8_G12
         # !_EC7_G & !_LC2_G12 &  _LC8_G12;

-- Node name is '|UP1B:20|LPM_ADD_SUB:722|addcore:adder|:182' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC2_D18', type is buried 
_LC2_D18 = LCELL( _EQ041);
  _EQ041 =  _EC6_G &  _LC1_D18 &  _LC1_G12
         # !_EC6_G & !_LC1_D18 &  _LC1_G12
         #  _EC6_G & !_LC1_D18 & !_LC1_G12
         # !_EC6_G &  _LC1_D18 & !_LC1_G12;

-- Node name is '|UP1B:20|LPM_ADD_SUB:722|addcore:adder|:183' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC2_D23', type is buried 
_LC2_D23 = LCELL( _EQ042);
  _EQ042 =  _EC2_G &  _LC1_D23 &  _LC5_D23
         # !_EC2_G &  _LC1_D23 & !_LC5_D23
         #  _EC2_G & !_LC1_D23 & !_LC5_D23
         # !_EC2_G & !_LC1_D23 &  _LC5_D23;

-- Node name is '|UP1B:20|LPM_ADD_SUB:722|addcore:adder|:184' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_D21', type is buried 
_LC3_D21 = LCELL( _EQ043);
  _EQ043 =  _EC1_G &  _LC1_D21 &  _LC7_D23
         # !_EC1_G & !_LC1_D21 &  _LC7_D23
         #  _EC1_G & !_LC1_D21 & !_LC7_D23
         # !_EC1_G &  _LC1_D21 & !_LC7_D23;

-- Node name is '|UP1B:20|LPM_ADD_SUB:722|addcore:adder|:185' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC4_D13', type is buried 
_LC4_D13 = LCELL( _EQ044);
  _EQ044 =  _EC2_C &  _LC2_D13 &  _LC3_D13
         # !_EC2_C & !_LC2_D13 &  _LC3_D13
         #  _EC2_C & !_LC2_D13 & !_LC3_D13
         # !_EC2_C &  _LC2_D13 & !_LC3_D13;

-- Node name is '|UP1B:20|LPM_ADD_SUB:722|addcore:adder|:186' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC2_D11', type is buried 
_LC2_D11 = LCELL( _EQ045);
  _EQ045 =  _EC6_C &  _LC1_D11 &  _LC1_D13
         # !_EC6_C & !_LC1_D11 &  _LC1_D13
         #  _EC6_C & !_LC1_D11 & !_LC1_D13
         # !_EC6_C &  _LC1_D11 & !_LC1_D13;

-- Node name is '|UP1B:20|LPM_ADD_SUB:722|addcore:adder|:187' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC4_D6', type is buried 
_LC4_D6  = LCELL( _EQ046);
  _EQ046 =  _EC3_C &  _LC2_D6 &  _LC3_D6
         # !_EC3_C & !_LC2_D6 &  _LC3_D6
         #  _EC3_C & !_LC2_D6 & !_LC3_D6
         # !_EC3_C &  _LC2_D6 & !_LC3_D6;

-- Node name is '|UP1B:20|LPM_ADD_SUB:722|addcore:adder|:188' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_D10', type is buried 
_LC3_D10 = LCELL( _EQ047);
  _EQ047 =  _EC7_C &  _LC1_D6 &  _LC1_D10
         # !_EC7_C &  _LC1_D6 & !_LC1_D10
         #  _EC7_C & !_LC1_D6 & !_LC1_D10
         # !_EC7_C & !_LC1_D6 &  _LC1_D10;

-- Node name is '|UP1B:20|LPM_ADD_SUB:722|addcore:adder|:189' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC4_D17', type is buried 
_LC4_D17 = LCELL( _EQ048);
  _EQ048 =  _EC8_C &  _LC2_D17 &  _LC3_D17
         # !_EC8_C & !_LC2_D17 &  _LC3_D17
         #  _EC8_C & !_LC2_D17 & !_LC3_D17
         # !_EC8_C &  _LC2_D17 & !_LC3_D17;

-- Node name is '|UP1B:20|LPM_ADD_SUB:722|addcore:adder|:190' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC1_C17', type is buried 
_LC1_C17 = LCELL( _EQ049);
  _EQ049 =  _EC5_C &  _LC1_D17 &  _LC4_C17
         # !_EC5_C &  _LC1_D17 & !_LC4_C17
         #  _EC5_C & !_LC1_D17 & !_LC4_C17
         # !_EC5_C & !_LC1_D17 &  _LC4_C17;

-- Node name is '|UP1B:20|LPM_ADD_SUB:722|addcore:adder|:191' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC4_C14', type is buried 
_LC4_C14 = LCELL( _EQ050);
  _EQ050 =  _EC4_C &  _LC2_C14 &  _LC3_C14
         # !_EC4_C & !_LC2_C14 &  _LC3_C14
         #  _EC4_C & !_LC2_C14 & !_LC3_C14
         # !_EC4_C &  _LC2_C14 & !_LC3_C14;

-- Node name is '|UP1B:20|LPM_ADD_SUB:722|addcore:adder|:192' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC2_C23', type is buried 
_LC2_C23 = LCELL( _EQ051);
  _EQ051 =  _EC1_C &  _LC1_C14 &  _LC7_C23
         # !_EC1_C &  _LC1_C14 & !_LC7_C23
         #  _EC1_C & !_LC1_C14 & !_LC7_C23
         # !_EC1_C & !_LC1_C14 &  _LC7_C23;

-- Node name is '|UP1B:20|LPM_COMPARE:598|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|~39~1' from file "cmpchain.tdf" line 868, column 31
-- Equation name is '_LC8_G18', type is buried 
-- synthesized logic cell 
_LC8_G18 = LCELL( _EQ052);
  _EQ052 = !_EC1_C & !_EC3_C & !_EC7_C;

-- Node name is '|UP1B:20|LPM_COMPARE:598|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|:39' from file "cmpchain.tdf" line 868, column 31
-- Equation name is '_LC5_G15', type is buried 
_LC5_G15 = LCELL( _EQ053);
  _EQ053 = !_EC4_C & !_EC5_C & !_EC8_C &  _LC8_G18;

-- Node name is '|UP1B:20|:78' = '|UP1B:20|MAR0' 
-- Equation name is '_LC8_C9', type is buried 
_LC8_C9  = DFFE( _EQ054, GLOBAL( clk),  VCC,  VCC, !_LC2_C8);
  _EQ054 =  _LC1_A21 &  _LC6_C9
         #  _LC1_A21 &  _LC1_C4;

-- Node name is '|UP1B:20|:77' = '|UP1B:20|MAR1' 
-- Equation name is '_LC2_G16', type is buried 
_LC2_G16 = DFFE( _EQ055, GLOBAL( clk),  VCC,  VCC, !_LC2_C8);
  _EQ055 =  _LC1_A21 &  _LC1_G1
         #  _LC1_A21 &  _LC8_G16;

-- Node name is '|UP1B:20|:76' = '|UP1B:20|MAR2' 
-- Equation name is '_LC2_C37', type is buried 
_LC2_C37 = DFFE( _EQ056, GLOBAL( clk),  VCC,  VCC, !_LC2_C8);
  _EQ056 =  _LC1_A21 &  _LC7_C24
         #  _LC1_A21 &  _LC8_C37;

-- Node name is '|UP1B:20|:75' = '|UP1B:20|MAR3' 
-- Equation name is '_LC6_C12', type is buried 
_LC6_C12 = DFFE( _EQ057, GLOBAL( clk),  VCC,  VCC, !_LC2_C8);
  _EQ057 =  _LC1_A21 &  _LC7_C12
         #  _LC1_A21 &  _LC1_C20;

-- Node name is '|UP1B:20|:74' = '|UP1B:20|MAR4' 
-- Equation name is '_LC4_C22', type is buried 
_LC4_C22 = DFFE( _EQ058, GLOBAL( clk),  VCC,  VCC, !_LC2_C8);
  _EQ058 =  _LC1_A21 &  _LC8_C22
         #  _LC1_A21 &  _LC2_C5;

-- Node name is '|UP1B:20|:73' = '|UP1B:20|MAR5' 
-- Equation name is '_LC4_C25', type is buried 
_LC4_C25 = DFFE( _EQ059, GLOBAL( clk),  VCC,  VCC, !_LC2_C8);
  _EQ059 =  _LC1_A21 &  _LC1_C22
         #  _LC1_A21 &  _LC8_C25;

-- Node name is '|UP1B:20|:72' = '|UP1B:20|MAR6' 
-- Equation name is '_LC1_C9', type is buried 
_LC1_C9  = DFFE( _EQ060, GLOBAL( clk),  VCC,  VCC, !_LC2_C8);
  _EQ060 =  _LC1_A21 &  _LC7_C9
         #  _LC1_A21 &  _LC1_C2;

-- Node name is '|UP1B:20|:71' = '|UP1B:20|MAR7' 
-- Equation name is '_LC2_C6', type is buried 
_LC2_C6  = DFFE( _EQ061, GLOBAL( clk),  VCC,  VCC, !_LC2_C8);
  _EQ061 =  _LC1_A21 &  _LC1_C6
         #  _LC1_A21 &  _LC1_C1;

-- Node name is '|UP1B:20|:70' = '|UP1B:20|PC0' 
-- Equation name is '_LC4_C4', type is buried 
_LC4_C4  = DFFE( _EQ062, GLOBAL( clk),  VCC,  VCC, !_LC1_C24);
  _EQ062 =  _LC4_A21 &  _LC7_C4;

-- Node name is '|UP1B:20|:69' = '|UP1B:20|PC1' 
-- Equation name is '_LC3_G16', type is buried 
_LC3_G16 = DFFE( _EQ063, GLOBAL( clk),  VCC,  VCC, !_LC1_C24);
  _EQ063 =  _LC4_A21 &  _LC6_G16;

-- Node name is '|UP1B:20|:68' = '|UP1B:20|PC2' 
-- Equation name is '_LC1_C37', type is buried 
_LC1_C37 = DFFE( _EQ064, GLOBAL( clk),  VCC,  VCC, !_LC1_C24);
  _EQ064 =  _LC4_A21 &  _LC6_C37;

-- Node name is '|UP1B:20|:67' = '|UP1B:20|PC3' 
-- Equation name is '_LC2_C20', type is buried 
_LC2_C20 = DFFE( _EQ065, GLOBAL( clk),  VCC,  VCC, !_LC1_C24);
  _EQ065 =  _LC4_A21 &  _LC7_C20;

-- Node name is '|UP1B:20|:66' = '|UP1B:20|PC4' 
-- Equation name is '_LC8_C5', type is buried 
_LC8_C5  = DFFE( _EQ066, GLOBAL( clk),  VCC,  VCC, !_LC1_C24);
  _EQ066 =  _LC4_A21 &  _LC7_C5;

-- Node name is '|UP1B:20|:65' = '|UP1B:20|PC5' 
-- Equation name is '_LC1_C25', type is buried 
_LC1_C25 = DFFE( _EQ067, GLOBAL( clk),  VCC,  VCC, !_LC1_C24);
  _EQ067 =  _LC4_A21 &  _LC6_C25;

-- Node name is '|UP1B:20|:64' = '|UP1B:20|PC6' 
-- Equation name is '_LC5_C2', type is buried 
_LC5_C2  = DFFE( _EQ068, GLOBAL( clk),  VCC,  VCC, !_LC1_C24);
  _EQ068 =  _LC4_A21 &  _LC7_C2;

-- Node name is '|UP1B:20|:63' = '|UP1B:20|PC7' 
-- Equation name is '_LC7_C1', type is buried 
_LC7_C1  = DFFE( _EQ069, GLOBAL( clk),  VCC,  VCC, !_LC1_C24);
  _EQ069 =  _LC4_A21 &  _LC6_C1;

-- Node name is '|UP1B:20|state~1' 
-- Equation name is '_LC7_G15', type is buried 
_LC7_G15 = DFFE( _EQ070, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);
  _EQ070 =  _EC2_C &  _EC6_C &  _LC2_G1 &  _LC5_G15;

-- Node name is '|UP1B:20|state~2' 
-- Equation name is '_LC1_C10', type is buried 
_LC1_C10 = DFFE( _LC6_C4, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);

-- Node name is '|UP1B:20|state~3~fit~out1' 
-- Equation name is '_LC3_C4', type is buried 
-- synthesized logic cell 
_LC3_C4  = LCELL( _LC1_C26);

-- Node name is '|UP1B:20|state~3~fit~out2' 
-- Equation name is '_LC6_C4', type is buried 
-- synthesized logic cell 
_LC6_C4  = LCELL( _LC1_C26);

-- Node name is '|UP1B:20|state~3' 
-- Equation name is '_LC1_C26', type is buried 
_LC1_C26 = DFFE( _LC4_G23, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);

-- Node name is '|UP1B:20|state~4~fit~out1' 
-- Equation name is '_LC2_G23', type is buried 
-- synthesized logic cell 
_LC2_G23 = LCELL( _LC3_G15);

-- Node name is '|UP1B:20|state~4~fit~out2' 
-- Equation name is '_LC4_G23', type is buried 
-- synthesized logic cell 
_LC4_G23 = LCELL( _LC3_G15);

-- Node name is '|UP1B:20|state~4' 
-- Equation name is '_LC3_G15', type is buried 
_LC3_G15 = DFFE( _EQ071, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);
  _EQ071 =  _EC2_C & !_EC6_C &  _LC4_G1 &  _LC5_G15;

-- Node name is '|UP1B:20|state~5' 
-- Equation name is '_LC6_G15', type is buried 
_LC6_G15 = DFFE( _EQ072, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);
  _EQ072 = !_EC2_C &  _EC6_C &  _LC2_G1 &  _LC5_G15;

-- Node name is '|UP1B:20|state~6' 
-- Equation name is '_LC4_G15', type is buried 
_LC4_G15 = DFFE( _EQ073, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);
  _EQ073 = !_EC2_C & !_EC6_C &  _LC2_G1 &  _LC5_G15;

-- Node name is '|UP1B:20|state~8~fit~out1' 
-- Equation name is '_LC4_G1', type is buried 
-- synthesized logic cell 
_LC4_G1  = LCELL( _LC2_G15);

-- Node name is '|UP1B:20|state~8~fit~out2' 
-- Equation name is '_LC2_G1', type is buried 
-- synthesized logic cell 
_LC2_G1  = LCELL( _LC2_G15);

-- Node name is '|UP1B:20|state~8' 
-- Equation name is '_LC2_G15', type is buried 
_LC2_G15 = DFFE( _EQ074, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);
  _EQ074 =  _LC2_G15 & !_LC5_G15
         #  _LC8_G15
         #  _LC4_G15;

-- Node name is '|UP1B:20|state~9~fit~out1' 
-- Equation name is '_LC1_A21', type is buried 
-- synthesized logic cell 
_LC1_A21 = LCELL( _LC2_A21);

-- Node name is '|UP1B:20|state~9~fit~out2' 
-- Equation name is '_LC4_A21', type is buried 
-- synthesized logic cell 
_LC4_A21 = LCELL( _LC2_A21);

-- Node name is '|UP1B:20|state~9~2' 
-- Equation name is '_LC2_C22', type is buried 
-- synthesized logic cell 
!_LC2_C22 = _LC2_C22~NOT;
_LC2_C22~NOT = LCELL( _EQ075);
  _EQ075 =  _LC4_G1
         #  _LC4_G15
         # !_LC1_A21;

-- Node name is '|UP1B:20|state~9~3' 
-- Equation name is '_LC4_C12', type is buried 
-- synthesized logic cell 
_LC4_C12 = LCELL( _EQ076);
  _EQ076 =  _LC2_G23 & !_LC4_G1 & !_LC4_G15;

-- Node name is '|UP1B:20|state~9' 
-- Equation name is '_LC2_A21', type is buried 
_LC2_A21 = DFFE( VCC, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);

-- Node name is '|UP1B:20|:3' 
-- Equation name is '_LC1_C23', type is buried 
_LC1_C23 = DFFE( _LC8_C23, GLOBAL( clk),  VCC,  VCC, !_LC2_C8);

-- Node name is '|UP1B:20|:5' 
-- Equation name is '_LC8_C8', type is buried 
_LC8_C8  = DFFE( _LC1_C8, GLOBAL( clk),  VCC,  VCC, !_LC2_C8);

-- Node name is '|UP1B:20|:7' 
-- Equation name is '_LC7_C17', type is buried 
_LC7_C17 = DFFE( _LC8_C17, GLOBAL( clk),  VCC,  VCC, !_LC2_C8);

-- Node name is '|UP1B:20|:9' 
-- Equation name is '_LC2_D24', type is buried 
_LC2_D24 = DFFE( _LC7_D24, GLOBAL( clk),  VCC,  VCC, !_LC2_C8);

-- Node name is '|UP1B:20|:11' 
-- Equation name is '_LC2_D10', type is buried 
_LC2_D10 = DFFE( _LC8_D10, GLOBAL( clk),  VCC,  VCC, !_LC2_C8);

-- Node name is '|UP1B:20|:13' 
-- Equation name is '_LC1_D24', type is buried 
_LC1_D24 = DFFE( _LC6_D24, GLOBAL( clk),  VCC,  VCC, !_LC2_C8);

-- Node name is '|UP1B:20|:15' 
-- Equation name is '_LC4_D11', type is buried 
_LC4_D11 = DFFE( _LC8_D11, GLOBAL( clk),  VCC,  VCC, !_LC2_C8);

-- Node name is '|UP1B:20|:17' 
-- Equation name is '_LC4_D24', type is buried 
_LC4_D24 = DFFE( _LC5_D24, GLOBAL( clk),  VCC,  VCC, !_LC2_C8);

-- Node name is '|UP1B:20|:19' 
-- Equation name is '_LC2_D21', type is buried 
_LC2_D21 = DFFE( _LC8_D21, GLOBAL( clk),  VCC,  VCC, !_LC2_C8);

-- Node name is '|UP1B:20|:21' 
-- Equation name is '_LC8_D24', type is buried 
_LC8_D24 = DFFE( _LC3_D24, GLOBAL( clk),  VCC,  VCC, !_LC2_C8);

-- Node name is '|UP1B:20|:23' 
-- Equation name is '_LC8_D18', type is buried 
_LC8_D18 = DFFE( _LC7_D18, GLOBAL( clk),  VCC,  VCC, !_LC2_C8);

-- Node name is '|UP1B:20|:25' 
-- Equation name is '_LC6_G23', type is buried 
_LC6_G23 = DFFE( _LC8_G23, GLOBAL( clk),  VCC,  VCC, !_LC2_C8);

-- Node name is '|UP1B:20|:27' 
-- Equation name is '_LC8_G17', type is buried 
_LC8_G17 = DFFE( _LC7_G17, GLOBAL( clk),  VCC,  VCC, !_LC2_C8);

-- Node name is '|UP1B:20|:29' 
-- Equation name is '_LC1_G23', type is buried 
_LC1_G23 = DFFE( _LC7_G23, GLOBAL( clk),  VCC,  VCC, !_LC2_C8);

-- Node name is '|UP1B:20|:31' 
-- Equation name is '_LC1_G4', type is buried 
_LC1_G4  = DFFE( _LC8_G4, GLOBAL( clk),  VCC,  VCC, !_LC2_C8);

-- Node name is '|UP1B:20|:33' 
-- Equation name is '_LC3_G23', type is buried 
_LC3_G23 = DFFE( _LC5_G23, GLOBAL( clk),  VCC,  VCC, !_LC2_C8);

-- Node name is '|UP1B:20|:59' 
-- Equation name is '_LC5_C12', type is buried 
_LC5_C12 = DFFE( _EQ077, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);
  _EQ077 =  _LC5_C12
         # !_LC1_A21;

-- Node name is '|UP1B:20|:61' 
-- Equation name is '_LC1_C12', type is buried 
_LC1_C12 = DFFE( _EQ078, GLOBAL( clk),  VCC,  VCC, !_LC2_C8);
  _EQ078 =  _LC1_A21 &  _LC3_C12
         #  _LC1_A21 &  _LC4_C12;

-- Node name is '|UP1B:20|~1167~1' 
-- Equation name is '_LC8_C23', type is buried 
-- synthesized logic cell 
_LC8_C23 = LCELL( _EQ079);
  _EQ079 =  _LC2_C22 &  _LC2_G23 &  _LC7_C23
         #  _LC1_C23 & !_LC2_C22
         #  _LC1_C23 & !_LC2_G23;

-- Node name is '|UP1B:20|~1194~1' 
-- Equation name is '_LC1_C8', type is buried 
-- synthesized logic cell 
_LC1_C8  = LCELL( _EQ080);
  _EQ080 =  _LC2_C14 &  _LC2_C22 &  _LC2_G23
         # !_LC2_C22 &  _LC8_C8
         # !_LC2_G23 &  _LC8_C8;

-- Node name is '|UP1B:20|~1221~1' 
-- Equation name is '_LC8_C17', type is buried 
-- synthesized logic cell 
_LC8_C17 = LCELL( _EQ081);
  _EQ081 =  _LC2_C22 &  _LC2_G23 &  _LC4_C17
         # !_LC2_C22 &  _LC7_C17
         # !_LC2_G23 &  _LC7_C17;

-- Node name is '|UP1B:20|~1248~1' 
-- Equation name is '_LC7_D24', type is buried 
-- synthesized logic cell 
_LC7_D24 = LCELL( _EQ082);
  _EQ082 =  _LC2_C22 &  _LC2_D17 &  _LC2_G23
         # !_LC2_C22 &  _LC2_D24
         #  _LC2_D24 & !_LC2_G23;

-- Node name is '|UP1B:20|~1275~1' 
-- Equation name is '_LC8_D10', type is buried 
-- synthesized logic cell 
_LC8_D10 = LCELL( _EQ083);
  _EQ083 =  _LC1_D10 &  _LC2_C22 &  _LC2_G23
         # !_LC2_C22 &  _LC2_D10
         #  _LC2_D10 & !_LC2_G23;

-- Node name is '|UP1B:20|~1302~1' 
-- Equation name is '_LC6_D24', type is buried 
-- synthesized logic cell 
_LC6_D24 = LCELL( _EQ084);
  _EQ084 =  _LC2_C22 &  _LC2_D6 &  _LC2_G23
         #  _LC1_D24 & !_LC2_C22
         #  _LC1_D24 & !_LC2_G23;

-- Node name is '|UP1B:20|~1329~1' 
-- Equation name is '_LC8_D11', type is buried 
-- synthesized logic cell 
_LC8_D11 = LCELL( _EQ085);
  _EQ085 =  _LC1_D11 &  _LC2_C22 &  _LC2_G23
         # !_LC2_C22 &  _LC4_D11
         # !_LC2_G23 &  _LC4_D11;

-- Node name is '|UP1B:20|~1356~1' 
-- Equation name is '_LC5_D24', type is buried 
-- synthesized logic cell 
_LC5_D24 = LCELL( _EQ086);
  _EQ086 =  _LC2_C22 &  _LC2_D13 &  _LC2_G23
         # !_LC2_C22 &  _LC4_D24
         # !_LC2_G23 &  _LC4_D24;

-- Node name is '|UP1B:20|~1383~1' 
-- Equation name is '_LC8_D21', type is buried 
-- synthesized logic cell 
_LC8_D21 = LCELL( _EQ087);
  _EQ087 =  _LC1_D21 &  _LC2_C22 &  _LC2_G23
         # !_LC2_C22 &  _LC2_D21
         #  _LC2_D21 & !_LC2_G23;

-- Node name is '|UP1B:20|~1410~1' 
-- Equation name is '_LC3_D24', type is buried 
-- synthesized logic cell 
_LC3_D24 = LCELL( _EQ088);
  _EQ088 =  _LC2_C22 &  _LC2_G23 &  _LC5_D23
         # !_LC2_C22 &  _LC8_D24
         # !_LC2_G23 &  _LC8_D24;

-- Node name is '|UP1B:20|~1437~1' 
-- Equation name is '_LC7_D18', type is buried 
-- synthesized logic cell 
_LC7_D18 = LCELL( _EQ089);
  _EQ089 =  _LC1_D18 &  _LC2_C22 &  _LC2_G23
         # !_LC2_C22 &  _LC8_D18
         # !_LC2_G23 &  _LC8_D18;

-- Node name is '|UP1B:20|~1464~1' 
-- Equation name is '_LC8_G23', type is buried 
-- synthesized logic cell 
_LC8_G23 = LCELL( _EQ090);
  _EQ090 =  _LC2_C22 &  _LC2_G23 &  _LC8_G12
         # !_LC2_C22 &  _LC6_G23
         # !_LC2_G23 &  _LC6_G23;

-- Node name is '|UP1B:20|~1491~1' 
-- Equation name is '_LC7_G17', type is buried 
-- synthesized logic cell 
_LC7_G17 = LCELL( _EQ091);
  _EQ091 =  _LC1_G17 &  _LC2_C22 &  _LC2_G23
         # !_LC2_C22 &  _LC8_G17
         # !_LC2_G23 &  _LC8_G17;

-- Node name is '|UP1B:20|~1518~1' 
-- Equation name is '_LC7_G23', type is buried 
-- synthesized logic cell 
_LC7_G23 = LCELL( _EQ092);
  _EQ092 =  _LC2_C22 &  _LC2_G7 &  _LC2_G23
         #  _LC1_G23 & !_LC2_C22
         #  _LC1_G23 & !_LC2_G23;

-- Node name is '|UP1B:20|~1545~1' 
-- Equation name is '_LC8_G4', type is buried 
-- synthesized logic cell 
_LC8_G4  = LCELL( _EQ093);
  _EQ093 =  _LC2_C22 &  _LC2_G4 &  _LC2_G23
         #  _LC1_G4 & !_LC2_C22
         #  _LC1_G4 & !_LC2_G23;

-- Node name is '|UP1B:20|~1572~1' 
-- Equation name is '_LC5_G23', type is buried 
-- synthesized logic cell 
_LC5_G23 = LCELL( _EQ094);
  _EQ094 =  _LC2_C22 &  _LC2_G23 &  _LC2_G25
         # !_LC2_C22 &  _LC3_G23
         # !_LC2_G23 &  _LC3_G23;

-- Node name is '|UP1B:20|:1813' 
-- Equation name is '_LC1_C6', type is buried 
_LC1_C6  = LCELL( _EQ095);
  _EQ095 =  _EC1_G &  _LC4_G1;

-- Node name is '|UP1B:20|~1815~1' 
-- Equation name is '_LC5_C24', type is buried 
-- synthesized logic cell 
_LC5_C24 = LCELL( _EQ096);
  _EQ096 = !_LC4_A21 &  _LC8_C24
         # !_LC2_G1 &  _LC8_C24
         #  _EC1_G &  _LC2_G1 &  _LC4_A21;

-- Node name is '|UP1B:20|:1840' 
-- Equation name is '_LC7_C9', type is buried 
_LC7_C9  = LCELL( _EQ097);
  _EQ097 =  _EC2_G &  _LC4_G1;

-- Node name is '|UP1B:20|~1842~1' 
-- Equation name is '_LC4_C9', type is buried 
-- synthesized logic cell 
_LC4_C9  = LCELL( _EQ098);
  _EQ098 =  _LC3_C9 & !_LC4_A21
         # !_LC2_G1 &  _LC3_C9
         #  _EC2_G &  _LC2_G1 &  _LC4_A21;

-- Node name is '|UP1B:20|:1867' 
-- Equation name is '_LC1_C22', type is buried 
_LC1_C22 = LCELL( _EQ099);
  _EQ099 =  _EC6_G &  _LC4_G1;

-- Node name is '|UP1B:20|~1869~1' 
-- Equation name is '_LC7_C22', type is buried 
-- synthesized logic cell 
_LC7_C22 = LCELL( _EQ100);
  _EQ100 = !_LC4_A21 &  _LC5_C22
         # !_LC2_G1 &  _LC5_C22
         #  _EC6_G &  _LC2_G1 &  _LC4_A21;

-- Node name is '|UP1B:20|:1894' 
-- Equation name is '_LC8_C22', type is buried 
_LC8_C22 = LCELL( _EQ101);
  _EQ101 =  _EC7_G &  _LC4_G1;

-- Node name is '|UP1B:20|~1896~1' 
-- Equation name is '_LC6_C22', type is buried 
-- synthesized logic cell 
_LC6_C22 = LCELL( _EQ102);
  _EQ102 =  _LC3_C22 & !_LC4_A21
         # !_LC2_G1 &  _LC3_C22
         #  _EC7_G &  _LC2_G1 &  _LC4_A21;

-- Node name is '|UP1B:20|:1921' 
-- Equation name is '_LC7_C12', type is buried 
_LC7_C12 = LCELL( _EQ103);
  _EQ103 =  _EC3_G &  _LC4_G1;

-- Node name is '|UP1B:20|~1923~1' 
-- Equation name is '_LC4_C24', type is buried 
-- synthesized logic cell 
_LC4_C24 = LCELL( _EQ104);
  _EQ104 = !_LC4_A21 &  _LC6_C24
         # !_LC2_G1 &  _LC6_C24
         #  _EC3_G &  _LC2_G1 &  _LC4_A21;

-- Node name is '|UP1B:20|:1948' 
-- Equation name is '_LC7_C24', type is buried 
_LC7_C24 = LCELL( _EQ105);
  _EQ105 =  _EC4_G &  _LC4_G1;

-- Node name is '|UP1B:20|~1950~1' 
-- Equation name is '_LC2_C24', type is buried 
-- synthesized logic cell 
_LC2_C24 = LCELL( _EQ106);
  _EQ106 =  _LC3_C24 & !_LC4_A21
         # !_LC2_G1 &  _LC3_C24
         #  _EC4_G &  _LC2_G1 &  _LC4_A21;

-- Node name is '|UP1B:20|:1975' 
-- Equation name is '_LC1_G1', type is buried 
_LC1_G1  = LCELL( _EQ107);
  _EQ107 =  _EC5_G &  _LC4_G1;

-- Node name is '|UP1B:20|~1977~1' 
-- Equation name is '_LC4_G4', type is buried 
-- synthesized logic cell 
_LC4_G4  = LCELL( _EQ108);
  _EQ108 = !_LC4_A21 &  _LC5_G4
         # !_LC2_G1 &  _LC5_G4
         #  _EC5_G &  _LC2_G1 &  _LC4_A21;

-- Node name is '|UP1B:20|:2002' 
-- Equation name is '_LC6_C9', type is buried 
_LC6_C9  = LCELL( _EQ109);
  _EQ109 =  _EC8_G &  _LC4_G1;

-- Node name is '|UP1B:20|~2004~1' 
-- Equation name is '_LC2_C9', type is buried 
-- synthesized logic cell 
_LC2_C9  = LCELL( _EQ110);
  _EQ110 = !_LC4_A21 &  _LC5_C9
         # !_LC2_G1 &  _LC5_C9
         #  _EC8_G &  _LC2_G1 &  _LC4_A21;

-- Node name is '|UP1B:20|~2019~1' 
-- Equation name is '_LC3_C1', type is buried 
-- synthesized logic cell 
_LC3_C1  = LCELL( _EQ111);
  _EQ111 =  _LC2_C1
         #  _LC6_C4 &  _LC7_C1;

-- Node name is '|UP1B:20|:2021' 
-- Equation name is '_LC2_C1', type is buried 
_LC2_C1  = LCELL( _EQ112);
  _EQ112 = !_LC1_G15 & !_LC6_C4 &  _LC8_C24
         #  _LC1_G15 & !_LC6_C4 &  _LC7_C1;

-- Node name is '|UP1B:20|~2025~1' 
-- Equation name is '_LC4_C1', type is buried 
-- synthesized logic cell 
_LC4_C1  = LCELL( _EQ113);
  _EQ113 =  _LC3_C1 & !_LC4_G15 & !_LC4_G23
         #  _LC4_G23 &  _LC7_C1
         #  _LC4_G15 &  _LC7_C1;

-- Node name is '|UP1B:20|~2028~1' 
-- Equation name is '_LC6_C1', type is buried 
-- synthesized logic cell 
_LC6_C1  = LCELL( _EQ114);
  _EQ114 = !_LC2_G1 &  _LC4_C1
         #  _LC2_G1 &  _LC5_C1;

-- Node name is '|UP1B:20|~2046~1' 
-- Equation name is '_LC3_C2', type is buried 
-- synthesized logic cell 
_LC3_C2  = LCELL( _EQ115);
  _EQ115 =  _LC2_C2
         #  _LC5_C2 &  _LC6_C4;

-- Node name is '|UP1B:20|:2048' 
-- Equation name is '_LC2_C2', type is buried 
_LC2_C2  = LCELL( _EQ116);
  _EQ116 = !_LC1_G15 &  _LC3_C9 & !_LC6_C4
         #  _LC1_G15 &  _LC5_C2 & !_LC6_C4;

-- Node name is '|UP1B:20|~2052~1' 
-- Equation name is '_LC4_C2', type is buried 
-- synthesized logic cell 
_LC4_C2  = LCELL( _EQ117);
  _EQ117 =  _LC3_C2 & !_LC4_G15 & !_LC4_G23
         #  _LC4_G23 &  _LC5_C2
         #  _LC4_G15 &  _LC5_C2;

-- Node name is '|UP1B:20|~2055~1' 
-- Equation name is '_LC7_C2', type is buried 
-- synthesized logic cell 
_LC7_C2  = LCELL( _EQ118);
  _EQ118 = !_LC2_G1 &  _LC4_C2
         #  _LC2_G1 &  _LC5_C2 & !_LC6_C2
         #  _LC2_G1 & !_LC5_C2 &  _LC6_C2;

-- Node name is '|UP1B:20|~2073~1' 
-- Equation name is '_LC3_C25', type is buried 
-- synthesized logic cell 
_LC3_C25 = LCELL( _EQ119);
  _EQ119 =  _LC2_C25
         #  _LC1_C25 &  _LC6_C4;

-- Node name is '|UP1B:20|:2075' 
-- Equation name is '_LC2_C25', type is buried 
_LC2_C25 = LCELL( _EQ120);
  _EQ120 = !_LC1_G15 &  _LC5_C22 & !_LC6_C4
         #  _LC1_C25 &  _LC1_G15 & !_LC6_C4;

-- Node name is '|UP1B:20|~2079~1' 
-- Equation name is '_LC5_C25', type is buried 
-- synthesized logic cell 
_LC5_C25 = LCELL( _EQ121);
  _EQ121 =  _LC3_C25 & !_LC4_G15 & !_LC4_G23
         #  _LC1_C25 &  _LC4_G23
         #  _LC1_C25 &  _LC4_G15;

-- Node name is '|UP1B:20|~2082~1' 
-- Equation name is '_LC6_C25', type is buried 
-- synthesized logic cell 
_LC6_C25 = LCELL( _EQ122);
  _EQ122 =  _LC1_C25 &  _LC2_G1 & !_LC4_C5
         # !_LC1_C25 &  _LC2_G1 &  _LC4_C5
         # !_LC2_G1 &  _LC5_C25;

-- Node name is '|UP1B:20|~2100~1' 
-- Equation name is '_LC3_C5', type is buried 
-- synthesized logic cell 
_LC3_C5  = LCELL( _EQ123);
  _EQ123 =  _LC1_C5
         #  _LC6_C4 &  _LC8_C5;

-- Node name is '|UP1B:20|:2102' 
-- Equation name is '_LC1_C5', type is buried 
_LC1_C5  = LCELL( _EQ124);
  _EQ124 = !_LC1_G15 &  _LC3_C22 & !_LC6_C4
         #  _LC1_G15 & !_LC6_C4 &  _LC8_C5;

-- Node name is '|UP1B:20|~2106~1' 
-- Equation name is '_LC5_C5', type is buried 
-- synthesized logic cell 
_LC5_C5  = LCELL( _EQ125);
  _EQ125 =  _LC3_C5 & !_LC4_G15 & !_LC4_G23
         #  _LC4_G23 &  _LC8_C5
         #  _LC4_G15 &  _LC8_C5;

-- Node name is '|UP1B:20|~2109~1' 
-- Equation name is '_LC7_C5', type is buried 
-- synthesized logic cell 
_LC7_C5  = LCELL( _EQ126);
  _EQ126 = !_LC2_G1 &  _LC5_C5
         #  _LC2_G1 & !_LC6_C5 &  _LC8_C5
         #  _LC2_G1 &  _LC6_C5 & !_LC8_C5;

-- Node name is '|UP1B:20|~2127~1' 
-- Equation name is '_LC4_C20', type is buried 
-- synthesized logic cell 
_LC4_C20 = LCELL( _EQ127);
  _EQ127 =  _LC3_C20
         #  _LC2_C20 &  _LC6_C4;

-- Node name is '|UP1B:20|:2129' 
-- Equation name is '_LC3_C20', type is buried 
_LC3_C20 = LCELL( _EQ128);
  _EQ128 = !_LC1_G15 & !_LC6_C4 &  _LC6_C24
         #  _LC1_G15 &  _LC2_C20 & !_LC6_C4;

-- Node name is '|UP1B:20|~2133~1' 
-- Equation name is '_LC5_C20', type is buried 
-- synthesized logic cell 
_LC5_C20 = LCELL( _EQ129);
  _EQ129 =  _LC4_C20 & !_LC4_G15 & !_LC4_G23
         #  _LC2_C20 &  _LC4_G23
         #  _LC2_C20 &  _LC4_G15;

-- Node name is '|UP1B:20|~2136~1' 
-- Equation name is '_LC7_C20', type is buried 
-- synthesized logic cell 
_LC7_C20 = LCELL( _EQ130);
  _EQ130 = !_LC2_G1 &  _LC5_C20
         #  _LC2_C20 &  _LC2_G1 & !_LC6_C20
         # !_LC2_C20 &  _LC2_G1 &  _LC6_C20;

-- Node name is '|UP1B:20|~2154~1' 
-- Equation name is '_LC4_C37', type is buried 
-- synthesized logic cell 
_LC4_C37 = LCELL( _EQ131);
  _EQ131 =  _LC3_C37
         #  _LC1_C37 &  _LC6_C4;

-- Node name is '|UP1B:20|:2156' 
-- Equation name is '_LC3_C37', type is buried 
_LC3_C37 = LCELL( _EQ132);
  _EQ132 = !_LC1_G15 &  _LC3_C24 & !_LC6_C4
         #  _LC1_C37 &  _LC1_G15 & !_LC6_C4;

-- Node name is '|UP1B:20|~2160~1' 
-- Equation name is '_LC5_C37', type is buried 
-- synthesized logic cell 
_LC5_C37 = LCELL( _EQ133);
  _EQ133 =  _LC4_C37 & !_LC4_G15 & !_LC4_G23
         #  _LC1_C37 &  _LC4_G23
         #  _LC1_C37 &  _LC4_G15;

-- Node name is '|UP1B:20|~2163~1' 
-- Equation name is '_LC6_C37', type is buried 
-- synthesized logic cell 
_LC6_C37 = LCELL( _EQ134);
  _EQ134 =  _LC1_C37 & !_LC1_G16 &  _LC2_G1
         # !_LC1_C37 &  _LC1_G16 &  _LC2_G1
         # !_LC2_G1 &  _LC5_C37;

-- Node name is '|UP1B:20|~2181~1' 
-- Equation name is '_LC4_G16', type is buried 
-- synthesized logic cell 
_LC4_G16 = LCELL( _EQ135);
  _EQ135 =  _LC3_G4
         #  _LC3_G16 &  _LC6_C4;

-- Node name is '|UP1B:20|:2183' 
-- Equation name is '_LC3_G4', type is buried 
_LC3_G4  = LCELL( _EQ136);
  _EQ136 = !_LC1_G15 &  _LC5_G4 & !_LC6_C4
         #  _LC1_G15 &  _LC3_G16 & !_LC6_C4;

-- Node name is '|UP1B:20|~2187~1' 
-- Equation name is '_LC5_G16', type is buried 
-- synthesized logic cell 
_LC5_G16 = LCELL( _EQ137);
  _EQ137 = !_LC4_G15 &  _LC4_G16 & !_LC4_G23
         #  _LC3_G16 &  _LC4_G23
         #  _LC3_G16 &  _LC4_G15;

-- Node name is '|UP1B:20|~2190~1' 
-- Equation name is '_LC6_G16', type is buried 
-- synthesized logic cell 
_LC6_G16 = LCELL( _EQ138);
  _EQ138 = !_LC2_G1 &  _LC5_G16
         #  _LC2_G1 &  _LC3_G16 & !_LC4_C4
         #  _LC2_G1 & !_LC3_G16 &  _LC4_C4;

-- Node name is '|UP1B:20|~2210~1' 
-- Equation name is '_LC1_G15', type is buried 
-- synthesized logic cell 
_LC1_G15 = LCELL( _EQ139);
  _EQ139 =  _LC1_C10
         #  _LC6_G15
         # !_LC7_G15;

-- Node name is '|UP1B:20|~2210~2' 
-- Equation name is '_LC2_C4', type is buried 
-- synthesized logic cell 
_LC2_C4  = LCELL( _EQ140);
  _EQ140 = !_LC1_G15 &  _LC5_C9
         #  _LC1_G15 &  _LC4_C4;

-- Node name is '|UP1B:20|~2222~1' 
-- Equation name is '_LC5_C4', type is buried 
-- synthesized logic cell 
_LC5_C4  = LCELL( _EQ141);
  _EQ141 =  _LC2_C4 & !_LC4_G23 & !_LC6_C4
         #  _LC4_C4 &  _LC4_G23
         #  _LC4_C4 &  _LC6_C4;

-- Node name is '|UP1B:20|~2222~2' 
-- Equation name is '_LC7_C4', type is buried 
-- synthesized logic cell 
_LC7_C4  = LCELL( _EQ142);
  _EQ142 = !_LC2_G1 & !_LC4_G15 &  _LC5_C4
         # !_LC2_G1 &  _LC4_C4 &  _LC4_G15
         #  _LC2_G1 & !_LC4_C4;

-- Node name is '|UP1B:20|~2249~1' 
-- Equation name is '_LC8_C1', type is buried 
-- synthesized logic cell 
_LC8_C1  = LCELL( _EQ143);
  _EQ143 =  _LC2_C1 & !_LC2_G23
         #  _LC2_C6 &  _LC2_G23
         #  _LC2_C6 &  _LC3_C4;

-- Node name is '|UP1B:20|~2249~2' 
-- Equation name is '_LC1_C1', type is buried 
-- synthesized logic cell 
_LC1_C1  = LCELL( _EQ144);
  _EQ144 = !_LC4_G1 &  _LC4_G15 &  _LC7_C1
         # !_LC4_G1 & !_LC4_G15 &  _LC8_C1;

-- Node name is '|UP1B:20|~2276~1' 
-- Equation name is '_LC8_C2', type is buried 
-- synthesized logic cell 
_LC8_C2  = LCELL( _EQ145);
  _EQ145 =  _LC2_C2 & !_LC2_G23
         #  _LC1_C9 &  _LC2_G23
         #  _LC1_C9 &  _LC3_C4;

-- Node name is '|UP1B:20|~2276~2' 
-- Equation name is '_LC1_C2', type is buried 
-- synthesized logic cell 
_LC1_C2  = LCELL( _EQ146);
  _EQ146 = !_LC4_G1 &  _LC4_G15 &  _LC5_C2
         # !_LC4_G1 & !_LC4_G15 &  _LC8_C2;

-- Node name is '|UP1B:20|~2303~1' 
-- Equation name is '_LC7_C25', type is buried 
-- synthesized logic cell 
_LC7_C25 = LCELL( _EQ147);
  _EQ147 =  _LC2_C25 & !_LC2_G23
         #  _LC2_G23 &  _LC4_C25
         #  _LC3_C4 &  _LC4_C25;

-- Node name is '|UP1B:20|~2303~2' 
-- Equation name is '_LC8_C25', type is buried 
-- synthesized logic cell 
_LC8_C25 = LCELL( _EQ148);
  _EQ148 =  _LC1_C25 & !_LC4_G1 &  _LC4_G15
         # !_LC4_G1 & !_LC4_G15 &  _LC7_C25;

-- Node name is '|UP1B:20|~2330~1' 
-- Equation name is '_LC2_C12', type is buried 
-- synthesized logic cell 
_LC2_C12 = LCELL( _EQ149);
  _EQ149 =  _LC1_C5 & !_LC2_G23
         #  _LC2_G23 &  _LC4_C22
         #  _LC3_C4 &  _LC4_C22;

-- Node name is '|UP1B:20|~2330~2' 
-- Equation name is '_LC2_C5', type is buried 
-- synthesized logic cell 
_LC2_C5  = LCELL( _EQ150);
  _EQ150 = !_LC4_G1 &  _LC4_G15 &  _LC8_C5
         #  _LC2_C12 & !_LC4_G1 & !_LC4_G15;

-- Node name is '|UP1B:20|~2357~1' 
-- Equation name is '_LC8_C20', type is buried 
-- synthesized logic cell 
_LC8_C20 = LCELL( _EQ151);
  _EQ151 = !_LC2_G23 &  _LC3_C20
         #  _LC2_G23 &  _LC6_C12
         #  _LC3_C4 &  _LC6_C12;

-- Node name is '|UP1B:20|~2357~2' 
-- Equation name is '_LC1_C20', type is buried 
-- synthesized logic cell 
_LC1_C20 = LCELL( _EQ152);
  _EQ152 =  _LC2_C20 & !_LC4_G1 &  _LC4_G15
         # !_LC4_G1 & !_LC4_G15 &  _LC8_C20;

-- Node name is '|UP1B:20|~2384~1' 
-- Equation name is '_LC7_C37', type is buried 
-- synthesized logic cell 
_LC7_C37 = LCELL( _EQ153);
  _EQ153 = !_LC2_G23 &  _LC3_C37
         #  _LC2_C37 &  _LC2_G23
         #  _LC2_C37 &  _LC3_C4;

-- Node name is '|UP1B:20|~2384~2' 
-- Equation name is '_LC8_C37', type is buried 
-- synthesized logic cell 
_LC8_C37 = LCELL( _EQ154);
  _EQ154 =  _LC1_C37 & !_LC4_G1 &  _LC4_G15
         # !_LC4_G1 & !_LC4_G15 &  _LC7_C37;

-- Node name is '|UP1B:20|~2411~1' 
-- Equation name is '_LC7_G16', type is buried 
-- synthesized logic cell 
_LC7_G16 = LCELL( _EQ155);
  _EQ155 = !_LC2_G23 &  _LC3_G4
         #  _LC2_G16 &  _LC2_G23
         #  _LC2_G16 &  _LC3_C4;

-- Node name is '|UP1B:20|~2411~2' 
-- Equation name is '_LC8_G16', type is buried 
-- synthesized logic cell 
_LC8_G16 = LCELL( _EQ156);
  _EQ156 =  _LC3_G16 & !_LC4_G1 &  _LC4_G15
         # !_LC4_G1 & !_LC4_G15 &  _LC7_G16;

-- Node name is '|UP1B:20|~2438~1' 
-- Equation name is '_LC8_C4', type is buried 
-- synthesized logic cell 
_LC8_C4  = LCELL( _EQ157);
  _EQ157 =  _LC2_C4 & !_LC2_G23 & !_LC3_C4
         #  _LC2_G23 &  _LC8_C9
         #  _LC3_C4 &  _LC8_C9;

-- Node name is '|UP1B:20|~2438~2' 
-- Equation name is '_LC1_C4', type is buried 
-- synthesized logic cell 
_LC1_C4  = LCELL( _EQ158);
  _EQ158 =  _LC4_C4 & !_LC4_G1 &  _LC4_G15
         # !_LC4_G1 & !_LC4_G15 &  _LC8_C4;

-- Node name is '|UP1B:20|~2448~1' 
-- Equation name is '_LC3_C23', type is buried 
-- synthesized logic cell 
_LC3_C23 = LCELL( _EQ159);
  _EQ159 =  _EC1_C & !_LC1_C10 &  _LC6_G15
         # !_LC6_G15 &  _LC7_C23
         #  _LC1_C10 &  _LC7_C23;

-- Node name is '|UP1B:20|~2454~1' 
-- Equation name is '_LC4_C23', type is buried 
-- synthesized logic cell 
_LC4_C23 = LCELL( _EQ160);
  _EQ160 =  _LC4_G23 &  _LC7_C23
         # !_LC3_C4 &  _LC3_C23 & !_LC4_G23
         #  _LC3_C4 &  _LC7_C23;

-- Node name is '|UP1B:20|~2457~1' 
-- Equation name is '_LC5_C23', type is buried 
-- synthesized logic cell 
_LC5_C23 = LCELL( _EQ161);
  _EQ161 =  _LC2_C23 &  _LC4_G15
         #  _LC4_C23 & !_LC4_G15;

-- Node name is '|UP1B:20|~2460~1' 
-- Equation name is '_LC6_C23', type is buried 
-- synthesized logic cell 
_LC6_C23 = LCELL( _EQ162);
  _EQ162 = !_LC4_G1 &  _LC5_C23
         #  _LC4_G1 &  _LC7_C23;

-- Node name is '|UP1B:20|~2475~1' 
-- Equation name is '_LC5_C14', type is buried 
-- synthesized logic cell 
_LC5_C14 = LCELL( _EQ163);
  _EQ163 =  _EC4_C & !_LC1_C10 &  _LC6_G15
         #  _LC2_C14 & !_LC6_G15
         #  _LC1_C10 &  _LC2_C14;

-- Node name is '|UP1B:20|~2481~1' 
-- Equation name is '_LC6_C14', type is buried 
-- synthesized logic cell 
_LC6_C14 = LCELL( _EQ164);
  _EQ164 =  _LC2_C14 &  _LC4_G23
         # !_LC3_C4 & !_LC4_G23 &  _LC5_C14
         #  _LC2_C14 &  _LC3_C4;

-- Node name is '|UP1B:20|~2484~1' 
-- Equation name is '_LC7_C14', type is buried 
-- synthesized logic cell 
_LC7_C14 = LCELL( _EQ165);
  _EQ165 =  _LC4_C14 &  _LC4_G15
         # !_LC4_G15 &  _LC6_C14;

-- Node name is '|UP1B:20|~2487~1' 
-- Equation name is '_LC8_C14', type is buried 
-- synthesized logic cell 
_LC8_C14 = LCELL( _EQ166);
  _EQ166 = !_LC4_G1 &  _LC7_C14
         #  _LC2_C14 &  _LC4_G1;

-- Node name is '|UP1B:20|~2502~1' 
-- Equation name is '_LC2_C17', type is buried 
-- synthesized logic cell 
_LC2_C17 = LCELL( _EQ167);
  _EQ167 =  _EC5_C & !_LC1_C10 &  _LC6_G15
         #  _LC4_C17 & !_LC6_G15
         #  _LC1_C10 &  _LC4_C17;

-- Node name is '|UP1B:20|~2508~1' 
-- Equation name is '_LC3_C17', type is buried 
-- synthesized logic cell 
_LC3_C17 = LCELL( _EQ168);
  _EQ168 =  _LC4_C17 &  _LC4_G23
         #  _LC2_C17 & !_LC3_C4 & !_LC4_G23
         #  _LC3_C4 &  _LC4_C17;

-- Node name is '|UP1B:20|~2511~1' 
-- Equation name is '_LC5_C17', type is buried 
-- synthesized logic cell 
_LC5_C17 = LCELL( _EQ169);
  _EQ169 =  _LC1_C17 &  _LC4_G15
         #  _LC3_C17 & !_LC4_G15;

-- Node name is '|UP1B:20|~2514~1' 
-- Equation name is '_LC6_C17', type is buried 
-- synthesized logic cell 
_LC6_C17 = LCELL( _EQ170);
  _EQ170 = !_LC4_G1 &  _LC5_C17
         #  _LC4_C17 &  _LC4_G1;

-- Node name is '|UP1B:20|~2529~1' 
-- Equation name is '_LC5_D17', type is buried 
-- synthesized logic cell 
_LC5_D17 = LCELL( _EQ171);
  _EQ171 =  _EC8_C & !_LC1_C10 &  _LC6_G15
         #  _LC2_D17 & !_LC6_G15
         #  _LC1_C10 &  _LC2_D17;

-- Node name is '|UP1B:20|~2535~1' 
-- Equation name is '_LC6_D17', type is buried 
-- synthesized logic cell 
_LC6_D17 = LCELL( _EQ172);
  _EQ172 =  _LC2_D17 &  _LC4_G23
         # !_LC3_C4 & !_LC4_G23 &  _LC5_D17
         #  _LC2_D17 &  _LC3_C4;

-- Node name is '|UP1B:20|~2538~1' 
-- Equation name is '_LC7_D17', type is buried 
-- synthesized logic cell 
_LC7_D17 = LCELL( _EQ173);
  _EQ173 =  _LC4_D17 &  _LC4_G15
         # !_LC4_G15 &  _LC6_D17;

-- Node name is '|UP1B:20|~2541~1' 
-- Equation name is '_LC8_D17', type is buried 
-- synthesized logic cell 
_LC8_D17 = LCELL( _EQ174);
  _EQ174 = !_LC4_G1 &  _LC7_D17
         #  _LC2_D17 &  _LC4_G1;

-- Node name is '|UP1B:20|~2556~1' 
-- Equation name is '_LC4_D10', type is buried 
-- synthesized logic cell 
_LC4_D10 = LCELL( _EQ175);
  _EQ175 =  _EC7_C & !_LC1_C10 &  _LC6_G15
         #  _LC1_D10 & !_LC6_G15
         #  _LC1_C10 &  _LC1_D10;

-- Node name is '|UP1B:20|~2562~1' 
-- Equation name is '_LC5_D10', type is buried 
-- synthesized logic cell 
_LC5_D10 = LCELL( _EQ176);
  _EQ176 =  _LC1_D10 &  _LC4_G23
         # !_LC3_C4 &  _LC4_D10 & !_LC4_G23
         #  _LC1_D10 &  _LC3_C4;

-- Node name is '|UP1B:20|~2565~1' 
-- Equation name is '_LC6_D10', type is buried 
-- synthesized logic cell 
_LC6_D10 = LCELL( _EQ177);
  _EQ177 =  _LC3_D10 &  _LC4_G15
         # !_LC4_G15 &  _LC5_D10;

-- Node name is '|UP1B:20|~2568~1' 
-- Equation name is '_LC7_D10', type is buried 
-- synthesized logic cell 
_LC7_D10 = LCELL( _EQ178);
  _EQ178 = !_LC4_G1 &  _LC6_D10
         #  _LC1_D10 &  _LC4_G1;

-- Node name is '|UP1B:20|~2583~1' 
-- Equation name is '_LC5_D6', type is buried 
-- synthesized logic cell 
_LC5_D6  = LCELL( _EQ179);
  _EQ179 =  _EC3_C & !_LC1_C10 &  _LC6_G15
         #  _LC2_D6 & !_LC6_G15
         #  _LC1_C10 &  _LC2_D6;

-- Node name is '|UP1B:20|~2589~1' 
-- Equation name is '_LC6_D6', type is buried 
-- synthesized logic cell 
_LC6_D6  = LCELL( _EQ180);
  _EQ180 =  _LC2_D6 &  _LC4_G23
         # !_LC3_C4 & !_LC4_G23 &  _LC5_D6
         #  _LC2_D6 &  _LC3_C4;

-- Node name is '|UP1B:20|~2592~1' 
-- Equation name is '_LC7_D6', type is buried 
-- synthesized logic cell 
_LC7_D6  = LCELL( _EQ181);
  _EQ181 =  _LC4_D6 &  _LC4_G15
         # !_LC4_G15 &  _LC6_D6;

-- Node name is '|UP1B:20|~2595~1' 
-- Equation name is '_LC8_D6', type is buried 
-- synthesized logic cell 
_LC8_D6  = LCELL( _EQ182);
  _EQ182 = !_LC4_G1 &  _LC7_D6
         #  _LC2_D6 &  _LC4_G1;

-- Node name is '|UP1B:20|~2610~1' 
-- Equation name is '_LC3_D11', type is buried 
-- synthesized logic cell 
_LC3_D11 = LCELL( _EQ183);
  _EQ183 =  _EC6_C & !_LC1_C10 &  _LC6_G15
         #  _LC1_D11 & !_LC6_G15
         #  _LC1_C10 &  _LC1_D11;

-- Node name is '|UP1B:20|~2616~1' 
-- Equation name is '_LC5_D11', type is buried 
-- synthesized logic cell 
_LC5_D11 = LCELL( _EQ184);
  _EQ184 = !_LC3_C4 &  _LC3_D11 & !_LC4_G23
         #  _LC1_D11 &  _LC3_C4
         #  _LC1_D11 &  _LC4_G23;

-- Node name is '|UP1B:20|~2619~1' 
-- Equation name is '_LC6_D11', type is buried 
-- synthesized logic cell 
_LC6_D11 = LCELL( _EQ185);
  _EQ185 =  _LC2_D11 &  _LC4_G15
         # !_LC4_G15 &  _LC5_D11;

-- Node name is '|UP1B:20|~2622~1' 
-- Equation name is '_LC7_D11', type is buried 
-- synthesized logic cell 
_LC7_D11 = LCELL( _EQ186);
  _EQ186 = !_LC4_G1 &  _LC6_D11
         #  _LC1_D11 &  _LC4_G1;

-- Node name is '|UP1B:20|~2637~1' 
-- Equation name is '_LC5_D13', type is buried 
-- synthesized logic cell 
_LC5_D13 = LCELL( _EQ187);
  _EQ187 =  _EC2_C & !_LC1_C10 &  _LC6_G15
         #  _LC2_D13 & !_LC6_G15
         #  _LC1_C10 &  _LC2_D13;

-- Node name is '|UP1B:20|~2643~1' 
-- Equation name is '_LC6_D13', type is buried 
-- synthesized logic cell 
_LC6_D13 = LCELL( _EQ188);
  _EQ188 = !_LC3_C4 & !_LC4_G23 &  _LC5_D13
         #  _LC2_D13 &  _LC3_C4
         #  _LC2_D13 &  _LC4_G23;

-- Node name is '|UP1B:20|~2646~1' 
-- Equation name is '_LC7_D13', type is buried 
-- synthesized logic cell 
_LC7_D13 = LCELL( _EQ189);
  _EQ189 =  _LC4_D13 &  _LC4_G15
         # !_LC4_G15 &  _LC6_D13;

-- Node name is '|UP1B:20|~2649~1' 
-- Equation name is '_LC8_D13', type is buried 
-- synthesized logic cell 
_LC8_D13 = LCELL( _EQ190);
  _EQ190 = !_LC4_G1 &  _LC7_D13
         #  _LC2_D13 &  _LC4_G1;

-- Node name is '|UP1B:20|~2664~1' 
-- Equation name is '_LC4_D21', type is buried 
-- synthesized logic cell 
_LC4_D21 = LCELL( _EQ191);
  _EQ191 =  _EC1_G & !_LC1_C10 &  _LC6_G15
         #  _LC1_D21 & !_LC6_G15
         #  _LC1_C10 &  _LC1_D21;

-- Node name is '|UP1B:20|~2670~1' 
-- Equation name is '_LC5_D21', type is buried 
-- synthesized logic cell 
_LC5_D21 = LCELL( _EQ192);
  _EQ192 =  _LC1_D21 &  _LC4_G23
         # !_LC3_C4 &  _LC4_D21 & !_LC4_G23
         #  _LC1_D21 &  _LC3_C4;

-- Node name is '|UP1B:20|~2673~1' 
-- Equation name is '_LC6_D21', type is buried 
-- synthesized logic cell 
_LC6_D21 = LCELL( _EQ193);
  _EQ193 =  _LC3_D21 &  _LC4_G15
         # !_LC4_G15 &  _LC5_D21;

-- Node name is '|UP1B:20|~2676~1' 
-- Equation name is '_LC7_D21', type is buried 
-- synthesized logic cell 
_LC7_D21 = LCELL( _EQ194);
  _EQ194 = !_LC2_G1 &  _LC6_D21
         #  _LC1_D21 &  _LC2_G1;

-- Node name is '|UP1B:20|~2691~1' 
-- Equation name is '_LC3_D23', type is buried 
-- synthesized logic cell 
_LC3_D23 = LCELL( _EQ195);
  _EQ195 =  _EC2_G & !_LC1_C10 &  _LC6_G15
         #  _LC5_D23 & !_LC6_G15
         #  _LC1_C10 &  _LC5_D23;

-- Node name is '|UP1B:20|~2697~1' 
-- Equation name is '_LC4_D23', type is buried 
-- synthesized logic cell 
_LC4_D23 = LCELL( _EQ196);
  _EQ196 =  _LC4_G23 &  _LC5_D23
         # !_LC3_C4 &  _LC3_D23 & !_LC4_G23
         #  _LC3_C4 &  _LC5_D23;

-- Node name is '|UP1B:20|~2700~1' 
-- Equation name is '_LC6_D23', type is buried 
-- synthesized logic cell 
_LC6_D23 = LCELL( _EQ197);
  _EQ197 =  _LC2_D23 &  _LC4_G15
         #  _LC4_D23 & !_LC4_G15;

-- Node name is '|UP1B:20|~2703~1' 
-- Equation name is '_LC8_D23', type is buried 
-- synthesized logic cell 
_LC8_D23 = LCELL( _EQ198);
  _EQ198 = !_LC2_G1 &  _LC6_D23
         #  _LC2_G1 &  _LC5_D23;

-- Node name is '|UP1B:20|~2718~1' 
-- Equation name is '_LC3_D18', type is buried 
-- synthesized logic cell 
_LC3_D18 = LCELL( _EQ199);
  _EQ199 =  _EC6_G & !_LC1_C10 &  _LC6_G15
         #  _LC1_D18 & !_LC6_G15
         #  _LC1_C10 &  _LC1_D18;

-- Node name is '|UP1B:20|~2724~1' 
-- Equation name is '_LC4_D18', type is buried 
-- synthesized logic cell 
_LC4_D18 = LCELL( _EQ200);
  _EQ200 =  _LC1_D18 &  _LC4_G23
         # !_LC3_C4 &  _LC3_D18 & !_LC4_G23
         #  _LC1_D18 &  _LC3_C4;

-- Node name is '|UP1B:20|~2727~1' 
-- Equation name is '_LC5_D18', type is buried 
-- synthesized logic cell 
_LC5_D18 = LCELL( _EQ201);
  _EQ201 =  _LC2_D18 &  _LC4_G15
         #  _LC4_D18 & !_LC4_G15;

-- Node name is '|UP1B:20|~2730~1' 
-- Equation name is '_LC6_D18', type is buried 
-- synthesized logic cell 
_LC6_D18 = LCELL( _EQ202);
  _EQ202 = !_LC2_G1 &  _LC5_D18
         #  _LC1_D18 &  _LC2_G1;

-- Node name is '|UP1B:20|~2745~1' 
-- Equation name is '_LC4_G12', type is buried 
-- synthesized logic cell 
_LC4_G12 = LCELL( _EQ203);
  _EQ203 =  _EC7_G & !_LC1_C10 &  _LC6_G15
         # !_LC6_G15 &  _LC8_G12
         #  _LC1_C10 &  _LC8_G12;

-- Node name is '|UP1B:20|~2751~1' 
-- Equation name is '_LC5_G12', type is buried 
-- synthesized logic cell 
_LC5_G12 = LCELL( _EQ204);
  _EQ204 =  _LC4_G23 &  _LC8_G12
         # !_LC3_C4 &  _LC4_G12 & !_LC4_G23
         #  _LC3_C4 &  _LC8_G12;

-- Node name is '|UP1B:20|~2754~1' 
-- Equation name is '_LC6_G12', type is buried 
-- synthesized logic cell 
_LC6_G12 = LCELL( _EQ205);
  _EQ205 =  _LC3_G12 &  _LC4_G15
         # !_LC4_G15 &  _LC5_G12;

-- Node name is '|UP1B:20|~2757~1' 
-- Equation name is '_LC7_G12', type is buried 
-- synthesized logic cell 
_LC7_G12 = LCELL( _EQ206);
  _EQ206 = !_LC2_G1 &  _LC6_G12
         #  _LC2_G1 &  _LC8_G12;

-- Node name is '|UP1B:20|~2772~1' 
-- Equation name is '_LC3_G17', type is buried 
-- synthesized logic cell 
_LC3_G17 = LCELL( _EQ207);
  _EQ207 =  _EC3_G & !_LC1_C10 &  _LC6_G15
         #  _LC1_G17 & !_LC6_G15
         #  _LC1_C10 &  _LC1_G17;

-- Node name is '|UP1B:20|~2778~1' 
-- Equation name is '_LC4_G17', type is buried 
-- synthesized logic cell 
_LC4_G17 = LCELL( _EQ208);
  _EQ208 =  _LC1_G17 &  _LC4_G23
         #  _LC3_G17 & !_LC4_G23 & !_LC6_C4
         #  _LC1_G17 &  _LC6_C4;

-- Node name is '|UP1B:20|~2781~1' 
-- Equation name is '_LC5_G17', type is buried 
-- synthesized logic cell 
_LC5_G17 = LCELL( _EQ209);
  _EQ209 =  _LC2_G17 &  _LC4_G15
         # !_LC4_G15 &  _LC4_G17;

-- Node name is '|UP1B:20|~2784~1' 
-- Equation name is '_LC6_G17', type is buried 
-- synthesized logic cell 
_LC6_G17 = LCELL( _EQ210);
  _EQ210 = !_LC2_G1 &  _LC5_G17
         #  _LC1_G17 &  _LC2_G1;

-- Node name is '|UP1B:20|~2799~1' 
-- Equation name is '_LC5_G7', type is buried 
-- synthesized logic cell 
_LC5_G7  = LCELL( _EQ211);
  _EQ211 =  _EC4_G & !_LC1_C10 &  _LC6_G15
         #  _LC2_G7 & !_LC6_G15
         #  _LC1_C10 &  _LC2_G7;

-- Node name is '|UP1B:20|~2805~1' 
-- Equation name is '_LC6_G7', type is buried 
-- synthesized logic cell 
_LC6_G7  = LCELL( _EQ212);
  _EQ212 =  _LC2_G7 &  _LC4_G23
         # !_LC4_G23 &  _LC5_G7 & !_LC6_C4
         #  _LC2_G7 &  _LC6_C4;

-- Node name is '|UP1B:20|~2808~1' 
-- Equation name is '_LC7_G7', type is buried 
-- synthesized logic cell 
_LC7_G7  = LCELL( _EQ213);
  _EQ213 =  _LC4_G7 &  _LC4_G15
         # !_LC4_G15 &  _LC6_G7;

-- Node name is '|UP1B:20|~2811~1' 
-- Equation name is '_LC8_G7', type is buried 
-- synthesized logic cell 
_LC8_G7  = LCELL( _EQ214);
  _EQ214 = !_LC2_G1 &  _LC7_G7
         #  _LC2_G1 &  _LC2_G7;

-- Node name is '|UP1B:20|~2826~1' 
-- Equation name is '_LC8_G25', type is buried 
-- synthesized logic cell 
_LC8_G25 = LCELL( _EQ215);
  _EQ215 =  _EC5_G & !_LC1_C10 &  _LC6_G15
         #  _LC2_G4 & !_LC6_G15
         #  _LC1_C10 &  _LC2_G4;

-- Node name is '|UP1B:20|~2832~1' 
-- Equation name is '_LC1_G25', type is buried 
-- synthesized logic cell 
_LC1_G25 = LCELL( _EQ216);
  _EQ216 =  _LC2_G4 &  _LC4_G23
         # !_LC4_G23 & !_LC6_C4 &  _LC8_G25
         #  _LC2_G4 &  _LC6_C4;

-- Node name is '|UP1B:20|~2835~1' 
-- Equation name is '_LC6_G4', type is buried 
-- synthesized logic cell 
_LC6_G4  = LCELL( _EQ217);
  _EQ217 =  _LC1_G25 & !_LC4_G15
         #  _EC5_G & !_LC3_G25 &  _LC4_G15
         # !_EC5_G &  _LC3_G25 &  _LC4_G15;

-- Node name is '|UP1B:20|~2838~1' 
-- Equation name is '_LC7_G4', type is buried 
-- synthesized logic cell 
_LC7_G4  = LCELL( _EQ218);
  _EQ218 = !_LC2_G1 &  _LC6_G4
         #  _LC2_G1 &  _LC2_G4;

-- Node name is '|UP1B:20|~2853~1' 
-- Equation name is '_LC4_G25', type is buried 
-- synthesized logic cell 
_LC4_G25 = LCELL( _EQ219);
  _EQ219 =  _EC8_G & !_LC1_C10 &  _LC6_G15
         #  _LC2_G25 & !_LC6_G15
         #  _LC1_C10 &  _LC2_G25;

-- Node name is '|UP1B:20|~2859~1' 
-- Equation name is '_LC5_G25', type is buried 
-- synthesized logic cell 
_LC5_G25 = LCELL( _EQ220);
  _EQ220 =  _LC2_G25 &  _LC4_G23
         # !_LC4_G23 &  _LC4_G25 & !_LC6_C4
         #  _LC2_G25 &  _LC6_C4;

-- Node name is '|UP1B:20|~2862~1' 
-- Equation name is '_LC6_G25', type is buried 
-- synthesized logic cell 
_LC6_G25 = LCELL( _EQ221);
  _EQ221 = !_LC4_G15 &  _LC5_G25
         #  _EC8_G & !_LC2_G25 &  _LC4_G15
         # !_EC8_G &  _LC2_G25 &  _LC4_G15;

-- Node name is '|UP1B:20|~2865~1' 
-- Equation name is '_LC7_G25', type is buried 
-- synthesized logic cell 
_LC7_G25 = LCELL( _EQ222);
  _EQ222 = !_LC2_G1 &  _LC6_G25
         #  _LC2_G1 &  _LC2_G25;

-- Node name is '|UP1B:20|~2897~1' 
-- Equation name is '_LC3_C12', type is buried 
-- synthesized logic cell 
_LC3_C12 = LCELL( _EQ223);
  _EQ223 =  _LC1_C12 &  _LC4_G1
         #  _LC1_C12 &  _LC4_G15
         #  _LC1_C12 & !_LC3_C4;

-- Node name is '|UP1B:20|~2914~1' 
-- Equation name is '_LC8_G15', type is buried 
-- synthesized logic cell 
_LC8_G15 = LCELL( _EQ224);
  _EQ224 = !_LC4_A21
         #  _LC1_C10
         #  _LC6_G15
         #  _LC7_G15;

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_0' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC8_G', type is memory 
_EC8_G   = MEMORY_SEGMENT( _LC3_G23, GLOBAL( clk), VCC, _LC1_C12, VCC, _LC8_C9, _LC2_G16, _LC2_C37, _LC6_C12, _LC4_C22, _LC4_C25, _LC1_C9, _LC2_C6, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_1' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC5_G', type is memory 
_EC5_G   = MEMORY_SEGMENT( _LC1_G4, GLOBAL( clk), VCC, _LC1_C12, VCC, _LC8_C9, _LC2_G16, _LC2_C37, _LC6_C12, _LC4_C22, _LC4_C25, _LC1_C9, _LC2_C6, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_2' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC4_G', type is memory 
_EC4_G   = MEMORY_SEGMENT( _LC1_G23, GLOBAL( clk), VCC, _LC1_C12, VCC, _LC8_C9, _LC2_G16, _LC2_C37, _LC6_C12, _LC4_C22, _LC4_C25, _LC1_C9, _LC2_C6, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_3' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC3_G', type is memory 
_EC3_G   = MEMORY_SEGMENT( _LC8_G17, GLOBAL( clk), VCC, _LC1_C12, VCC, _LC8_C9, _LC2_G16, _LC2_C37, _LC6_C12, _LC4_C22, _LC4_C25, _LC1_C9, _LC2_C6, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_4' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC7_G', type is memory 
_EC7_G   = MEMORY_SEGMENT( _LC6_G23, GLOBAL( clk), VCC, _LC1_C12, VCC, _LC8_C9, _LC2_G16, _LC2_C37, _LC6_C12, _LC4_C22, _LC4_C25, _LC1_C9, _LC2_C6, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_5' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC6_G', type is memory 
_EC6_G   = MEMORY_SEGMENT( _LC8_D18, GLOBAL( clk), VCC, _LC1_C12, VCC, _LC8_C9, _LC2_G16, _LC2_C37, _LC6_C12, _LC4_C22, _LC4_C25, _LC1_C9, _LC2_C6, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_6' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC2_G', type is memory 
_EC2_G   = MEMORY_SEGMENT( _LC8_D24, GLOBAL( clk), VCC, _LC1_C12, VCC, _LC8_C9, _LC2_G16, _LC2_C37, _LC6_C12, _LC4_C22, _LC4_C25, _LC1_C9, _LC2_C6, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_7' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC1_G', type is memory 
_EC1_G   = MEMORY_SEGMENT( _LC2_D21, GLOBAL( clk), VCC, _LC1_C12, VCC, _LC8_C9, _LC2_G16, _LC2_C37, _LC6_C12, _LC4_C22, _LC4_C25, _LC1_C9, _LC2_C6, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_8' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC2_C', type is memory 
_EC2_C   = MEMORY_SEGMENT( _LC4_D24, GLOBAL( clk), VCC, _LC1_C12, VCC, _LC8_C9, _LC2_G16, _LC2_C37, _LC6_C12, _LC4_C22, _LC4_C25, _LC1_C9, _LC2_C6, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_9' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC6_C', type is memory 
_EC6_C   = MEMORY_SEGMENT( _LC4_D11, GLOBAL( clk), VCC, _LC1_C12, VCC, _LC8_C9, _LC2_G16, _LC2_C37, _LC6_C12, _LC4_C22, _LC4_C25, _LC1_C9, _LC2_C6, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_10' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC3_C', type is memory 
_EC3_C   = MEMORY_SEGMENT( _LC1_D24, GLOBAL( clk), VCC, _LC1_C12, VCC, _LC8_C9, _LC2_G16, _LC2_C37, _LC6_C12, _LC4_C22, _LC4_C25, _LC1_C9, _LC2_C6, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_11' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC7_C', type is memory 
_EC7_C   = MEMORY_SEGMENT( _LC2_D10, GLOBAL( clk), VCC, _LC1_C12, VCC, _LC8_C9, _LC2_G16, _LC2_C37, _LC6_C12, _LC4_C22, _LC4_C25, _LC1_C9, _LC2_C6, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_12' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC8_C', type is memory 
_EC8_C   = MEMORY_SEGMENT( _LC2_D24, GLOBAL( clk), VCC, _LC1_C12, VCC, _LC8_C9, _LC2_G16, _LC2_C37, _LC6_C12, _LC4_C22, _LC4_C25, _LC1_C9, _LC2_C6, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_13' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC5_C', type is memory 
_EC5_C   = MEMORY_SEGMENT( _LC7_C17, GLOBAL( clk), VCC, _LC1_C12, VCC, _LC8_C9, _LC2_G16, _LC2_C37, _LC6_C12, _LC4_C22, _LC4_C25, _LC1_C9, _LC2_C6, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_14' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC4_C', type is memory 
_EC4_C   = MEMORY_SEGMENT( _LC8_C8, GLOBAL( clk), VCC, _LC1_C12, VCC, _LC8_C9, _LC2_G16, _LC2_C37, _LC6_C12, _LC4_C22, _LC4_C25, _LC1_C9, _LC2_C6, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_15' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC1_C', type is memory 
_EC1_C   = MEMORY_SEGMENT( _LC1_C23, GLOBAL( clk), VCC, _LC1_C12, VCC, _LC8_C9, _LC2_G16, _LC2_C37, _LC6_C12, _LC4_C22, _LC4_C25, _LC1_C9, _LC2_C6, VCC, VCC, VCC,);



Project Information                   e:\vhdldesigns\ee231\11up1\system01b.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX10K' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Use Quartus Fitter                        = on
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:04
   Database Builder                       00:00:01
   Logic Synthesizer                      00:00:02
   Partitioner                            00:00:01
   Fitter                                 00:00:17
   Timing SNF Extractor                   00:00:01
   Assembler                              00:00:02
   --------------------------             --------
   Total Time                             00:00:28


Memory Allocated
-----------------

Peak memory allocated during compilation  = 44,172K
