{
    "userInfo":{
        "institute":false,
        "member":false,
        "individual":false,
        "guest":false,
        "subscribedContent":false,
        "fileCabinetContent":false,
        "fileCabinetUser":false,
        "institutionalFileCabinetUser":false,
        "showPatentCitations":true,
        "showGet802Link":false,
        "showOpenUrlLink":false,
        "tracked":false
    },
    "authors":[
        {
            "name":"Wei He",
            "affiliation":"Lab of Physical Analysis and Cryptographic Engineering, Nanyang Technological University, Singapore, 637371",
            "firstName":"Wei",
            "lastName":"He",
            "id":"37085641378"
        },
        {
            "name":"Dirmanto Jap",
            "affiliation":"School of Physical and Mathematical Sciences, Nanyang Technological University, Singapore, 637371",
            "firstName":"Dirmanto",
            "lastName":"Jap",
            "id":"37085466906"
        }
    ],
    "isbn":[
        {
            "format":"Electronic ISBN",
            "value":"978-1-4799-1925-3"
        },
        {
            "format":"USB ISBN",
            "value":"978-1-4799-1924-6"
        }
    ],
    "issn":[
        {
            "format":"Electronic ISSN",
            "value":"2160-052X"
        },
        {
            "format":"Print ISSN",
            "value":"1063-6862"
        }
    ],
    "articleNumber":"7245707",
    "dbTime":"6 ms",
    "metrics":{
        "citationCountPaper":0,
        "citationCountPatent":0,
        "totalDownloads":90
    },
    "pdfUrl":"/stamp/stamp.jsp?tp=&arnumber=7245707",
    "purchaseOptions":{
        "showOtherFormatPricingTab":false,
        "showPdfFormatPricingTab":true,
        "pdfPricingInfoAvailable":true,
        "otherPricingInfoAvailable":false,
        "mandatoryBundle":false,
        "optionalBundle":false,
        "pdfPricingInfo":[
            {
                "memberPrice":"$14.95",
                "nonMemberPrice":"$33.00",
                "partNumber":"7245707",
                "type":"PDF/HTML"
            }
        ]
    },
    "formulaStrippedArticleTitle":"Dual-rail active protection system against side-channel analysis in FPGAs",
    "getProgramTermsAccepted":false,
    "sections":{
        "abstract":"true",
        "authors":"true",
        "figures":"true",
        "multimedia":"false",
        "references":"true",
        "citedby":"false",
        "keywords":"true",
        "definitions":"false",
        "algorithm":"false",
        "supplements":"false",
        "footnotes":"false",
        "disclaimer":"false",
        "metrics":"true"
    },
    "standardTitle":"Dual-rail active protection system against side-channel analysis in FPGAs",
    "allowComments":false,
    "pubLink":"/xpl/conhome/7227129/proceeding",
    "issueLink":"/xpl/tocresult.jsp?isnumber=7245687",
    "keywords":[
        {
            "type":"IEEE Keywords",
            "kwd":[
                "Rails",
                "Field programmable gate arrays",
                "Ciphers",
                "Mutual information",
                "Hardware"
            ]
        },
        {
            "type":"INSPEC: Controlled Indexing",
            "kwd":[
                "cryptography",
                "field programmable gate arrays",
                "reliability"
            ]
        },
        {
            "type":"INSPEC: Non-Controlled Indexing",
            "kwd":[
                "dual-rail active protection system",
                "side-channel analysis",
                "cryptographic module",
                "side-channel attack",
                "information leakage",
                "dual-rail precharge logic",
                "DPL",
                "security reliability",
                "dynamic protection system",
                "security-sensitive cryptomodules",
                "SCA-resistant dual-rail style",
                "threat-response mechanism",
                "automated dual-rail conversion API",
                "dual-rail format",
                "EM based mutual information analysis",
                "fine-grained surface scan",
                "field programmable gate arrays",
                "Virtex-5 FPGA",
                "SASEBO GII board"
            ]
        }
    ],
    "title":"Dual-rail active protection system against side-channel analysis in FPGAs",
    "abstract":"The security of the implemented cryptographic module in hardware has seen severe vulnerabilities against Side-Channel Attack (SCA), which is capable of retrieving hidden things by observing the pattern or quantity of unintentional information leakage. Dual-rail Precharge Logic (DPL) theoretically thwarts side-channel analyses by its low-level compensation manner, while the security reliability of DPLs can only be achieved at high resource expenses and degraded performance. In this paper, we present a dynamic protection system for selectively configuring the security-sensitive crypto modules to SCA-resistant dual-rail style in the scenario that the real-time threat is detected. The threat-response mechanism helps to dynamically balance the security and cost. The system is driven by a set of automated dual-rail conversion APIs for partially transforming the cryptographic module into its dual-rail format, particularly to a highly secure symmetric and interleaved placement. The elevated security grade from the safe to threat mode is validated by EM based mutual information analysis using fine-grained surface scan to a decapsulated Virtex-5 FPGA on SASEBO GII board.",
    "publicationTitle":"2015 IEEE 26th International Conference on Application-specific Systems, Architectures and Processors (ASAP)",
    "doi":"10.1109/ASAP.2015.7245707",
    "displayPublicationTitle":"2015 IEEE 26th International Conference on Application-specific Systems, Architectures and Processors (ASAP)",
    "pdfPath":"/iel7/7227129/7245687/07245707.pdf",
    "rightsLink":"http://s100.copyright.com/AppDispatchServlet?publisherName=ieee&publication=proceedings&title=Dual-rail+active+protection+system+against+side-channel+analysis+in+FPGAs&isbn=978-1-4799-1925-3&publicationDate=July+2015&author=Wei+He&ContentID=10.1109/ASAP.2015.7245707&orderBeanReset=true&startPage=64&endPage=65&proceedingName=2015+IEEE+26th+International+Conference+on+Application-specific+Systems%2C+Architectures+and+Processors+%28ASAP%29",
    "startPage":"64",
    "endPage":"65",
    "isJournal":false,
    "isConference":true,
    "isBook":false,
    "dateOfInsertion":"10 September 2015",
    "isGetArticle":false,
    "isGetAddressInfoCaptured":false,
    "isMarketingOptIn":false,
    "xploreDocumentType":"Conference Publication",
    "applyOUPFilter":false,
    "pubTopics":[
        {
            "name":"Components, Circuits, Devices and Systems"
        },
        {
            "name":"Computing and Processing"
        },
        {
            "name":"Signal Processing and Analysis"
        }
    ],
    "publisher":"IEEE",
    "isOUP":false,
    "isDynamicHtml":true,
    "isFreeDocument":false,
    "isSAE":false,
    "isNow":false,
    "htmlAbstractLink":"/document/7245707/",
    "chronOrPublicationDate":"27-29 July 2015",
    "isCustomDenial":false,
    "conferenceDate":"27-29 July 2015",
    "isNotDynamicOrStatic":false,
    "isPromo":false,
    "isStandard":false,
    "isOpenAccess":false,
    "isChapter":false,
    "isStaticHtml":true,
    "isEarlyAccess":false,
    "isProduct":false,
    "isEphemera":false,
    "isMorganClaypool":false,
    "publicationDate":"July 2015",
    "accessionNumber":"15438570",
    "htmlLink":"/document/7245707/",
    "persistentLink":"https://ieeexplore.ieee.org/servlet/opac?punumber=7227129",
    "isSMPTE":false,
    "isACM":false,
    "openAccessFlag":"F",
    "ephemeraFlag":"false",
    "chorusFlag":"false",
    "confLoc":"Toronto, ON, Canada",
    "html_flag":"true",
    "ml_html_flag":"true",
    "promoFlag":"false",
    "sourcePdf":"0009.pdf",
    "content_type":"Conferences",
    "mlTime":"PT0.040197S",
    "chronDate":"27-29 July 2015",
    "xplore-pub-id":"7227129",
    "isNumber":"7245687",
    "rightsLinkFlag":"1",
    "contentType":"conferences",
    "publicationNumber":"7227129",
    "xplore-issue":"7245687",
    "articleId":"7245707",
    "onlineDate":"",
    "publicationYear":"2015",
    "subType":"IEEE Conference",
    "_value":"IEEE",
    "lastupdate":"2019-06-17",
    "mediaPath":"/mediastore_new/IEEE/content/media/7227129/7245687/7245707"
}