
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000001d8  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .bss          00000004  00800060  00800060  0000024c  2**0
                  ALLOC
  2 .debug_aranges 00000060  00000000  00000000  0000024c  2**0
                  CONTENTS, READONLY, DEBUGGING
  3 .debug_pubnames 00000124  00000000  00000000  000002ac  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_info   000002f0  00000000  00000000  000003d0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_abbrev 0000017b  00000000  00000000  000006c0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_line   00000334  00000000  00000000  0000083b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_frame  000000e0  00000000  00000000  00000b70  2**2
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_str    00000181  00000000  00000000  00000c50  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000001e  00000000  00000000  00000dd1  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0e c0       	rjmp	.+28     	; 0x1e <__ctors_end>
   2:	1d c0       	rjmp	.+58     	; 0x3e <__bad_interrupt>
   4:	1c c0       	rjmp	.+56     	; 0x3e <__bad_interrupt>
   6:	1b c0       	rjmp	.+54     	; 0x3e <__bad_interrupt>
   8:	1a c0       	rjmp	.+52     	; 0x3e <__bad_interrupt>
   a:	19 c0       	rjmp	.+50     	; 0x3e <__bad_interrupt>
   c:	18 c0       	rjmp	.+48     	; 0x3e <__bad_interrupt>
   e:	17 c0       	rjmp	.+46     	; 0x3e <__bad_interrupt>
  10:	28 c0       	rjmp	.+80     	; 0x62 <__vector_8>
  12:	15 c0       	rjmp	.+42     	; 0x3e <__bad_interrupt>
  14:	45 c0       	rjmp	.+138    	; 0xa0 <__vector_10>
  16:	13 c0       	rjmp	.+38     	; 0x3e <__bad_interrupt>
  18:	12 c0       	rjmp	.+36     	; 0x3e <__bad_interrupt>
  1a:	4d c0       	rjmp	.+154    	; 0xb6 <__vector_13>
  1c:	56 c0       	rjmp	.+172    	; 0xca <__vector_14>

0000001e <__ctors_end>:
  1e:	11 24       	eor	r1, r1
  20:	1f be       	out	0x3f, r1	; 63
  22:	cf e5       	ldi	r28, 0x5F	; 95
  24:	d2 e0       	ldi	r29, 0x02	; 2
  26:	de bf       	out	0x3e, r29	; 62
  28:	cd bf       	out	0x3d, r28	; 61

0000002a <__do_clear_bss>:
  2a:	10 e0       	ldi	r17, 0x00	; 0
  2c:	a0 e6       	ldi	r26, 0x60	; 96
  2e:	b0 e0       	ldi	r27, 0x00	; 0
  30:	01 c0       	rjmp	.+2      	; 0x34 <.do_clear_bss_start>

00000032 <.do_clear_bss_loop>:
  32:	1d 92       	st	X+, r1

00000034 <.do_clear_bss_start>:
  34:	a4 36       	cpi	r26, 0x64	; 100
  36:	b1 07       	cpc	r27, r17
  38:	e1 f7       	brne	.-8      	; 0x32 <.do_clear_bss_loop>
  3a:	02 d0       	rcall	.+4      	; 0x40 <main>
  3c:	cb c0       	rjmp	.+406    	; 0x1d4 <_exit>

0000003e <__bad_interrupt>:
  3e:	e0 cf       	rjmp	.-64     	; 0x0 <__vectors>

00000040 <main>:
	/* Local Variables */
	unsigned char val = 0;
	
	/* Initialize software modules */
	//adc_init();	/* Initialize ADC */
	USI_SPI_initslave();	/* Initialize SPI as slave */
  40:	7f d0       	rcall	.+254    	; 0x140 <USI_SPI_initslave>
	
	sei();	/* Enable global interrupts */
  42:	78 94       	sei
	
	while(1)
	{
		val = USI_SPI_getc();
  44:	bf d0       	rcall	.+382    	; 0x1c4 <USI_SPI_getc>
		USI_SPI_putc( val++ );	// Send temp value to SPI and increment
  46:	95 d0       	rcall	.+298    	; 0x172 <USI_SPI_putc>
		USI_SPI_wait();		// wait for transmission to finish
  48:	c0 d0       	rcall	.+384    	; 0x1ca <USI_SPI_wait>
  4a:	fc cf       	rjmp	.-8      	; 0x44 <main+0x4>

0000004c <adc_init>:
#include "proj_hdr.h"

/* Initialize ADC functionality */
void adc_init(void)
{
	ADMUX |= (0<<REFS1) | (0<<REFS0);	/* Vcc used as Vref, disconnect from PB0 */
  4c:	87 b1       	in	r24, 0x07	; 7
  4e:	87 b9       	out	0x07, r24	; 7
	ADMUX |= (1<<ADLAR);				/* ADC Left Adjust Result */
  50:	3d 9a       	sbi	0x07, 5	; 7
	ADMUX |= 2;							/* Single Ended Input ADC2 selected */
  52:	39 9a       	sbi	0x07, 1	; 7
	ADCSRA |= (1<<ADEN);				/* ADC Enabled */
  54:	37 9a       	sbi	0x06, 7	; 6
	ADCSRA |= (1<<ADIE);				/* ADC Interrupt Enabled */
  56:	33 9a       	sbi	0x06, 3	; 6
	ADCSRA |= 3;						/* 8MHz Clk/64 = 125kHz, ADC Prescaler */
  58:	86 b1       	in	r24, 0x06	; 6
  5a:	83 60       	ori	r24, 0x03	; 3
  5c:	86 b9       	out	0x06, r24	; 6
	
	ADC_START;	/* Start ADC Conversion */
  5e:	36 9a       	sbi	0x06, 6	; 6
}
  60:	08 95       	ret

00000062 <__vector_8>:

/* ADC finished conversion interrupt */
ISR(ADC_vect)
{
  62:	1f 92       	push	r1
  64:	0f 92       	push	r0
  66:	0f b6       	in	r0, 0x3f	; 63
  68:	0f 92       	push	r0
  6a:	11 24       	eor	r1, r1
  6c:	8f 93       	push	r24
	if( (ADMUX & 0x0F) == 2 )	/* if ADC2 is selected */
  6e:	87 b1       	in	r24, 0x07	; 7
  70:	8f 70       	andi	r24, 0x0F	; 15
  72:	82 30       	cpi	r24, 0x02	; 2
  74:	39 f4       	brne	.+14     	; 0x84 <__vector_8+0x22>
	{
		X_AXIS = ADCH;	/* Read the X-axis accelerometer measurment */
  76:	85 b1       	in	r24, 0x05	; 5
  78:	80 93 60 00 	sts	0x0060, r24
		ADMUX = (ADMUX & ~0x0F) | 3;	/* switch to ADC3 */
  7c:	87 b1       	in	r24, 0x07	; 7
  7e:	80 7f       	andi	r24, 0xF0	; 240
  80:	83 60       	ori	r24, 0x03	; 3
  82:	06 c0       	rjmp	.+12     	; 0x90 <__vector_8+0x2e>
	}
	else
	{
		Y_AXIS = ADCH;	/* Read the Y-axis accelerometer measurment */
  84:	85 b1       	in	r24, 0x05	; 5
  86:	80 93 61 00 	sts	0x0061, r24
		ADMUX = (ADMUX & ~0x0F) | 2;	/* switch back to ADC2 */
  8a:	87 b1       	in	r24, 0x07	; 7
  8c:	80 7f       	andi	r24, 0xF0	; 240
  8e:	82 60       	ori	r24, 0x02	; 2
  90:	87 b9       	out	0x07, r24	; 7
	}
	ADC_START;	/* Start next ADC conversion */
  92:	36 9a       	sbi	0x06, 6	; 6
  94:	8f 91       	pop	r24
  96:	0f 90       	pop	r0
  98:	0f be       	out	0x3f, r0	; 63
  9a:	0f 90       	pop	r0
  9c:	1f 90       	pop	r1
  9e:	18 95       	reti

000000a0 <__vector_10>:
 *  results in one clock period on the clock pin and for the USI counter.
 */
/*#pragma vector=TIMER0_COMP_vect */	/* Compiler specific directive */
/*__interrupt void timer0comp_handler()*/
ISR(TIMER0_COMPA_vect)
{
  a0:	1f 92       	push	r1
  a2:	0f 92       	push	r0
  a4:	0f b6       	in	r0, 0x3f	; 63
  a6:	0f 92       	push	r0
  a8:	11 24       	eor	r1, r1
	USICR |= (1<<USITC);	// Toggle clock output pin.
  aa:	68 9a       	sbi	0x0d, 0	; 13
}
  ac:	0f 90       	pop	r0
  ae:	0f be       	out	0x3f, r0	; 63
  b0:	0f 90       	pop	r0
  b2:	1f 90       	pop	r1
  b4:	18 95       	reti

000000b6 <__vector_13>:

/* USI SPI start condition interrupt */
ISR(USI_START_vect)
{
  b6:	1f 92       	push	r1
  b8:	0f 92       	push	r0
  ba:	0f b6       	in	r0, 0x3f	; 63
  bc:	0f 92       	push	r0
  be:	11 24       	eor	r1, r1
	/* not enabled */
}
  c0:	0f 90       	pop	r0
  c2:	0f be       	out	0x3f, r0	; 63
  c4:	0f 90       	pop	r0
  c6:	1f 90       	pop	r1
  c8:	18 95       	reti

000000ca <__vector_14>:
 *  For all modes the USIDR contents are stored and flags are updated.
 */
/*#pragma vector=USI_OVF_vect*/	/* Compiler specific directive */
/*__interrupt void usiovf_handler()*/
ISR(USI_OVF_vect)
{
  ca:	1f 92       	push	r1
  cc:	0f 92       	push	r0
  ce:	0f b6       	in	r0, 0x3f	; 63
  d0:	0f 92       	push	r0
  d2:	11 24       	eor	r1, r1
  d4:	8f 93       	push	r24
	// Master must now disable the compare match interrupt
	// to prevent more USI counter clocks.
	if( USI_SPI_status.masterMode == 1 ) {
  d6:	80 91 62 00 	lds	r24, 0x0062
  da:	80 ff       	sbrs	r24, 0
  dc:	03 c0       	rjmp	.+6      	; 0xe4 <__vector_14+0x1a>
		TIMSK &= ~(1<<OCIE0A);
  de:	89 b7       	in	r24, 0x39	; 57
  e0:	8f 7e       	andi	r24, 0xEF	; 239
  e2:	89 bf       	out	0x39, r24	; 57
	}
	
	// Update flags and clear USI counter
	USISR = (1<<USIOIF);
  e4:	80 e4       	ldi	r24, 0x40	; 64
  e6:	8e b9       	out	0x0e, r24	; 14
	USI_SPI_status.transferComplete = 1;
  e8:	80 91 62 00 	lds	r24, 0x0062
  ec:	82 60       	ori	r24, 0x02	; 2
  ee:	80 93 62 00 	sts	0x0062, r24

	// Copy USIDR to buffer to prevent overwrite on next transfer.
	storedUSIDR = USIDR;
  f2:	8f b1       	in	r24, 0x0f	; 15
  f4:	80 93 63 00 	sts	0x0063, r24
}
  f8:	8f 91       	pop	r24
  fa:	0f 90       	pop	r0
  fc:	0f be       	out	0x3f, r0	; 63
  fe:	0f 90       	pop	r0
 100:	1f 90       	pop	r1
 102:	18 95       	reti

00000104 <USI_SPI_initmaster>:
 *  \param spi_mode  Required SPI mode, must be 0 or 1.
 */
void USI_SPI_initmaster(void)
{
	// Configure port directions.
	USI_DIR_REG |= (1<<USI_DATAOUT_PIN) | (1<<USI_CLOCK_PIN); // Outputs.
 104:	87 b3       	in	r24, 0x17	; 23
 106:	86 60       	ori	r24, 0x06	; 6
 108:	87 bb       	out	0x17, r24	; 23
	USI_DIR_REG &= ~(1<<USI_DATAIN_PIN);                      // Inputs.
 10a:	b8 98       	cbi	0x17, 0	; 23
	USI_OUT_REG |= (1<<USI_DATAIN_PIN);                       // Pull-ups.
 10c:	c0 9a       	sbi	0x18, 0	; 24
	
	// Configure USI to 3-wire master mode with overflow interrupt.
	USICR = (1<<USIOIE) | (1<<USIWM0) |
 10e:	8a e5       	ldi	r24, 0x5A	; 90
 110:	8d b9       	out	0x0d, r24	; 13
	        (1<<USICS1) | (SPI_MODE<<USICS0) |
	        (1<<USICLK);

	// Enable 'Clear Timer on Compare match' and init prescaler.
	TCCR0A = (1<<WGM01);
 112:	82 e0       	ldi	r24, 0x02	; 2
 114:	8a bd       	out	0x2a, r24	; 42
	TCCR0B = TC0_PS_SETTING;
 116:	83 bf       	out	0x33, r24	; 51
	
	// Init Output Compare Register.
	OCR0A = TC0_COMPARE_VALUE;
 118:	83 e0       	ldi	r24, 0x03	; 3
 11a:	89 bd       	out	0x29, r24	; 41
	
	// Init driver status register.
	USI_SPI_status.masterMode       = 1;
 11c:	80 91 62 00 	lds	r24, 0x0062
 120:	81 60       	ori	r24, 0x01	; 1
 122:	80 93 62 00 	sts	0x0062, r24
	USI_SPI_status.transferComplete = 0;
 126:	80 91 62 00 	lds	r24, 0x0062
 12a:	8d 7f       	andi	r24, 0xFD	; 253
 12c:	80 93 62 00 	sts	0x0062, r24
	USI_SPI_status.writeCollision   = 0;
 130:	80 91 62 00 	lds	r24, 0x0062
 134:	8b 7f       	andi	r24, 0xFB	; 251
 136:	80 93 62 00 	sts	0x0062, r24
	
	storedUSIDR = 0;
 13a:	10 92 63 00 	sts	0x0063, r1
}
 13e:	08 95       	ret

00000140 <USI_SPI_initslave>:
 *  \param spi_mode  Required SPI mode, must be 0 or 1.
 */
void USI_SPI_initslave(void)
{
	// Configure port directions.
	USI_DIR_REG |= (1<<USI_DATAOUT_PIN);                      // Outputs.
 140:	b9 9a       	sbi	0x17, 1	; 23
	USI_DIR_REG &= ~(1<<USI_DATAIN_PIN) | (1<<USI_CLOCK_PIN); // Inputs.
 142:	b8 98       	cbi	0x17, 0	; 23
	USI_OUT_REG |= (1<<USI_DATAIN_PIN) | (1<<USI_CLOCK_PIN);  // Pull-ups.
 144:	88 b3       	in	r24, 0x18	; 24
 146:	85 60       	ori	r24, 0x05	; 5
 148:	88 bb       	out	0x18, r24	; 24
	
	// Configure USI to 3-wire slave mode with overflow interrupt.
	USICR = (1<<USIOIE) | (1<<USIWM0) |
 14a:	88 e5       	ldi	r24, 0x58	; 88
 14c:	8d b9       	out	0x0d, r24	; 13
	        (1<<USICS1) | (SPI_MODE<<USICS0);
	
	// Init driver status register.
	USI_SPI_status.masterMode       = 0;
 14e:	80 91 62 00 	lds	r24, 0x0062
 152:	8e 7f       	andi	r24, 0xFE	; 254
 154:	80 93 62 00 	sts	0x0062, r24
	USI_SPI_status.transferComplete = 0;
 158:	80 91 62 00 	lds	r24, 0x0062
 15c:	8d 7f       	andi	r24, 0xFD	; 253
 15e:	80 93 62 00 	sts	0x0062, r24
	USI_SPI_status.writeCollision   = 0;
 162:	80 91 62 00 	lds	r24, 0x0062
 166:	8b 7f       	andi	r24, 0xFB	; 251
 168:	80 93 62 00 	sts	0x0062, r24
	
	storedUSIDR = 0;
 16c:	10 92 63 00 	sts	0x0063, r1
}
 170:	08 95       	ret

00000172 <USI_SPI_putc>:
 *  and return without altering the data registers.
 *
 *  \returns  0 if a write collision occurred, 1 otherwise.
 */
char USI_SPI_putc( unsigned char val )
{
 172:	28 2f       	mov	r18, r24
	// Check if transmission in progress,
	// i.e. USI counter unequal to zero.
	if( (USISR & 0x0F) != 0 ) {
 174:	8e b1       	in	r24, 0x0e	; 14
 176:	90 e0       	ldi	r25, 0x00	; 0
 178:	8f 70       	andi	r24, 0x0F	; 15
 17a:	90 70       	andi	r25, 0x00	; 0
 17c:	89 2b       	or	r24, r25
 17e:	31 f0       	breq	.+12     	; 0x18c <USI_SPI_putc+0x1a>
		// Indicate write collision and return.
		USI_SPI_status.writeCollision = 1;
 180:	80 91 62 00 	lds	r24, 0x0062
 184:	84 60       	ori	r24, 0x04	; 4
 186:	80 93 62 00 	sts	0x0062, r24
 18a:	08 95       	ret
		return;
	}
	
	// Reinit flags.
	USI_SPI_status.transferComplete = 0;
 18c:	80 91 62 00 	lds	r24, 0x0062
 190:	8d 7f       	andi	r24, 0xFD	; 253
 192:	80 93 62 00 	sts	0x0062, r24
	USI_SPI_status.writeCollision = 0;
 196:	80 91 62 00 	lds	r24, 0x0062
 19a:	8b 7f       	andi	r24, 0xFB	; 251
 19c:	80 93 62 00 	sts	0x0062, r24

	// Put data in USI data register.
	USIDR = val;
 1a0:	2f b9       	out	0x0f, r18	; 15
	
	// Master should now enable compare match interrupts.
	if( USI_SPI_status.masterMode == 1 ) {
 1a2:	80 91 62 00 	lds	r24, 0x0062
 1a6:	80 ff       	sbrs	r24, 0
 1a8:	06 c0       	rjmp	.+12     	; 0x1b6 <USI_SPI_putc+0x44>
		TIFR |= (1<<OCF0A);   // Clear compare match flag.
 1aa:	88 b7       	in	r24, 0x38	; 56
 1ac:	80 61       	ori	r24, 0x10	; 16
 1ae:	88 bf       	out	0x38, r24	; 56
		TIMSK |= (1<<OCIE0A); // Enable compare match interrupt.
 1b0:	89 b7       	in	r24, 0x39	; 57
 1b2:	80 61       	ori	r24, 0x10	; 16
 1b4:	89 bf       	out	0x39, r24	; 57
	}

	if( USI_SPI_status.writeCollision == 0 ) return 1;
 1b6:	80 91 62 00 	lds	r24, 0x0062
 1ba:	86 95       	lsr	r24
 1bc:	86 95       	lsr	r24
 1be:	80 95       	com	r24
 1c0:	81 70       	andi	r24, 0x01	; 1
	return 0;
}
 1c2:	08 95       	ret

000001c4 <USI_SPI_getc>:
 *  like you would read from the SPDR register in the native SPI module.
 */
unsigned char USI_SPI_getc(void)
{
	return storedUSIDR;
}
 1c4:	80 91 63 00 	lds	r24, 0x0063
 1c8:	08 95       	ret

000001ca <USI_SPI_wait>:
 *  This function waits until the transfer complete flag is set.
 *  Use this function like you would wait for the native SPI interrupt flag.
 */
void USI_SPI_wait(void)
{
	do {} while( USI_SPI_status.transferComplete == 0 );
 1ca:	80 91 62 00 	lds	r24, 0x0062
 1ce:	81 ff       	sbrs	r24, 1
 1d0:	fc cf       	rjmp	.-8      	; 0x1ca <USI_SPI_wait>
 1d2:	08 95       	ret

000001d4 <_exit>:
 1d4:	f8 94       	cli

000001d6 <__stop_program>:
 1d6:	ff cf       	rjmp	.-2      	; 0x1d6 <__stop_program>
