// Seed: 1480330033
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  always force id_2[1] = -1'h0;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1
);
  wire id_3[-1 'd0 : -1][-1 'b0 : -1];
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3
  );
  inout wire id_3;
  input wire id_2;
  inout tri0 id_1;
  always @(negedge -1'b0) begin : LABEL_0
    disable id_7;
    $signed(9);
    ;
  end
  wire id_8;
  ;
  wire id_9 = 1;
  assign id_1 = 1;
  wire id_10;
  wire id_11;
  ;
  wire id_12;
endmodule
