
Loading design for application trce from file iq_modulator_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3LF-6900C
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.16.
Performance Hardware Data Status:   Preliminary    Version 37.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.3.469
Sat Feb 06 23:55:39 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o iq_modulator_impl1.twr -gui -msgset D:/Documents/Git_Local/fm_modulator/lattice/promote.xml iq_modulator_impl1.ncd iq_modulator_impl1.prf 
Design file:     iq_modulator_impl1.ncd
Preference file: iq_modulator_impl1.prf
Device,speed:    LCMXO3LF-6900C,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "dac_clk_p_c" 72.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 2.608ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_dac_a_9__I_0/carrier/qtr_inst/index_i_i1  (from dac_clk_p_c +)
   Destination:    FF         Data in        o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_i_i6  (to dac_clk_p_c +)

   Delay:              11.131ns  (34.0% logic, 66.0% route), 8 logic levels.

 Constraint Details:

     11.131ns physical path delay o_dac_a_9__I_0/carrier/qtr_inst/SLICE_429 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_464 meets
     13.889ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.739ns) by 2.608ns

 Physical Path Details:

      Data path o_dac_a_9__I_0/carrier/qtr_inst/SLICE_429 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_464:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409      R7C9C.CLK to       R7C9C.Q1 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_429 (from dac_clk_p_c)
ROUTE       344     2.620       R7C9C.Q1 to      R17C6D.A0 o_dac_a_9__I_0/carrier/qtr_inst/index_i_1
CTOF_DEL    ---     0.452      R17C6D.A0 to      R17C6D.F0 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1477
ROUTE        12     0.946      R17C6D.F0 to      R19C6A.B0 o_dac_a_9__I_0/carrier/qtr_inst/n27224
CTOF_DEL    ---     0.452      R19C6A.B0 to      R19C6A.F0 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1527
ROUTE         1     0.544      R19C6A.F0 to      R19C6A.D1 o_dac_a_9__I_0/carrier/qtr_inst/n27072
CTOF_DEL    ---     0.452      R19C6A.D1 to      R19C6A.F1 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1527
ROUTE         1     0.656      R19C6A.F1 to      R19C7C.C0 o_dac_a_9__I_0/carrier/qtr_inst/n955_adj_2732
CTOOFX_DEL  ---     0.661      R19C7C.C0 to    R19C7C.OFX0 o_dac_a_9__I_0/carrier/qtr_inst/i20468/SLICE_1135
ROUTE         1     1.295    R19C7C.OFX0 to      R15C6A.D1 o_dac_a_9__I_0/carrier/qtr_inst/n22842
CTOF_DEL    ---     0.452      R15C6A.D1 to      R15C6A.F1 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1709
ROUTE         1     0.610      R15C6A.F1 to      R15C6A.B0 o_dac_a_9__I_0/carrier/qtr_inst/n22846
CTOF_DEL    ---     0.452      R15C6A.B0 to      R15C6A.F0 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1709
ROUTE         1     0.678      R15C6A.F0 to      R15C8D.C0 o_dac_a_9__I_0/carrier/qtr_inst/n22848
CTOF_DEL    ---     0.452      R15C8D.C0 to      R15C8D.F0 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_464
ROUTE         1     0.000      R15C8D.F0 to     R15C8D.DI0 o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_i_15_N_2145_6 (to dac_clk_p_c)
                  --------
                   11.131   (34.0% logic, 66.0% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_429:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.711     LPLL.CLKOP to      R7C9C.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_464:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.711     LPLL.CLKOP to     R15C8D.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.637ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_dac_a_9__I_0/modulation/qtr_inst/index_i_i1  (from dac_clk_p_c +)
   Destination:    FF         Data in        o_dac_a_9__I_0/modulation/qtr_inst/quarter_wave_sample_register_i_i6  (to dac_clk_p_c +)

   Delay:              11.066ns  (30.0% logic, 70.0% route), 8 logic levels.

 Constraint Details:

     11.066ns physical path delay o_dac_a_9__I_0/modulation/qtr_inst/SLICE_534 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560 meets
     13.889ns delay constraint less
      0.036ns skew and
      0.150ns DIN_SET requirement (totaling 13.703ns) by 2.637ns

 Physical Path Details:

      Data path o_dac_a_9__I_0/modulation/qtr_inst/SLICE_534 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C29A.CLK to     R17C29A.Q1 o_dac_a_9__I_0/modulation/qtr_inst/SLICE_534 (from dac_clk_p_c)
ROUTE       345     2.299     R17C29A.Q1 to     R21C32A.A1 o_dac_a_9__I_0/modulation/qtr_inst/index_i_1
CTOF_DEL    ---     0.452     R21C32A.A1 to     R21C32A.F1 o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1464
ROUTE        12     1.858     R21C32A.F1 to     R18C36C.B0 o_dac_a_9__I_0/modulation/qtr_inst/n204
CTOF_DEL    ---     0.452     R18C36C.B0 to     R18C36C.F0 o_dac_a_9__I_0/modulation/qtr_inst/SLICE_2158
ROUTE         1     0.851     R18C36C.F0 to     R18C35B.A1 o_dac_a_9__I_0/modulation/qtr_inst/n684_adj_2852
CTOOFX_DEL  ---     0.661     R18C35B.A1 to   R18C35B.OFX0 o_dac_a_9__I_0/modulation/qtr_inst/i21387/SLICE_966
ROUTE         1     0.000   R18C35B.OFX0 to    R18C35A.FXA o_dac_a_9__I_0/modulation/qtr_inst/n23761
FXTOOFX_DE  ---     0.223    R18C35A.FXA to   R18C35A.OFX1 o_dac_a_9__I_0/modulation/qtr_inst/i21388/SLICE_967
ROUTE         1     0.000   R18C35A.OFX1 to    R18C35B.FXB o_dac_a_9__I_0/modulation/qtr_inst/n23772
FXTOOFX_DE  ---     0.223    R18C35B.FXB to   R18C35B.OFX1 o_dac_a_9__I_0/modulation/qtr_inst/i21387/SLICE_966
ROUTE         1     1.585   R18C35B.OFX1 to     R21C30C.C0 o_dac_a_9__I_0/modulation/qtr_inst/n23777
CTOF_DEL    ---     0.452     R21C30C.C0 to     R21C30C.F0 o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1666
ROUTE         1     1.149     R21C30C.F0 to     R22C31C.A0 o_dac_a_9__I_0/modulation/qtr_inst/n23780
CTOF_DEL    ---     0.452     R22C31C.A0 to     R22C31C.F0 o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560
ROUTE         1     0.000     R22C31C.F0 to    R22C31C.DI0 o_dac_a_9__I_0/modulation/qtr_inst/quarter_wave_sample_register_i_15_N_2145_6 (to dac_clk_p_c)
                  --------
                   11.066   (30.0% logic, 70.0% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_534:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.711     LPLL.CLKOP to    R17C29A.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.675     LPLL.CLKOP to    R22C31C.CLK dac_clk_p_c
                  --------
                    1.675   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.800ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_dac_a_9__I_0/modulation/qtr_inst/index_i_i1  (from dac_clk_p_c +)
   Destination:    FF         Data in        o_dac_a_9__I_0/modulation/qtr_inst/quarter_wave_sample_register_i_i6  (to dac_clk_p_c +)

   Delay:              10.903ns  (30.5% logic, 69.5% route), 8 logic levels.

 Constraint Details:

     10.903ns physical path delay o_dac_a_9__I_0/modulation/qtr_inst/SLICE_534 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560 meets
     13.889ns delay constraint less
      0.036ns skew and
      0.150ns DIN_SET requirement (totaling 13.703ns) by 2.800ns

 Physical Path Details:

      Data path o_dac_a_9__I_0/modulation/qtr_inst/SLICE_534 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C29A.CLK to     R17C29A.Q1 o_dac_a_9__I_0/modulation/qtr_inst/SLICE_534 (from dac_clk_p_c)
ROUTE       345     2.185     R17C29A.Q1 to     R18C36B.A1 o_dac_a_9__I_0/modulation/qtr_inst/index_i_1
CTOF_DEL    ---     0.452     R18C36B.A1 to     R18C36B.F1 o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1463
ROUTE         6     1.691     R18C36B.F1 to     R19C36A.B0 o_dac_a_9__I_0/modulation/qtr_inst/n27419
CTOF_DEL    ---     0.452     R19C36A.B0 to     R19C36A.F0 o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1643
ROUTE         3     0.969     R19C36A.F0 to     R18C35A.C0 o_dac_a_9__I_0/modulation/qtr_inst/n412_adj_2844
CTOOFX_DEL  ---     0.661     R18C35A.C0 to   R18C35A.OFX0 o_dac_a_9__I_0/modulation/qtr_inst/i21388/SLICE_967
ROUTE         1     0.000   R18C35A.OFX0 to    R18C35A.FXB o_dac_a_9__I_0/modulation/qtr_inst/n23762
FXTOOFX_DE  ---     0.223    R18C35A.FXB to   R18C35A.OFX1 o_dac_a_9__I_0/modulation/qtr_inst/i21388/SLICE_967
ROUTE         1     0.000   R18C35A.OFX1 to    R18C35B.FXB o_dac_a_9__I_0/modulation/qtr_inst/n23772
FXTOOFX_DE  ---     0.223    R18C35B.FXB to   R18C35B.OFX1 o_dac_a_9__I_0/modulation/qtr_inst/i21387/SLICE_966
ROUTE         1     1.585   R18C35B.OFX1 to     R21C30C.C0 o_dac_a_9__I_0/modulation/qtr_inst/n23777
CTOF_DEL    ---     0.452     R21C30C.C0 to     R21C30C.F0 o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1666
ROUTE         1     1.149     R21C30C.F0 to     R22C31C.A0 o_dac_a_9__I_0/modulation/qtr_inst/n23780
CTOF_DEL    ---     0.452     R22C31C.A0 to     R22C31C.F0 o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560
ROUTE         1     0.000     R22C31C.F0 to    R22C31C.DI0 o_dac_a_9__I_0/modulation/qtr_inst/quarter_wave_sample_register_i_15_N_2145_6 (to dac_clk_p_c)
                  --------
                   10.903   (30.5% logic, 69.5% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_534:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.711     LPLL.CLKOP to    R17C29A.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.675     LPLL.CLKOP to    R22C31C.CLK dac_clk_p_c
                  --------
                    1.675   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.808ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_dac_a_9__I_0/modulation/qtr_inst/index_i_i1  (from dac_clk_p_c +)
   Destination:    FF         Data in        o_dac_a_9__I_0/modulation/qtr_inst/quarter_wave_sample_register_i_i7  (to dac_clk_p_c +)

   Delay:              10.895ns  (32.5% logic, 67.5% route), 7 logic levels.

 Constraint Details:

     10.895ns physical path delay o_dac_a_9__I_0/modulation/qtr_inst/SLICE_534 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560 meets
     13.889ns delay constraint less
      0.036ns skew and
      0.150ns DIN_SET requirement (totaling 13.703ns) by 2.808ns

 Physical Path Details:

      Data path o_dac_a_9__I_0/modulation/qtr_inst/SLICE_534 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C29A.CLK to     R17C29A.Q1 o_dac_a_9__I_0/modulation/qtr_inst/SLICE_534 (from dac_clk_p_c)
ROUTE       345     2.299     R17C29A.Q1 to     R21C32A.A1 o_dac_a_9__I_0/modulation/qtr_inst/index_i_1
CTOF_DEL    ---     0.452     R21C32A.A1 to     R21C32A.F1 o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1464
ROUTE        12     1.381     R21C32A.F1 to     R18C38B.D0 o_dac_a_9__I_0/modulation/qtr_inst/n204
CTOF_DEL    ---     0.452     R18C38B.D0 to     R18C38B.F0 o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1624
ROUTE         1     0.541     R18C38B.F0 to     R18C37D.D0 o_dac_a_9__I_0/modulation/qtr_inst/n333
CTOOFX_DEL  ---     0.661     R18C37D.D0 to   R18C37D.OFX0 o_dac_a_9__I_0/modulation/qtr_inst/i19502/SLICE_986
ROUTE         1     0.903   R18C37D.OFX0 to     R21C37C.D0 o_dac_a_9__I_0/modulation/qtr_inst/n21857
CTOF_DEL    ---     0.452     R21C37C.D0 to     R21C37C.F0 o_dac_a_9__I_0/modulation/qtr_inst/SLICE_2143
ROUTE         1     0.839     R21C37C.F0 to     R21C35D.D1 o_dac_a_9__I_0/modulation/qtr_inst/n23564
CTOOFX_DEL  ---     0.661     R21C35D.D1 to   R21C35D.OFX0 o_dac_a_9__I_0/modulation/qtr_inst/i21200/SLICE_823
ROUTE         1     1.393   R21C35D.OFX0 to     R22C31C.D1 o_dac_a_9__I_0/modulation/qtr_inst/n23574
CTOF_DEL    ---     0.452     R22C31C.D1 to     R22C31C.F1 o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560
ROUTE         1     0.000     R22C31C.F1 to    R22C31C.DI1 o_dac_a_9__I_0/modulation/qtr_inst/quarter_wave_sample_register_i_15_N_2145_7 (to dac_clk_p_c)
                  --------
                   10.895   (32.5% logic, 67.5% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_534:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.711     LPLL.CLKOP to    R17C29A.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.675     LPLL.CLKOP to    R22C31C.CLK dac_clk_p_c
                  --------
                    1.675   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.837ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_dac_a_9__I_0/modulation/qtr_inst/index_i_i1  (from dac_clk_p_c +)
   Destination:    FF         Data in        o_dac_a_9__I_0/modulation/qtr_inst/quarter_wave_sample_register_i_i6  (to dac_clk_p_c +)

   Delay:              10.866ns  (30.6% logic, 69.4% route), 8 logic levels.

 Constraint Details:

     10.866ns physical path delay o_dac_a_9__I_0/modulation/qtr_inst/SLICE_534 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560 meets
     13.889ns delay constraint less
      0.036ns skew and
      0.150ns DIN_SET requirement (totaling 13.703ns) by 2.837ns

 Physical Path Details:

      Data path o_dac_a_9__I_0/modulation/qtr_inst/SLICE_534 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C29A.CLK to     R17C29A.Q1 o_dac_a_9__I_0/modulation/qtr_inst/SLICE_534 (from dac_clk_p_c)
ROUTE       345     2.252     R17C29A.Q1 to     R22C32B.B1 o_dac_a_9__I_0/modulation/qtr_inst/index_i_1
CTOF_DEL    ---     0.452     R22C32B.B1 to     R22C32B.F1 o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1634
ROUTE        10     1.705     R22C32B.F1 to     R18C36C.D0 o_dac_a_9__I_0/modulation/qtr_inst/n29957
CTOF_DEL    ---     0.452     R18C36C.D0 to     R18C36C.F0 o_dac_a_9__I_0/modulation/qtr_inst/SLICE_2158
ROUTE         1     0.851     R18C36C.F0 to     R18C35B.A1 o_dac_a_9__I_0/modulation/qtr_inst/n684_adj_2852
CTOOFX_DEL  ---     0.661     R18C35B.A1 to   R18C35B.OFX0 o_dac_a_9__I_0/modulation/qtr_inst/i21387/SLICE_966
ROUTE         1     0.000   R18C35B.OFX0 to    R18C35A.FXA o_dac_a_9__I_0/modulation/qtr_inst/n23761
FXTOOFX_DE  ---     0.223    R18C35A.FXA to   R18C35A.OFX1 o_dac_a_9__I_0/modulation/qtr_inst/i21388/SLICE_967
ROUTE         1     0.000   R18C35A.OFX1 to    R18C35B.FXB o_dac_a_9__I_0/modulation/qtr_inst/n23772
FXTOOFX_DE  ---     0.223    R18C35B.FXB to   R18C35B.OFX1 o_dac_a_9__I_0/modulation/qtr_inst/i21387/SLICE_966
ROUTE         1     1.585   R18C35B.OFX1 to     R21C30C.C0 o_dac_a_9__I_0/modulation/qtr_inst/n23777
CTOF_DEL    ---     0.452     R21C30C.C0 to     R21C30C.F0 o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1666
ROUTE         1     1.149     R21C30C.F0 to     R22C31C.A0 o_dac_a_9__I_0/modulation/qtr_inst/n23780
CTOF_DEL    ---     0.452     R22C31C.A0 to     R22C31C.F0 o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560
ROUTE         1     0.000     R22C31C.F0 to    R22C31C.DI0 o_dac_a_9__I_0/modulation/qtr_inst/quarter_wave_sample_register_i_15_N_2145_6 (to dac_clk_p_c)
                  --------
                   10.866   (30.6% logic, 69.4% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_534:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.711     LPLL.CLKOP to    R17C29A.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.675     LPLL.CLKOP to    R22C31C.CLK dac_clk_p_c
                  --------
                    1.675   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.860ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_dac_a_9__I_0/carrier/qtr_inst/index_q_i0  (from dac_clk_p_c +)
   Destination:    FF         Data in        o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_q_i5  (to dac_clk_p_c +)

   Delay:              10.879ns  (30.4% logic, 69.6% route), 7 logic levels.

 Constraint Details:

     10.879ns physical path delay o_dac_a_9__I_0/carrier/qtr_inst/SLICE_434 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_477 meets
     13.889ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.739ns) by 2.860ns

 Physical Path Details:

      Data path o_dac_a_9__I_0/carrier/qtr_inst/SLICE_434 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_477:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R7C25C.CLK to      R7C25C.Q0 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_434 (from dac_clk_p_c)
ROUTE       338     1.963      R7C25C.Q0 to      R9C31D.C0 o_dac_a_9__I_0/carrier/qtr_inst/index_q_0
CTOF_DEL    ---     0.452      R9C31D.C0 to      R9C31D.F0 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1495
ROUTE        12     1.890      R9C31D.F0 to     R12C35B.C1 o_dac_a_9__I_0/carrier/qtr_inst/n14_adj_2290
CTOF_DEL    ---     0.452     R12C35B.C1 to     R12C35B.F1 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1968
ROUTE         1     1.254     R12C35B.F1 to     R11C35A.B1 o_dac_a_9__I_0/carrier/qtr_inst/n875_adj_2689
CTOOFX_DEL  ---     0.661     R11C35A.B1 to   R11C35A.OFX0 o_dac_a_9__I_0/carrier/qtr_inst/i20705/SLICE_1162
ROUTE         1     0.000   R11C35A.OFX0 to    R11C35A.FXB o_dac_a_9__I_0/carrier/qtr_inst/n23079
FXTOOFX_DE  ---     0.223    R11C35A.FXB to   R11C35A.OFX1 o_dac_a_9__I_0/carrier/qtr_inst/i20705/SLICE_1162
ROUTE         1     1.333   R11C35A.OFX1 to     R10C34C.C0 o_dac_a_9__I_0/carrier/qtr_inst/n23088
CTOF_DEL    ---     0.452     R10C34C.C0 to     R10C34C.F0 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_2275
ROUTE         1     1.129     R10C34C.F0 to      R8C31D.C1 o_dac_a_9__I_0/carrier/qtr_inst/n23093
CTOOFX_DEL  ---     0.661      R8C31D.C1 to    R8C31D.OFX0 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_477
ROUTE         1     0.000    R8C31D.OFX0 to     R8C31D.DI0 o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_q_15_N_2160_5 (to dac_clk_p_c)
                  --------
                   10.879   (30.4% logic, 69.6% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_434:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.711     LPLL.CLKOP to     R7C25C.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_477:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.711     LPLL.CLKOP to     R8C31D.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.868ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_dac_a_9__I_0/carrier/qtr_inst/index_i_i1  (from dac_clk_p_c +)
   Destination:    FF         Data in        o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_i_i6  (to dac_clk_p_c +)

   Delay:              10.871ns  (34.8% logic, 65.2% route), 8 logic levels.

 Constraint Details:

     10.871ns physical path delay o_dac_a_9__I_0/carrier/qtr_inst/SLICE_429 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_464 meets
     13.889ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.739ns) by 2.868ns

 Physical Path Details:

      Data path o_dac_a_9__I_0/carrier/qtr_inst/SLICE_429 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_464:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409      R7C9C.CLK to       R7C9C.Q1 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_429 (from dac_clk_p_c)
ROUTE       344     2.431       R7C9C.Q1 to      R18C7C.C1 o_dac_a_9__I_0/carrier/qtr_inst/index_i_1
CTOF_DEL    ---     0.452      R18C7C.C1 to      R18C7C.F1 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1714
ROUTE        15     0.875      R18C7C.F1 to      R19C6A.D0 o_dac_a_9__I_0/carrier/qtr_inst/n27381
CTOF_DEL    ---     0.452      R19C6A.D0 to      R19C6A.F0 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1527
ROUTE         1     0.544      R19C6A.F0 to      R19C6A.D1 o_dac_a_9__I_0/carrier/qtr_inst/n27072
CTOF_DEL    ---     0.452      R19C6A.D1 to      R19C6A.F1 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1527
ROUTE         1     0.656      R19C6A.F1 to      R19C7C.C0 o_dac_a_9__I_0/carrier/qtr_inst/n955_adj_2732
CTOOFX_DEL  ---     0.661      R19C7C.C0 to    R19C7C.OFX0 o_dac_a_9__I_0/carrier/qtr_inst/i20468/SLICE_1135
ROUTE         1     1.295    R19C7C.OFX0 to      R15C6A.D1 o_dac_a_9__I_0/carrier/qtr_inst/n22842
CTOF_DEL    ---     0.452      R15C6A.D1 to      R15C6A.F1 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1709
ROUTE         1     0.610      R15C6A.F1 to      R15C6A.B0 o_dac_a_9__I_0/carrier/qtr_inst/n22846
CTOF_DEL    ---     0.452      R15C6A.B0 to      R15C6A.F0 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1709
ROUTE         1     0.678      R15C6A.F0 to      R15C8D.C0 o_dac_a_9__I_0/carrier/qtr_inst/n22848
CTOF_DEL    ---     0.452      R15C8D.C0 to      R15C8D.F0 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_464
ROUTE         1     0.000      R15C8D.F0 to     R15C8D.DI0 o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_i_15_N_2145_6 (to dac_clk_p_c)
                  --------
                   10.871   (34.8% logic, 65.2% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_429:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.711     LPLL.CLKOP to      R7C9C.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_464:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.711     LPLL.CLKOP to     R15C8D.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.875ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genbus/wbexec/o_wb_addr_598__i17  (from dac_clk_p_c +)
   Destination:    EFB        Port           wb_lo_data_7__I_0/EFBInst_0(ASIC)  (to dac_clk_p_c +)

   Delay:               8.694ns  (30.7% logic, 69.3% route), 6 logic levels.

 Constraint Details:

      8.694ns physical path delay genbus/wbexec/SLICE_6 to wb_lo_data_7__I_0/EFBInst_0 meets
     13.889ns delay constraint less
     -0.153ns skew and
      2.473ns WBSTBI_SET requirement (totaling 11.569ns) by 2.875ns

 Physical Path Details:

      Data path genbus/wbexec/SLICE_6 to wb_lo_data_7__I_0/EFBInst_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C15B.CLK to     R10C15B.Q1 genbus/wbexec/SLICE_6 (from dac_clk_p_c)
ROUTE         4     1.618     R10C15B.Q1 to      R8C16D.D1 wb_addr_17
CTOF_DEL    ---     0.452      R8C16D.D1 to      R8C16D.F1 SLICE_2011
ROUTE         1     0.656      R8C16D.F1 to      R7C16D.C1 n21188
CTOF_DEL    ---     0.452      R7C16D.C1 to      R7C16D.F1 SLICE_1564
ROUTE         6     0.907      R7C16D.F1 to      R7C16A.B1 n38
CTOF_DEL    ---     0.452      R7C16A.B1 to      R7C16A.F1 SLICE_2007
ROUTE         2     0.847      R7C16A.F1 to      R6C14D.D1 n21248
CTOF_DEL    ---     0.452      R6C14D.D1 to      R6C14D.F1 SLICE_1563
ROUTE         2     0.392      R6C14D.F1 to      R6C14D.C0 wb_lo_sel_N_312
CTOF_DEL    ---     0.452      R6C14D.C0 to      R6C14D.F0 SLICE_1563
ROUTE         1     1.605      R6C14D.F0 to     EFB.WBSTBI wb_lo_data_7__N_96 (to dac_clk_p_c)
                  --------
                    8.694   (30.7% logic, 69.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to genbus/wbexec/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.711     LPLL.CLKOP to    R10C15B.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to wb_lo_data_7__I_0/EFBInst_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.864     LPLL.CLKOP to     EFB.WBCLKI dac_clk_p_c
                  --------
                    1.864   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.920ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genbus/wbexec/o_wb_addr_598__i14  (from dac_clk_p_c +)
   Destination:    EFB        Port           wb_lo_data_7__I_0/EFBInst_0(ASIC)  (to dac_clk_p_c +)

   Delay:               8.649ns  (30.9% logic, 69.1% route), 6 logic levels.

 Constraint Details:

      8.649ns physical path delay genbus/wbexec/SLICE_7 to wb_lo_data_7__I_0/EFBInst_0 meets
     13.889ns delay constraint less
     -0.153ns skew and
      2.473ns WBSTBI_SET requirement (totaling 11.569ns) by 2.920ns

 Physical Path Details:

      Data path genbus/wbexec/SLICE_7 to wb_lo_data_7__I_0/EFBInst_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C15A.CLK to     R10C15A.Q0 genbus/wbexec/SLICE_7 (from dac_clk_p_c)
ROUTE         4     1.573     R10C15A.Q0 to      R8C16D.B1 wb_addr_14
CTOF_DEL    ---     0.452      R8C16D.B1 to      R8C16D.F1 SLICE_2011
ROUTE         1     0.656      R8C16D.F1 to      R7C16D.C1 n21188
CTOF_DEL    ---     0.452      R7C16D.C1 to      R7C16D.F1 SLICE_1564
ROUTE         6     0.907      R7C16D.F1 to      R7C16A.B1 n38
CTOF_DEL    ---     0.452      R7C16A.B1 to      R7C16A.F1 SLICE_2007
ROUTE         2     0.847      R7C16A.F1 to      R6C14D.D1 n21248
CTOF_DEL    ---     0.452      R6C14D.D1 to      R6C14D.F1 SLICE_1563
ROUTE         2     0.392      R6C14D.F1 to      R6C14D.C0 wb_lo_sel_N_312
CTOF_DEL    ---     0.452      R6C14D.C0 to      R6C14D.F0 SLICE_1563
ROUTE         1     1.605      R6C14D.F0 to     EFB.WBSTBI wb_lo_data_7__N_96 (to dac_clk_p_c)
                  --------
                    8.649   (30.9% logic, 69.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to genbus/wbexec/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.711     LPLL.CLKOP to    R10C15A.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to wb_lo_data_7__I_0/EFBInst_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.864     LPLL.CLKOP to     EFB.WBCLKI dac_clk_p_c
                  --------
                    1.864   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.933ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_dac_a_9__I_0/modulation/qtr_inst/index_i_i1  (from dac_clk_p_c +)
   Destination:    FF         Data in        o_dac_a_9__I_0/modulation/qtr_inst/quarter_wave_sample_register_i_i7  (to dac_clk_p_c +)

   Delay:              10.770ns  (32.9% logic, 67.1% route), 7 logic levels.

 Constraint Details:

     10.770ns physical path delay o_dac_a_9__I_0/modulation/qtr_inst/SLICE_534 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560 meets
     13.889ns delay constraint less
      0.036ns skew and
      0.150ns DIN_SET requirement (totaling 13.703ns) by 2.933ns

 Physical Path Details:

      Data path o_dac_a_9__I_0/modulation/qtr_inst/SLICE_534 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C29A.CLK to     R17C29A.Q1 o_dac_a_9__I_0/modulation/qtr_inst/SLICE_534 (from dac_clk_p_c)
ROUTE       345     2.299     R17C29A.Q1 to     R21C32A.A1 o_dac_a_9__I_0/modulation/qtr_inst/index_i_1
CTOF_DEL    ---     0.452     R21C32A.A1 to     R21C32A.F1 o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1464
ROUTE        12     1.299     R21C32A.F1 to     R19C38B.C1 o_dac_a_9__I_0/modulation/qtr_inst/n204
CTOF_DEL    ---     0.452     R19C38B.C1 to     R19C38B.F1 o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1954
ROUTE         1     0.659     R19C38B.F1 to     R19C38A.C0 o_dac_a_9__I_0/modulation/qtr_inst/n22456
CTOOFX_DEL  ---     0.661     R19C38A.C0 to   R19C38A.OFX0 o_dac_a_9__I_0/modulation/qtr_inst/mux_231_Mux_7_i190/SLICE_990
ROUTE         1     1.018   R19C38A.OFX0 to     R21C37D.C0 o_dac_a_9__I_0/modulation/qtr_inst/n190
CTOF_DEL    ---     0.452     R21C37D.C0 to     R21C37D.F0 o_dac_a_9__I_0/modulation/qtr_inst/SLICE_2142
ROUTE         1     0.563     R21C37D.F0 to     R21C35D.D0 o_dac_a_9__I_0/modulation/qtr_inst/n23563
CTOOFX_DEL  ---     0.661     R21C35D.D0 to   R21C35D.OFX0 o_dac_a_9__I_0/modulation/qtr_inst/i21200/SLICE_823
ROUTE         1     1.393   R21C35D.OFX0 to     R22C31C.D1 o_dac_a_9__I_0/modulation/qtr_inst/n23574
CTOF_DEL    ---     0.452     R22C31C.D1 to     R22C31C.F1 o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560
ROUTE         1     0.000     R22C31C.F1 to    R22C31C.DI1 o_dac_a_9__I_0/modulation/qtr_inst/quarter_wave_sample_register_i_15_N_2145_7 (to dac_clk_p_c)
                  --------
                   10.770   (32.9% logic, 67.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_534:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.711     LPLL.CLKOP to    R17C29A.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.675     LPLL.CLKOP to    R22C31C.CLK dac_clk_p_c
                  --------
                    1.675   (0.0% logic, 100.0% route), 0 logic levels.

Report:   88.645MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "lo_pll_out" 420.000000 MHz ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.131ns
         The internal maximum frequency of the following component is 444.444 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    SLICE      CLK            SLICE_342

   Delay:               2.250ns -- based on Minimum Pulse Width


Passed: The following path meets requirements by 0.811ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clock_phase_shifter_inst/o_clk_i_9  (from lo_pll_out +)
   Destination:    FF         Data in        clock_phase_shifter_inst/o_clk_i_9  (to lo_pll_out +)

   Delay:               1.420ns  (60.6% logic, 39.4% route), 2 logic levels.

 Constraint Details:

      1.420ns physical path delay SLICE_342 to SLICE_342 meets
      2.381ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 2.231ns) by 0.811ns

 Physical Path Details:

      Data path SLICE_342 to SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R2C25D.CLK to      R2C25D.Q0 SLICE_342 (from lo_pll_out)
ROUTE         2     0.551      R2C25D.Q0 to      R2C25D.D0 i_clk_p_c
CTOF_DEL    ---     0.452      R2C25D.D0 to      R2C25D.F0 SLICE_342
ROUTE         2     0.008      R2C25D.F0 to     R2C25D.DI0 i_clk_n_c (to lo_pll_out)
                  --------
                    1.420   (60.6% logic, 39.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path lo_gen/PLLInst_0 to SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.729     RPLL.CLKOP to     R2C25D.CLK lo_pll_out
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path lo_gen/PLLInst_0 to SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.729     RPLL.CLKOP to     R2C25D.CLK lo_pll_out
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.811ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clock_phase_shifter_inst/o_clk_q_10  (from lo_pll_out -)
   Destination:    FF         Data in        clock_phase_shifter_inst/o_clk_q_10  (to lo_pll_out -)

   Delay:               1.420ns  (60.6% logic, 39.4% route), 2 logic levels.

 Constraint Details:

      1.420ns physical path delay SLICE_614 to SLICE_614 meets
      2.381ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 2.231ns) by 0.811ns

 Physical Path Details:

      Data path SLICE_614 to SLICE_614:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R2C21D.CLK to      R2C21D.Q0 SLICE_614 (from lo_pll_out)
ROUTE         2     0.551      R2C21D.Q0 to      R2C21D.D0 q_clk_p_c
CTOF_DEL    ---     0.452      R2C21D.D0 to      R2C21D.F0 SLICE_614
ROUTE         2     0.008      R2C21D.F0 to     R2C21D.DI0 q_clk_n_c (to lo_pll_out)
                  --------
                    1.420   (60.6% logic, 39.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path lo_gen/PLLInst_0 to SLICE_614:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.729     RPLL.CLKOP to     R2C21D.CLK lo_pll_out
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path lo_gen/PLLInst_0 to SLICE_614:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.729     RPLL.CLKOP to     R2C21D.CLK lo_pll_out
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

Report:  444.444MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "i_ref_clk_c" 12.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "dac_clk_p_c" 72.000000   |             |             |
MHz ;                                   |   72.000 MHz|   88.645 MHz|   8  
                                        |             |             |
FREQUENCY NET "lo_pll_out" 420.000000   |             |             |
MHz ;                                   |  420.000 MHz|  444.444 MHz|   0  
                                        |             |             |
FREQUENCY NET "i_ref_clk_c" 12.000000   |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 3 clocks:

Clock Domain: lo_pll_out   Source: lo_gen/PLLInst_0.CLKOP   Loads: 3
   Covered under: FREQUENCY NET "lo_pll_out" 420.000000 MHz ;

Clock Domain: i_ref_clk_c   Source: i_ref_clk.PAD   Loads: 2
   No transfer within this clock domain is found

Clock Domain: dac_clk_p_c   Source: sys_clk_inst/PLLInst_0.CLKOP   Loads: 686
   Covered under: FREQUENCY NET "dac_clk_p_c" 72.000000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 37439 paths, 4 nets, and 16206 connections (97.87% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.3.469
Sat Feb 06 23:55:39 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o iq_modulator_impl1.twr -gui -msgset D:/Documents/Git_Local/fm_modulator/lattice/promote.xml iq_modulator_impl1.ncd iq_modulator_impl1.prf 
Design file:     iq_modulator_impl1.ncd
Preference file: iq_modulator_impl1.prf
Device,speed:    LCMXO3LF-6900C,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "dac_clk_p_c" 72.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.198ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genbus/unpackx/o_dw_bits_i1  (from dac_clk_p_c +)
   Destination:    SP8KC      Port           genbus/genhex/mux_98(ASIC)  (to dac_clk_p_c +)

   Delay:               0.304ns  (43.8% logic, 56.3% route), 1 logic levels.

 Constraint Details:

      0.304ns physical path delay genbus/unpackx/SLICE_220 to genbus/genhex/mux_98 meets
      0.052ns ADDR_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.106ns) by 0.198ns

 Physical Path Details:

      Data path genbus/unpackx/SLICE_220 to genbus/genhex/mux_98:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C18B.CLK to     R19C18B.Q1 genbus/unpackx/SLICE_220 (from dac_clk_p_c)
ROUTE         1     0.171     R19C18B.Q1 to EBR_R20C16.AD4 genbus/hb_bits_1 (to dac_clk_p_c)
                  --------
                    0.304   (43.8% logic, 56.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to genbus/unpackx/SLICE_220:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.698     LPLL.CLKOP to    R19C18B.CLK dac_clk_p_c
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to genbus/genhex/mux_98:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.752     LPLL.CLKOP to EBR_R20C16.CLK dac_clk_p_c
                  --------
                    0.752   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.198ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genbus/unpackx/o_dw_bits_i3  (from dac_clk_p_c +)
   Destination:    SP8KC      Port           genbus/genhex/mux_98(ASIC)  (to dac_clk_p_c +)

   Delay:               0.304ns  (43.8% logic, 56.3% route), 1 logic levels.

 Constraint Details:

      0.304ns physical path delay genbus/unpackx/SLICE_221 to genbus/genhex/mux_98 meets
      0.052ns ADDR_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.106ns) by 0.198ns

 Physical Path Details:

      Data path genbus/unpackx/SLICE_221 to genbus/genhex/mux_98:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C17B.CLK to     R19C17B.Q1 genbus/unpackx/SLICE_221 (from dac_clk_p_c)
ROUTE         1     0.171     R19C17B.Q1 to EBR_R20C16.AD6 genbus/hb_bits_3 (to dac_clk_p_c)
                  --------
                    0.304   (43.8% logic, 56.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to genbus/unpackx/SLICE_221:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.698     LPLL.CLKOP to    R19C17B.CLK dac_clk_p_c
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to genbus/genhex/mux_98:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.752     LPLL.CLKOP to EBR_R20C16.CLK dac_clk_p_c
                  --------
                    0.752   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.300ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genbus/unpackx/o_dw_bits_i4  (from dac_clk_p_c +)
   Destination:    SP8KC      Port           genbus/genhex/mux_98(ASIC)  (to dac_clk_p_c +)

   Delay:               0.424ns  (31.4% logic, 68.6% route), 1 logic levels.

 Constraint Details:

      0.424ns physical path delay SLICE_222 to genbus/genhex/mux_98 meets
      0.052ns ADDR_HLD and
      0.000ns delay constraint less
     -0.072ns skew requirement (totaling 0.124ns) by 0.300ns

 Physical Path Details:

      Data path SLICE_222 to genbus/genhex/mux_98:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C18D.CLK to     R21C18D.Q0 SLICE_222 (from dac_clk_p_c)
ROUTE         1     0.291     R21C18D.Q0 to EBR_R20C16.AD7 genbus/hb_bits_4 (to dac_clk_p_c)
                  --------
                    0.424   (31.4% logic, 68.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to SLICE_222:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.680     LPLL.CLKOP to    R21C18D.CLK dac_clk_p_c
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to genbus/genhex/mux_98:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.752     LPLL.CLKOP to EBR_R20C16.CLK dac_clk_p_c
                  --------
                    0.752   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.300ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_dac_a_9__I_0/startup_timer_FSM_i0_i14  (from dac_clk_p_c +)
   Destination:    FF         Data in        o_dac_a_9__I_0/startup_timer_FSM_i0_i15  (to dac_clk_p_c +)

   Delay:               0.276ns  (48.2% logic, 51.8% route), 1 logic levels.

 Constraint Details:

      0.276ns physical path delay o_dac_a_9__I_0/SLICE_516 to o_dac_a_9__I_0/SLICE_515 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.024ns) by 0.300ns

 Physical Path Details:

      Data path o_dac_a_9__I_0/SLICE_516 to o_dac_a_9__I_0/SLICE_515:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C20A.CLK to     R24C20A.Q0 o_dac_a_9__I_0/SLICE_516 (from dac_clk_p_c)
ROUTE         1     0.143     R24C20A.Q0 to     R24C20B.CE o_dac_a_9__I_0/dac_clk_p_c_enable_472 (to dac_clk_p_c)
                  --------
                    0.276   (48.2% logic, 51.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/SLICE_516:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.680     LPLL.CLKOP to    R24C20A.CLK dac_clk_p_c
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/SLICE_515:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.680     LPLL.CLKOP to    R24C20B.CLK dac_clk_p_c
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.302ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_dac_a_9__I_0/startup_timer_FSM_i0_i15  (from dac_clk_p_c +)
   Destination:    FF         Data in        o_dac_a_9__I_0/startup_timer_FSM_i0_i14  (to dac_clk_p_c +)

   Delay:               0.278ns  (47.8% logic, 52.2% route), 1 logic levels.

 Constraint Details:

      0.278ns physical path delay o_dac_a_9__I_0/SLICE_515 to o_dac_a_9__I_0/SLICE_516 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.024ns) by 0.302ns

 Physical Path Details:

      Data path o_dac_a_9__I_0/SLICE_515 to o_dac_a_9__I_0/SLICE_516:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C20B.CLK to     R24C20B.Q0 o_dac_a_9__I_0/SLICE_515 (from dac_clk_p_c)
ROUTE        10     0.145     R24C20B.Q0 to     R24C20A.CE o_dac_a_9__I_0/cw_mux_dac_a_mux_sel_N_1885 (to dac_clk_p_c)
                  --------
                    0.278   (47.8% logic, 52.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/SLICE_515:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.680     LPLL.CLKOP to    R24C20B.CLK dac_clk_p_c
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/SLICE_516:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.680     LPLL.CLKOP to    R24C20A.CLK dac_clk_p_c
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              txtransport/lcl_data_i0  (from dac_clk_p_c +)
   Destination:    FF         Data in        txtransport/o_uart_tx_48  (to dac_clk_p_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_659 to txtransport/SLICE_596 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_659 to txtransport/SLICE_596:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C18A.CLK to     R23C18A.Q0 SLICE_659 (from dac_clk_p_c)
ROUTE         1     0.152     R23C18A.Q0 to     R23C18C.M0 txtransport/lcl_data_0 (to dac_clk_p_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to SLICE_659:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.680     LPLL.CLKOP to    R23C18A.CLK dac_clk_p_c
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to txtransport/SLICE_596:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.680     LPLL.CLKOP to    R23C18C.CLK dac_clk_p_c
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genbus/addints/o_int_word_i8  (from dac_clk_p_c +)
   Destination:    FF         Data in        genbus/addidles/o_idl_word_i8  (to dac_clk_p_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay genbus/addints/SLICE_249 to genbus/addidles/SLICE_230 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path genbus/addints/SLICE_249 to genbus/addidles/SLICE_230:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C15A.CLK to     R16C15A.Q0 genbus/addints/SLICE_249 (from dac_clk_p_c)
ROUTE         1     0.152     R16C15A.Q0 to     R16C15D.M0 genbus/int_word_8 (to dac_clk_p_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to genbus/addints/SLICE_249:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.698     LPLL.CLKOP to    R16C15A.CLK dac_clk_p_c
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to genbus/addidles/SLICE_230:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.698     LPLL.CLKOP to    R16C15D.CLK dac_clk_p_c
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genbus/wbexec/o_rsp_word_i18  (from dac_clk_p_c +)
   Destination:    FF         Data in        genbus/addints/o_int_word_i18  (to dac_clk_p_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay genbus/wbexec/SLICE_292 to genbus/addints/SLICE_254 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path genbus/wbexec/SLICE_292 to genbus/addints/SLICE_254:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C16C.CLK to     R15C16C.Q0 genbus/wbexec/SLICE_292 (from dac_clk_p_c)
ROUTE         1     0.152     R15C16C.Q0 to     R15C16B.M0 genbus/ow_word_18 (to dac_clk_p_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to genbus/wbexec/SLICE_292:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.698     LPLL.CLKOP to    R15C16C.CLK dac_clk_p_c
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to genbus/addints/SLICE_254:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.698     LPLL.CLKOP to    R15C16B.CLK dac_clk_p_c
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genbus/wbexec/o_rsp_word_i26  (from dac_clk_p_c +)
   Destination:    FF         Data in        genbus/addints/o_int_word_i26  (to dac_clk_p_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay genbus/wbexec/SLICE_296 to genbus/addints/SLICE_258 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path genbus/wbexec/SLICE_296 to genbus/addints/SLICE_258:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C16C.CLK to     R14C16C.Q0 genbus/wbexec/SLICE_296 (from dac_clk_p_c)
ROUTE         1     0.152     R14C16C.Q0 to     R14C16D.M0 genbus/ow_word_26 (to dac_clk_p_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to genbus/wbexec/SLICE_296:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.698     LPLL.CLKOP to    R14C16C.CLK dac_clk_p_c
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to genbus/addints/SLICE_258:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.698     LPLL.CLKOP to    R14C16D.CLK dac_clk_p_c
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genbus/wbexec/o_rsp_word_i16  (from dac_clk_p_c +)
   Destination:    FF         Data in        genbus/addints/o_int_word_i16  (to dac_clk_p_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay genbus/wbexec/SLICE_291 to genbus/addints/SLICE_253 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path genbus/wbexec/SLICE_291 to genbus/addints/SLICE_253:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C15A.CLK to     R15C15A.Q0 genbus/wbexec/SLICE_291 (from dac_clk_p_c)
ROUTE         1     0.152     R15C15A.Q0 to     R15C15C.M0 genbus/ow_word_16 (to dac_clk_p_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to genbus/wbexec/SLICE_291:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.698     LPLL.CLKOP to    R15C15A.CLK dac_clk_p_c
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to genbus/addints/SLICE_253:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     0.698     LPLL.CLKOP to    R15C15C.CLK dac_clk_p_c
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "lo_pll_out" 420.000000 MHz ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.384ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clock_phase_shifter_inst/o_clk_i_9  (from lo_pll_out +)
   Destination:    FF         Data in        clock_phase_shifter_inst/o_clk_i_9  (to lo_pll_out +)

   Delay:               0.371ns  (63.1% logic, 36.9% route), 2 logic levels.

 Constraint Details:

      0.371ns physical path delay SLICE_342 to SLICE_342 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.384ns

 Physical Path Details:

      Data path SLICE_342 to SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C25D.CLK to      R2C25D.Q0 SLICE_342 (from lo_pll_out)
ROUTE         2     0.135      R2C25D.Q0 to      R2C25D.D0 i_clk_p_c
CTOF_DEL    ---     0.101      R2C25D.D0 to      R2C25D.F0 SLICE_342
ROUTE         2     0.002      R2C25D.F0 to     R2C25D.DI0 i_clk_n_c (to lo_pll_out)
                  --------
                    0.371   (63.1% logic, 36.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path lo_gen/PLLInst_0 to SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     0.707     RPLL.CLKOP to     R2C25D.CLK lo_pll_out
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path lo_gen/PLLInst_0 to SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     0.707     RPLL.CLKOP to     R2C25D.CLK lo_pll_out
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.384ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clock_phase_shifter_inst/o_clk_q_10  (from lo_pll_out -)
   Destination:    FF         Data in        clock_phase_shifter_inst/o_clk_q_10  (to lo_pll_out -)

   Delay:               0.371ns  (63.1% logic, 36.9% route), 2 logic levels.

 Constraint Details:

      0.371ns physical path delay SLICE_614 to SLICE_614 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.384ns

 Physical Path Details:

      Data path SLICE_614 to SLICE_614:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C21D.CLK to      R2C21D.Q0 SLICE_614 (from lo_pll_out)
ROUTE         2     0.135      R2C21D.Q0 to      R2C21D.D0 q_clk_p_c
CTOF_DEL    ---     0.101      R2C21D.D0 to      R2C21D.F0 SLICE_614
ROUTE         2     0.002      R2C21D.F0 to     R2C21D.DI0 q_clk_n_c (to lo_pll_out)
                  --------
                    0.371   (63.1% logic, 36.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path lo_gen/PLLInst_0 to SLICE_614:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     0.707     RPLL.CLKOP to     R2C21D.CLK lo_pll_out
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path lo_gen/PLLInst_0 to SLICE_614:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     0.707     RPLL.CLKOP to     R2C21D.CLK lo_pll_out
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "i_ref_clk_c" 12.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "dac_clk_p_c" 72.000000   |             |             |
MHz ;                                   |     0.000 ns|     0.198 ns|   1  
                                        |             |             |
FREQUENCY NET "lo_pll_out" 420.000000   |             |             |
MHz ;                                   |     0.000 ns|     0.384 ns|   2  
                                        |             |             |
FREQUENCY NET "i_ref_clk_c" 12.000000   |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 3 clocks:

Clock Domain: lo_pll_out   Source: lo_gen/PLLInst_0.CLKOP   Loads: 3
   Covered under: FREQUENCY NET "lo_pll_out" 420.000000 MHz ;

Clock Domain: i_ref_clk_c   Source: i_ref_clk.PAD   Loads: 2
   No transfer within this clock domain is found

Clock Domain: dac_clk_p_c   Source: sys_clk_inst/PLLInst_0.CLKOP   Loads: 686
   Covered under: FREQUENCY NET "dac_clk_p_c" 72.000000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 37439 paths, 4 nets, and 16206 connections (97.87% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

