INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/johnn/documents/school/reconfig/convolution/convolution.tmp/dram_test_v1_0_project/dram_test_v1_0_project.gen/sources_1/ip/dma_fifo/sim/dma_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/johnn/documents/school/reconfig/convolution/convolution.tmp/dram_test_v1_0_project/dram_test_v1_0_project.gen/sources_1/ip/mmap_data_fifo/sim/mmap_data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmap_data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/johnn/documents/school/reconfig/convolution/convolution.tmp/dram_test_v1_0_project/dram_test_v1_0_project.gen/sources_1/ip/mmap_request_fifo/sim/mmap_request_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmap_request_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/johnn/documents/school/reconfig/convolution/convolution.tmp/dram_test_v1_0_project/dram_test_v1_0_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
