// Seed: 3159364984
module module_0 (
    output tri0 id_0,
    output tri id_1,
    output tri id_2,
    output uwire id_3,
    input tri1 id_4,
    input supply1 id_5,
    input tri0 id_6
);
  id_8 :
  assert property (@(posedge 1) 1)
  else $display(~id_6, 1);
  wire id_9;
endmodule
module module_1 (
    output supply1 id_0,
    output supply1 id_1,
    output wor id_2,
    output supply0 id_3,
    output wire id_4
);
  assign id_2 = 1;
  assign id_1 = id_6[1];
  supply0 id_7;
  tri id_8;
  wire id_9;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_4,
      id_0,
      id_8,
      id_8,
      id_8
  );
  assign modCall_1.type_3 = 0;
endmodule
