

================================================================
== Vivado HLS Report for 'array_RAM'
================================================================
* Date:           Sat Nov  6 13:44:32 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj_array_RAM
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k325t-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.296|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   13|   13|   13|   13|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- For_Loop  |   12|   12|         3|          -|          -|     4|    no    |
        +------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      21|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      30|    -|
|Register         |        -|      -|      13|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      13|      51|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      890|    840|  407600|  203800|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_fu_85_p2          |     +    |      0|  0|  12|           3|           1|
    |icmp_ln97_fu_79_p2  |   icmp   |      0|  0|   9|           3|           4|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  21|           6|           5|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  21|          5|    1|          5|
    |i_0_reg_68  |   9|          2|    3|          6|
    +------------+----+-----------+-----+-----------+
    |Total       |  30|          7|    4|         11|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+---+----+-----+-----------+
    |        Name       | FF| LUT| Bits| Const Bits|
    +-------------------+---+----+-----+-----------+
    |ap_CS_fsm          |  4|   0|    4|          0|
    |i_0_reg_68         |  3|   0|    3|          0|
    |i_reg_104          |  3|   0|    3|          0|
    |zext_ln98_reg_109  |  3|   0|   64|         61|
    +-------------------+---+----+-----+-----------+
    |Total              | 13|   0|   74|         61|
    +-------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   array_RAM  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   array_RAM  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   array_RAM  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   array_RAM  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   array_RAM  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   array_RAM  | return value |
|d_o_address0  | out |    2|  ap_memory |      d_o     |     array    |
|d_o_ce0       | out |    1|  ap_memory |      d_o     |     array    |
|d_o_we0       | out |    1|  ap_memory |      d_o     |     array    |
|d_o_d0        | out |   32|  ap_memory |      d_o     |     array    |
|d_i_address0  | out |    2|  ap_memory |      d_i     |     array    |
|d_i_ce0       | out |    1|  ap_memory |      d_i     |     array    |
|d_i_q0        |  in |   32|  ap_memory |      d_i     |     array    |
|idx_address0  | out |    2|  ap_memory |      idx     |     array    |
|idx_ce0       | out |    1|  ap_memory |      idx     |     array    |
|idx_q0        |  in |   32|  ap_memory |      idx     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.87>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %d_o) nounwind, !map !7"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %d_i) nounwind, !map !13"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %idx) nounwind, !map !17"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @array_RAM_str) nounwind"   --->   Operation 8 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.87ns)   --->   "br label %1" [array_RAM.c:97]   --->   Operation 9 'br' <Predicate = true> <Delay = 0.87>

State 2 <SV = 1> <Delay = 1.14>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 10 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.68ns)   --->   "%icmp_ln97 = icmp eq i3 %i_0, -4" [array_RAM.c:97]   --->   Operation 11 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.93ns)   --->   "%i = add i3 %i_0, 1" [array_RAM.c:97]   --->   Operation 13 'add' 'i' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln97, label %3, label %2" [array_RAM.c:97]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i3 %i_0 to i64" [array_RAM.c:98]   --->   Operation 15 'zext' 'zext_ln98' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%idx_addr = getelementptr [4 x i32]* %idx, i64 0, i64 %zext_ln98" [array_RAM.c:98]   --->   Operation 16 'getelementptr' 'idx_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (1.14ns)   --->   "%idx_load = load i32* %idx_addr, align 4" [array_RAM.c:98]   --->   Operation 17 'load' 'idx_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "ret void" [array_RAM.c:101]   --->   Operation 18 'ret' <Predicate = (icmp_ln97)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.29>
ST_3 : Operation 19 [1/2] (1.14ns)   --->   "%idx_load = load i32* %idx_addr, align 4" [array_RAM.c:98]   --->   Operation 19 'load' 'idx_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln98 = sext i32 %idx_load to i64" [array_RAM.c:98]   --->   Operation 20 'sext' 'sext_ln98' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%d_i_addr = getelementptr [4 x i32]* %d_i, i64 0, i64 %sext_ln98" [array_RAM.c:98]   --->   Operation 21 'getelementptr' 'd_i_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [2/2] (1.14ns)   --->   "%d_i_load = load i32* %d_i_addr, align 4" [array_RAM.c:98]   --->   Operation 22 'load' 'd_i_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 4 <SV = 3> <Delay = 2.29>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind" [array_RAM.c:97]   --->   Operation 23 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/2] (1.14ns)   --->   "%d_i_load = load i32* %d_i_addr, align 4" [array_RAM.c:98]   --->   Operation 24 'load' 'd_i_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%d_o_addr = getelementptr [4 x i32]* %d_o, i64 0, i64 %zext_ln98" [array_RAM.c:98]   --->   Operation 25 'getelementptr' 'd_o_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (1.14ns)   --->   "store i32 %d_i_load, i32* %d_o_addr, align 4" [array_RAM.c:98]   --->   Operation 26 'store' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "br label %1" [array_RAM.c:97]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ d_o]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ d_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ idx]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
spectopmodule_ln0 (spectopmodule    ) [ 00000]
br_ln97           (br               ) [ 01111]
i_0               (phi              ) [ 00100]
icmp_ln97         (icmp             ) [ 00111]
empty             (speclooptripcount) [ 00000]
i                 (add              ) [ 01111]
br_ln97           (br               ) [ 00000]
zext_ln98         (zext             ) [ 00011]
idx_addr          (getelementptr    ) [ 00010]
ret_ln101         (ret              ) [ 00000]
idx_load          (load             ) [ 00000]
sext_ln98         (sext             ) [ 00000]
d_i_addr          (getelementptr    ) [ 00001]
specloopname_ln97 (specloopname     ) [ 00000]
d_i_load          (load             ) [ 00000]
d_o_addr          (getelementptr    ) [ 00000]
store_ln98        (store            ) [ 00000]
br_ln97           (br               ) [ 01111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="d_o">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="d_i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="idx">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="idx"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_RAM_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="idx_addr_gep_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="32" slack="0"/>
<pin id="30" dir="0" index="1" bw="1" slack="0"/>
<pin id="31" dir="0" index="2" bw="3" slack="0"/>
<pin id="32" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="idx_addr/2 "/>
</bind>
</comp>

<comp id="35" class="1004" name="grp_access_fu_35">
<pin_list>
<pin id="36" dir="0" index="0" bw="2" slack="0"/>
<pin id="37" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="38" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="39" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_load/2 "/>
</bind>
</comp>

<comp id="41" class="1004" name="d_i_addr_gep_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="32" slack="0"/>
<pin id="43" dir="0" index="1" bw="1" slack="0"/>
<pin id="44" dir="0" index="2" bw="32" slack="0"/>
<pin id="45" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_i_addr/3 "/>
</bind>
</comp>

<comp id="48" class="1004" name="grp_access_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="2" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="51" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="52" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_i_load/3 "/>
</bind>
</comp>

<comp id="54" class="1004" name="d_o_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="3" slack="2"/>
<pin id="58" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_o_addr/4 "/>
</bind>
</comp>

<comp id="61" class="1004" name="store_ln98_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="2" slack="0"/>
<pin id="63" dir="0" index="1" bw="32" slack="0"/>
<pin id="64" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/4 "/>
</bind>
</comp>

<comp id="68" class="1005" name="i_0_reg_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="3" slack="1"/>
<pin id="70" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="72" class="1004" name="i_0_phi_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="1"/>
<pin id="74" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="3" slack="0"/>
<pin id="76" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="icmp_ln97_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="3" slack="0"/>
<pin id="81" dir="0" index="1" bw="3" slack="0"/>
<pin id="82" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln97/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="i_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="3" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="zext_ln98_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="3" slack="0"/>
<pin id="93" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="sext_ln98_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln98/3 "/>
</bind>
</comp>

<comp id="104" class="1005" name="i_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="3" slack="0"/>
<pin id="106" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="109" class="1005" name="zext_ln98_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="64" slack="2"/>
<pin id="111" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln98 "/>
</bind>
</comp>

<comp id="114" class="1005" name="idx_addr_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="2" slack="1"/>
<pin id="116" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="idx_addr "/>
</bind>
</comp>

<comp id="119" class="1005" name="d_i_addr_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="2" slack="1"/>
<pin id="121" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="d_i_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="33"><net_src comp="4" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="34"><net_src comp="22" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="40"><net_src comp="28" pin="3"/><net_sink comp="35" pin=0"/></net>

<net id="46"><net_src comp="2" pin="0"/><net_sink comp="41" pin=0"/></net>

<net id="47"><net_src comp="22" pin="0"/><net_sink comp="41" pin=1"/></net>

<net id="53"><net_src comp="41" pin="3"/><net_sink comp="48" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="22" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="48" pin="3"/><net_sink comp="61" pin=1"/></net>

<net id="67"><net_src comp="54" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="71"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="78"><net_src comp="68" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="83"><net_src comp="72" pin="4"/><net_sink comp="79" pin=0"/></net>

<net id="84"><net_src comp="14" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="89"><net_src comp="72" pin="4"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="20" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="94"><net_src comp="72" pin="4"/><net_sink comp="91" pin=0"/></net>

<net id="95"><net_src comp="91" pin="1"/><net_sink comp="28" pin=2"/></net>

<net id="99"><net_src comp="35" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="100"><net_src comp="96" pin="1"/><net_sink comp="41" pin=2"/></net>

<net id="107"><net_src comp="85" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="108"><net_src comp="104" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="112"><net_src comp="91" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="113"><net_src comp="109" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="117"><net_src comp="28" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="35" pin=0"/></net>

<net id="122"><net_src comp="41" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="48" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: d_o | {4 }
 - Input state : 
	Port: array_RAM : d_i | {3 4 }
	Port: array_RAM : idx | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln97 : 1
		i : 1
		br_ln97 : 2
		zext_ln98 : 1
		idx_addr : 2
		idx_load : 3
	State 3
		sext_ln98 : 1
		d_i_addr : 2
		d_i_load : 3
	State 4
		store_ln98 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------|---------|---------|
| Operation| Functional Unit |    FF   |   LUT   |
|----------|-----------------|---------|---------|
|    add   |     i_fu_85     |    0    |    12   |
|----------|-----------------|---------|---------|
|   icmp   | icmp_ln97_fu_79 |    0    |    9    |
|----------|-----------------|---------|---------|
|   zext   | zext_ln98_fu_91 |    0    |    0    |
|----------|-----------------|---------|---------|
|   sext   | sext_ln98_fu_96 |    0    |    0    |
|----------|-----------------|---------|---------|
|   Total  |                 |    0    |    21   |
|----------|-----------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| d_i_addr_reg_119|    2   |
|    i_0_reg_68   |    3   |
|    i_reg_104    |    3   |
| idx_addr_reg_114|    2   |
|zext_ln98_reg_109|   64   |
+-----------------+--------+
|      Total      |   74   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_35 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_48 |  p0  |   2  |   2  |    4   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    8   ||  1.744  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   21   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   18   |
|  Register |    -   |   74   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   74   |   39   |
+-----------+--------+--------+--------+
