// Seed: 2071783087
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output reg id_1,
    input logic id_2
);
  always @(id_2) begin
    SystemTFIdentifier(1);
    id_1 <= 1;
  end
endmodule
