#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue May 19 14:23:51 2020
# Process ID: 21923
# Current directory: /home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/impl_1
# Command line: vivado -log mandelbrot_pinout.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source mandelbrot_pinout.tcl -notrace
# Log file: /home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/impl_1/mandelbrot_pinout.vdi
# Journal file: /home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source mandelbrot_pinout.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/xilinx/LPSC_project/Mandelbrot'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/xilinx/LPSC_project/Mandelbrot' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/impl_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
Command: link_design -top mandelbrot_pinout -part xc7a200tsbg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/impl_1/.Xil/Vivado-21923-xilinx-vm/clk_mandelbrot/clk_mandelbrot.dcp' for cell 'FpgaUserCDxB.ClkMandelbrotxI'
INFO: [Project 1-454] Reading design checkpoint '/home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/bram_video_memory_wauto_dauto_rdclk1_wrclk1/bram_video_memory_wauto_dauto_rdclk1_wrclk1.dcp' for cell 'VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI'
INFO: [Project 1-454] Reading design checkpoint '/home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/impl_1/.Xil/Vivado-21923-xilinx-vm/mathDSP/mathDSP.dcp' for cell 'FpgaUserCDxB.mandelBrot_computer/ZIm'
INFO: [Project 1-454] Reading design checkpoint '/home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/clk_vga_hdmi_1024x768/clk_vga_hdmi_1024x768.dcp' for cell 'VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI'
Netlist sorting complete. Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1789.805 ; gain = 0.000 ; free physical = 2296 ; free virtual = 12752
INFO: [Netlist 29-17] Analyzing 216 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. FpgaUserCDxB.ClkMandelbrotxI/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'FpgaUserCDxB.ClkMandelbrotxI/ClkSys100MhzxCI' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/ClkSys100MhzxCI' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'clk_vga_hdmi_1024x600'. The XDC file /home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/clk_vga_hdmi_1024x600/clk_vga_hdmi_1024x600_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'clk_vga_hdmi_1024x600'. The XDC file /home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/clk_vga_hdmi_1024x600/clk_vga_hdmi_1024x600.xdc will not be read for any cell of this module.
Parsing XDC File [/home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/clk_vga_hdmi_1024x768/clk_vga_hdmi_1024x768_board.xdc] for cell 'VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst'
Finished Parsing XDC File [/home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/clk_vga_hdmi_1024x768/clk_vga_hdmi_1024x768_board.xdc] for cell 'VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst'
Parsing XDC File [/home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/clk_vga_hdmi_1024x768/clk_vga_hdmi_1024x768.xdc] for cell 'VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/clk_vga_hdmi_1024x768/clk_vga_hdmi_1024x768.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/clk_vga_hdmi_1024x768/clk_vga_hdmi_1024x768.xdc:57]
get_clocks: Time (s): cpu = 00:00:40 ; elapsed = 00:00:58 . Memory (MB): peak = 2443.410 ; gain = 544.008 ; free physical = 1725 ; free virtual = 12181
Finished Parsing XDC File [/home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/clk_vga_hdmi_1024x768/clk_vga_hdmi_1024x768.xdc] for cell 'VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'clk_vga_hdmi_640x480'. The XDC file /home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/clk_vga_hdmi_640x480/clk_vga_hdmi_640x480_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'clk_vga_hdmi_640x480'. The XDC file /home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/clk_vga_hdmi_640x480/clk_vga_hdmi_640x480.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'clk_vga_hdmi_800x600'. The XDC file /home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/clk_vga_hdmi_800x600/clk_vga_hdmi_800x600_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'clk_vga_hdmi_800x600'. The XDC file /home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/clk_vga_hdmi_800x600/clk_vga_hdmi_800x600.xdc will not be read for any cell of this module.
Parsing XDC File [/home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/clk_mandelbrot/clk_mandelbrot_board.xdc] for cell 'FpgaUserCDxB.ClkMandelbrotxI/inst'
Finished Parsing XDC File [/home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/clk_mandelbrot/clk_mandelbrot_board.xdc] for cell 'FpgaUserCDxB.ClkMandelbrotxI/inst'
Parsing XDC File [/home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/clk_mandelbrot/clk_mandelbrot.xdc] for cell 'FpgaUserCDxB.ClkMandelbrotxI/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/clk_mandelbrot/clk_mandelbrot.xdc:57]
Finished Parsing XDC File [/home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/clk_mandelbrot/clk_mandelbrot.xdc] for cell 'FpgaUserCDxB.ClkMandelbrotxI/inst'
Parsing XDC File [/home/xilinx/LPSC_project/Mandelbrot/designs/hw/mandelbrot_pinout/src/constrs/mandelbrot_pinout.xdc]
Finished Parsing XDC File [/home/xilinx/LPSC_project/Mandelbrot/designs/hw/mandelbrot_pinout/src/constrs/mandelbrot_pinout.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2443.414 ; gain = 0.000 ; free physical = 1774 ; free virtual = 12231
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

17 Infos, 5 Warnings, 6 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:13 ; elapsed = 00:01:51 . Memory (MB): peak = 2443.414 ; gain = 905.219 ; free physical = 1774 ; free virtual = 12231
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 2475.430 ; gain = 32.016 ; free physical = 1770 ; free virtual = 12226

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1c80bbf30

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2491.270 ; gain = 15.840 ; free physical = 1766 ; free virtual = 12222

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 200fef493

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2631.270 ; gain = 0.004 ; free physical = 1615 ; free virtual = 12072
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Retarget, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1f5e2df96

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2631.270 ; gain = 0.004 ; free physical = 1615 ; free virtual = 12072
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1f0175f54

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2631.270 ; gain = 0.004 ; free physical = 1615 ; free virtual = 12072
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 32 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 1f0175f54

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2631.270 ; gain = 0.004 ; free physical = 1615 ; free virtual = 12072
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1f0175f54

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2631.270 ; gain = 0.004 ; free physical = 1615 ; free virtual = 12072
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1f0175f54

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2631.270 ; gain = 0.004 ; free physical = 1615 ; free virtual = 12072
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              2  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |              32  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2631.270 ; gain = 0.000 ; free physical = 1615 ; free virtual = 12072
Ending Logic Optimization Task | Checksum: 142e680f4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2631.270 ; gain = 0.004 ; free physical = 1615 ; free virtual = 12072

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.148 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 84 BRAM(s) out of a total of 168 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 252 newly gated: 0 Total Ports: 336
Number of Flops added for Enable Generation: 12

Ending PowerOpt Patch Enables Task | Checksum: 12c756fad

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2942.723 ; gain = 0.000 ; free physical = 1557 ; free virtual = 12015
Ending Power Optimization Task | Checksum: 12c756fad

Time (s): cpu = 00:00:56 ; elapsed = 00:00:49 . Memory (MB): peak = 2942.723 ; gain = 311.453 ; free physical = 1573 ; free virtual = 12031

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Ending Logic Optimization Task | Checksum: 1a18701d7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2942.723 ; gain = 0.000 ; free physical = 1580 ; free virtual = 12038
Ending Final Cleanup Task | Checksum: 1a18701d7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2942.723 ; gain = 0.000 ; free physical = 1580 ; free virtual = 12038

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2942.723 ; gain = 0.000 ; free physical = 1580 ; free virtual = 12038
Ending Netlist Obfuscation Task | Checksum: 1a18701d7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2942.723 ; gain = 0.000 ; free physical = 1580 ; free virtual = 12038
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 5 Warnings, 6 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:33 ; elapsed = 00:01:34 . Memory (MB): peak = 2942.723 ; gain = 499.309 ; free physical = 1580 ; free virtual = 12038
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2942.723 ; gain = 0.000 ; free physical = 1578 ; free virtual = 12036
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2942.723 ; gain = 0.000 ; free physical = 1574 ; free virtual = 12033
INFO: [Common 17-1381] The checkpoint '/home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/impl_1/mandelbrot_pinout_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2942.723 ; gain = 0.000 ; free physical = 1574 ; free virtual = 12034
INFO: [runtcl-4] Executing : report_drc -file mandelbrot_pinout_drc_opted.rpt -pb mandelbrot_pinout_drc_opted.pb -rpx mandelbrot_pinout_drc_opted.rpx
Command: report_drc -file mandelbrot_pinout_drc_opted.rpt -pb mandelbrot_pinout_drc_opted.pb -rpx mandelbrot_pinout_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/impl_1/mandelbrot_pinout_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2950.734 ; gain = 8.012 ; free physical = 1569 ; free virtual = 12029
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B has an input control pin VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0] (net: VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]) which is driven by a register (FpgaUserCDxB.ComplexValueGeneratorxI/posy_i_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B has an input control pin VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10] (net: VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[10]) which is driven by a register (FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B has an input control pin VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11] (net: VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B has an input control pin VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12] (net: VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[12]) which is driven by a register (FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B has an input control pin VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13] (net: VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[13]) which is driven by a register (FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B has an input control pin VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14] (net: VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[14]) which is driven by a register (FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B has an input control pin VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15] (net: VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[15]) which is driven by a register (FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B has an input control pin VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1] (net: VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]) which is driven by a register (FpgaUserCDxB.ComplexValueGeneratorxI/posy_i_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B has an input control pin VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2] (net: VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]) which is driven by a register (FpgaUserCDxB.ComplexValueGeneratorxI/posy_i_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B has an input control pin VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3] (net: VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]) which is driven by a register (FpgaUserCDxB.ComplexValueGeneratorxI/posy_i_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B has an input control pin VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4] (net: VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]) which is driven by a register (FpgaUserCDxB.ComplexValueGeneratorxI/posy_i_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B has an input control pin VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5] (net: VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]) which is driven by a register (FpgaUserCDxB.ComplexValueGeneratorxI/posy_i_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B has an input control pin VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[6] (net: VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]) which is driven by a register (FpgaUserCDxB.ComplexValueGeneratorxI/posy_i_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B has an input control pin VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7] (net: VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]) which is driven by a register (FpgaUserCDxB.ComplexValueGeneratorxI/posy_i_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B has an input control pin VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8] (net: VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]) which is driven by a register (FpgaUserCDxB.ComplexValueGeneratorxI/posy_i_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B has an input control pin VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9] (net: VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[9]) which is driven by a register (FpgaUserCDxB.ComplexValueGeneratorxI/posy_i_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B has an input control pin VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12] (net: VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[12]) which is driven by a register (VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B has an input control pin VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13] (net: VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[13]) which is driven by a register (VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B has an input control pin VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14] (net: VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[14]) which is driven by a register (VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B has an input control pin VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15] (net: VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[15]) which is driven by a register (VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2950.734 ; gain = 0.000 ; free physical = 1565 ; free virtual = 12025
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b8cf6d3b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2950.734 ; gain = 0.000 ; free physical = 1565 ; free virtual = 12025
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2950.734 ; gain = 0.000 ; free physical = 1565 ; free virtual = 12025

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e70cef3f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2950.734 ; gain = 0.000 ; free physical = 1560 ; free virtual = 12020

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1cf495d56

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2950.734 ; gain = 0.000 ; free physical = 1558 ; free virtual = 12018

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1cf495d56

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2950.734 ; gain = 0.000 ; free physical = 1558 ; free virtual = 12018
Phase 1 Placer Initialization | Checksum: 1cf495d56

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2950.734 ; gain = 0.000 ; free physical = 1556 ; free virtual = 12017

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 11c0f5ba5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2950.734 ; gain = 0.000 ; free physical = 1552 ; free virtual = 12013

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 15 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 19 nets or cells. Created 12 new cells, deleted 7 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2950.734 ; gain = 0.000 ; free physical = 1512 ; free virtual = 11975

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           12  |              7  |                    19  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           12  |              7  |                    19  |           0  |           7  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 186f6453f

Time (s): cpu = 00:01:03 ; elapsed = 00:00:48 . Memory (MB): peak = 2950.734 ; gain = 0.000 ; free physical = 1530 ; free virtual = 11993
Phase 2.2 Global Placement Core | Checksum: 171e8beba

Time (s): cpu = 00:01:07 ; elapsed = 00:00:51 . Memory (MB): peak = 2950.734 ; gain = 0.000 ; free physical = 1529 ; free virtual = 11991
Phase 2 Global Placement | Checksum: 171e8beba

Time (s): cpu = 00:01:07 ; elapsed = 00:00:51 . Memory (MB): peak = 2950.734 ; gain = 0.000 ; free physical = 1530 ; free virtual = 11993

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1219eb617

Time (s): cpu = 00:01:11 ; elapsed = 00:00:54 . Memory (MB): peak = 2950.734 ; gain = 0.000 ; free physical = 1530 ; free virtual = 11993

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13fdfae99

Time (s): cpu = 00:01:19 ; elapsed = 00:01:00 . Memory (MB): peak = 2950.734 ; gain = 0.000 ; free physical = 1529 ; free virtual = 11991

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e8413449

Time (s): cpu = 00:01:20 ; elapsed = 00:01:00 . Memory (MB): peak = 2950.734 ; gain = 0.000 ; free physical = 1528 ; free virtual = 11991

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 13f702d34

Time (s): cpu = 00:01:20 ; elapsed = 00:01:00 . Memory (MB): peak = 2950.734 ; gain = 0.000 ; free physical = 1528 ; free virtual = 11991

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1ebe5590e

Time (s): cpu = 00:01:27 ; elapsed = 00:01:05 . Memory (MB): peak = 2950.734 ; gain = 0.000 ; free physical = 1528 ; free virtual = 11991

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 151ca67fc

Time (s): cpu = 00:01:29 ; elapsed = 00:01:08 . Memory (MB): peak = 2950.734 ; gain = 0.000 ; free physical = 1523 ; free virtual = 11986

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: f633b2c4

Time (s): cpu = 00:01:30 ; elapsed = 00:01:08 . Memory (MB): peak = 2950.734 ; gain = 0.000 ; free physical = 1518 ; free virtual = 11980

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 101dd7d53

Time (s): cpu = 00:01:30 ; elapsed = 00:01:09 . Memory (MB): peak = 2950.734 ; gain = 0.000 ; free physical = 1514 ; free virtual = 11977
Phase 3 Detail Placement | Checksum: 101dd7d53

Time (s): cpu = 00:01:30 ; elapsed = 00:01:09 . Memory (MB): peak = 2950.734 ; gain = 0.000 ; free physical = 1512 ; free virtual = 11975

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1151eba66

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1151eba66

Time (s): cpu = 00:01:41 ; elapsed = 00:01:15 . Memory (MB): peak = 2950.734 ; gain = 0.000 ; free physical = 1520 ; free virtual = 11983
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.567. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 109a9f063

Time (s): cpu = 00:01:47 ; elapsed = 00:01:21 . Memory (MB): peak = 2950.734 ; gain = 0.000 ; free physical = 1520 ; free virtual = 11982
Phase 4.1 Post Commit Optimization | Checksum: 109a9f063

Time (s): cpu = 00:01:47 ; elapsed = 00:01:21 . Memory (MB): peak = 2950.734 ; gain = 0.000 ; free physical = 1520 ; free virtual = 11982

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 109a9f063

Time (s): cpu = 00:01:48 ; elapsed = 00:01:22 . Memory (MB): peak = 2950.734 ; gain = 0.000 ; free physical = 1523 ; free virtual = 11986

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 109a9f063

Time (s): cpu = 00:01:48 ; elapsed = 00:01:22 . Memory (MB): peak = 2950.734 ; gain = 0.000 ; free physical = 1523 ; free virtual = 11986

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2950.734 ; gain = 0.000 ; free physical = 1523 ; free virtual = 11986
Phase 4.4 Final Placement Cleanup | Checksum: 18f033603

Time (s): cpu = 00:01:48 ; elapsed = 00:01:22 . Memory (MB): peak = 2950.734 ; gain = 0.000 ; free physical = 1523 ; free virtual = 11986
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18f033603

Time (s): cpu = 00:01:49 ; elapsed = 00:01:22 . Memory (MB): peak = 2950.734 ; gain = 0.000 ; free physical = 1523 ; free virtual = 11986
Ending Placer Task | Checksum: 160a99b96

Time (s): cpu = 00:01:49 ; elapsed = 00:01:22 . Memory (MB): peak = 2950.734 ; gain = 0.000 ; free physical = 1523 ; free virtual = 11986
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 26 Warnings, 6 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:01 ; elapsed = 00:01:37 . Memory (MB): peak = 2950.734 ; gain = 0.000 ; free physical = 1547 ; free virtual = 12010
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2950.734 ; gain = 0.000 ; free physical = 1547 ; free virtual = 12010
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2950.734 ; gain = 0.000 ; free physical = 1536 ; free virtual = 12004
INFO: [Common 17-1381] The checkpoint '/home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/impl_1/mandelbrot_pinout_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2950.734 ; gain = 0.000 ; free physical = 1548 ; free virtual = 12012
INFO: [runtcl-4] Executing : report_io -file mandelbrot_pinout_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2950.734 ; gain = 0.000 ; free physical = 1538 ; free virtual = 12002
INFO: [runtcl-4] Executing : report_utilization -file mandelbrot_pinout_utilization_placed.rpt -pb mandelbrot_pinout_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mandelbrot_pinout_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2950.734 ; gain = 0.000 ; free physical = 1548 ; free virtual = 12012
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 9eccab61 ConstDB: 0 ShapeSum: c1dcf035 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1a8022e1b

Time (s): cpu = 00:03:07 ; elapsed = 00:02:39 . Memory (MB): peak = 2950.734 ; gain = 0.000 ; free physical = 1326 ; free virtual = 11790
Post Restoration Checksum: NetGraph: bba8993f NumContArr: ec5994dc Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1a8022e1b

Time (s): cpu = 00:03:07 ; elapsed = 00:02:39 . Memory (MB): peak = 2950.734 ; gain = 0.000 ; free physical = 1297 ; free virtual = 11761

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1a8022e1b

Time (s): cpu = 00:03:07 ; elapsed = 00:02:39 . Memory (MB): peak = 2950.734 ; gain = 0.000 ; free physical = 1274 ; free virtual = 11739

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1a8022e1b

Time (s): cpu = 00:03:07 ; elapsed = 00:02:39 . Memory (MB): peak = 2950.734 ; gain = 0.000 ; free physical = 1274 ; free virtual = 11739
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: fa25b98c

Time (s): cpu = 00:03:16 ; elapsed = 00:02:47 . Memory (MB): peak = 2971.223 ; gain = 20.488 ; free physical = 1261 ; free virtual = 11726
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.860  | TNS=0.000  | WHS=-0.248 | THS=-5.849 |

Phase 2 Router Initialization | Checksum: a19a5f17

Time (s): cpu = 00:03:16 ; elapsed = 00:02:47 . Memory (MB): peak = 2971.223 ; gain = 20.488 ; free physical = 1259 ; free virtual = 11724

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1237
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1237
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 26c6391c4

Time (s): cpu = 00:04:03 ; elapsed = 00:03:05 . Memory (MB): peak = 3094.223 ; gain = 143.488 ; free physical = 1245 ; free virtual = 11709

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 291
 Number of Nodes with overlaps = 93
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.060  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 192f1448b

Time (s): cpu = 00:05:13 ; elapsed = 00:03:56 . Memory (MB): peak = 3094.223 ; gain = 143.488 ; free physical = 1251 ; free virtual = 11715
Phase 4 Rip-up And Reroute | Checksum: 192f1448b

Time (s): cpu = 00:05:13 ; elapsed = 00:03:56 . Memory (MB): peak = 3094.223 ; gain = 143.488 ; free physical = 1251 ; free virtual = 11715

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 260ee9825

Time (s): cpu = 00:05:14 ; elapsed = 00:03:57 . Memory (MB): peak = 3094.223 ; gain = 143.488 ; free physical = 1251 ; free virtual = 11715
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.060  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 260ee9825

Time (s): cpu = 00:05:14 ; elapsed = 00:03:57 . Memory (MB): peak = 3094.223 ; gain = 143.488 ; free physical = 1251 ; free virtual = 11715

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 260ee9825

Time (s): cpu = 00:05:14 ; elapsed = 00:03:57 . Memory (MB): peak = 3094.223 ; gain = 143.488 ; free physical = 1251 ; free virtual = 11715
Phase 5 Delay and Skew Optimization | Checksum: 260ee9825

Time (s): cpu = 00:05:14 ; elapsed = 00:03:57 . Memory (MB): peak = 3094.223 ; gain = 143.488 ; free physical = 1251 ; free virtual = 11715

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 28082bd76

Time (s): cpu = 00:05:15 ; elapsed = 00:03:58 . Memory (MB): peak = 3094.223 ; gain = 143.488 ; free physical = 1251 ; free virtual = 11715
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.060  | TNS=0.000  | WHS=0.140  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1bdc7ceef

Time (s): cpu = 00:05:15 ; elapsed = 00:03:58 . Memory (MB): peak = 3094.223 ; gain = 143.488 ; free physical = 1251 ; free virtual = 11715
Phase 6 Post Hold Fix | Checksum: 1bdc7ceef

Time (s): cpu = 00:05:15 ; elapsed = 00:03:58 . Memory (MB): peak = 3094.223 ; gain = 143.488 ; free physical = 1251 ; free virtual = 11715

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.791376 %
  Global Horizontal Routing Utilization  = 0.830965 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 27d89adb2

Time (s): cpu = 00:05:16 ; elapsed = 00:03:58 . Memory (MB): peak = 3094.223 ; gain = 143.488 ; free physical = 1249 ; free virtual = 11714

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 27d89adb2

Time (s): cpu = 00:05:16 ; elapsed = 00:03:58 . Memory (MB): peak = 3094.223 ; gain = 143.488 ; free physical = 1249 ; free virtual = 11713

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1fd617fb4

Time (s): cpu = 00:05:17 ; elapsed = 00:03:58 . Memory (MB): peak = 3094.223 ; gain = 143.488 ; free physical = 1247 ; free virtual = 11712

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.060  | TNS=0.000  | WHS=0.140  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1fd617fb4

Time (s): cpu = 00:05:17 ; elapsed = 00:03:59 . Memory (MB): peak = 3094.223 ; gain = 143.488 ; free physical = 1249 ; free virtual = 11713
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:17 ; elapsed = 00:03:59 . Memory (MB): peak = 3094.223 ; gain = 143.488 ; free physical = 1286 ; free virtual = 11751

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 26 Warnings, 6 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:30 ; elapsed = 00:04:16 . Memory (MB): peak = 3094.223 ; gain = 143.488 ; free physical = 1286 ; free virtual = 11751
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3094.223 ; gain = 0.000 ; free physical = 1286 ; free virtual = 11751
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3094.223 ; gain = 0.000 ; free physical = 1269 ; free virtual = 11741
INFO: [Common 17-1381] The checkpoint '/home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/impl_1/mandelbrot_pinout_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mandelbrot_pinout_drc_routed.rpt -pb mandelbrot_pinout_drc_routed.pb -rpx mandelbrot_pinout_drc_routed.rpx
Command: report_drc -file mandelbrot_pinout_drc_routed.rpt -pb mandelbrot_pinout_drc_routed.pb -rpx mandelbrot_pinout_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/impl_1/mandelbrot_pinout_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3118.238 ; gain = 24.012 ; free physical = 1280 ; free virtual = 11747
INFO: [runtcl-4] Executing : report_methodology -file mandelbrot_pinout_methodology_drc_routed.rpt -pb mandelbrot_pinout_methodology_drc_routed.pb -rpx mandelbrot_pinout_methodology_drc_routed.rpx
Command: report_methodology -file mandelbrot_pinout_methodology_drc_routed.rpt -pb mandelbrot_pinout_methodology_drc_routed.pb -rpx mandelbrot_pinout_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/xilinx/LPSC_project/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/impl_1/mandelbrot_pinout_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3118.238 ; gain = 0.000 ; free physical = 1280 ; free virtual = 11747
INFO: [runtcl-4] Executing : report_power -file mandelbrot_pinout_power_routed.rpt -pb mandelbrot_pinout_power_summary_routed.pb -rpx mandelbrot_pinout_power_routed.rpx
Command: report_power -file mandelbrot_pinout_power_routed.rpt -pb mandelbrot_pinout_power_summary_routed.pb -rpx mandelbrot_pinout_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
112 Infos, 26 Warnings, 6 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file mandelbrot_pinout_route_status.rpt -pb mandelbrot_pinout_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file mandelbrot_pinout_timing_summary_routed.rpt -pb mandelbrot_pinout_timing_summary_routed.pb -rpx mandelbrot_pinout_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file mandelbrot_pinout_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file mandelbrot_pinout_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file mandelbrot_pinout_bus_skew_routed.rpt -pb mandelbrot_pinout_bus_skew_routed.pb -rpx mandelbrot_pinout_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue May 19 14:34:37 2020...
