// Seed: 2822963778
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input tri id_0,
    output wand id_1,
    input supply0 id_2,
    input tri0 id_3,
    input tri0 id_4,
    input wor id_5,
    output wor id_6,
    input uwire id_7,
    input uwire id_8,
    input wand id_9,
    input supply0 id_10,
    input supply0 id_11,
    input uwire id_12,
    output supply1 id_13,
    input wand id_14,
    input tri id_15,
    input tri id_16,
    output tri1 id_17,
    input wor id_18,
    input uwire id_19
);
  assign id_13 = 1;
  assign id_6  = -1;
  id_21 :
  assert property (@(posedge id_21, posedge -1) 1)
  else;
  module_0 modCall_1 (
      id_21,
      id_21,
      id_21
  );
endmodule
