{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 16 14:52:34 2024 " "Info: Processing started: Sat Mar 16 14:52:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sapr2 -c sapr2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sapr2 -c sapr2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "faster " "Info: Assuming node \"faster\" is an undefined clock" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 208 152 320 224 "faster" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "faster" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 272 152 320 288 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "slower " "Info: Assuming node \"slower\" is an undefined clock" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 176 152 320 192 "slower" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "slower" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "inst32 " "Info: Detected ripple clock \"inst32\" as buffer" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 744 1072 1136 824 "inst32" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst32" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst33 " "Info: Detected ripple clock \"inst33\" as buffer" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 840 1072 1136 920 "inst33" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst33" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst35 " "Info: Detected ripple clock \"inst35\" as buffer" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 936 1072 1136 1016 "inst35" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst35" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst36 " "Info: Detected ripple clock \"inst36\" as buffer" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 1032 1072 1136 1112 "inst36" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst36" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst13 " "Info: Detected gated clock \"inst13\" as buffer" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 928 616 680 976 "inst13" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst25 " "Info: Detected gated clock \"inst25\" as buffer" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 592 424 488 640 "inst25" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "faster register register lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\] lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\] 500.0 MHz Internal " "Info: Clock \"faster\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\]\" and destination register \"lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.715 ns + Longest register register " "Info: + Longest register to register delay is 0.715 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\] 1 REG LCFF_X17_Y3_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y3_N1; Fanout = 4; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X17_Y3_N0 2 " "Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X17_Y3_N0; Fanout = 2; COMB Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.493 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X17_Y3_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X17_Y3_N2; Fanout = 1; COMB Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.618 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita2 4 COMB LCCOMB_X17_Y3_N4 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 0.618 ns; Loc. = LCCOMB_X17_Y3_N4; Fanout = 1; COMB Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.715 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\] 5 REG LCFF_X17_Y3_N5 3 " "Info: 5: + IC(0.000 ns) + CELL(0.097 ns) = 0.715 ns; Loc. = LCFF_X17_Y3_N5; Fanout = 3; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.715 ns ( 100.00 % ) " "Info: Total cell delay = 0.715 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.715 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "faster destination 5.478 ns + Shortest register " "Info: + Shortest clock path from clock \"faster\" to destination register is 5.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.877 ns) 0.877 ns faster 1 CLK PIN_AB18 10 " "Info: 1: + IC(0.000 ns) + CELL(0.877 ns) = 0.877 ns; Loc. = PIN_AB18; Fanout = 10; CLK Node = 'faster'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { faster } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 208 152 320 224 "faster" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.053 ns) 1.862 ns inst13 2 COMB LCCOMB_X11_Y2_N4 5 " "Info: 2: + IC(0.932 ns) + CELL(0.053 ns) = 1.862 ns; Loc. = LCCOMB_X11_Y2_N4; Fanout = 5; COMB Node = 'inst13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.985 ns" { faster inst13 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 928 616 680 976 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.053 ns) 2.235 ns inst25 3 COMB LCCOMB_X10_Y2_N16 1 " "Info: 3: + IC(0.320 ns) + CELL(0.053 ns) = 2.235 ns; Loc. = LCCOMB_X10_Y2_N16; Fanout = 1; COMB Node = 'inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.373 ns" { inst13 inst25 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 592 424 488 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.971 ns) + CELL(0.000 ns) 4.206 ns inst25~clkctrl 4 COMB CLKCTRL_G2 3 " "Info: 4: + IC(1.971 ns) + CELL(0.000 ns) = 4.206 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'inst25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.971 ns" { inst25 inst25~clkctrl } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 592 424 488 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.618 ns) 5.478 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\] 5 REG LCFF_X17_Y3_N5 3 " "Info: 5: + IC(0.654 ns) + CELL(0.618 ns) = 5.478 ns; Loc. = LCFF_X17_Y3_N5; Fanout = 3; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.601 ns ( 29.23 % ) " "Info: Total cell delay = 1.601 ns ( 29.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.877 ns ( 70.77 % ) " "Info: Total interconnect delay = 3.877 ns ( 70.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.478 ns" { faster inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.478 ns" { faster {} faster~combout {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.932ns 0.320ns 1.971ns 0.654ns } { 0.000ns 0.877ns 0.053ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "faster source 5.478 ns - Longest register " "Info: - Longest clock path from clock \"faster\" to source register is 5.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.877 ns) 0.877 ns faster 1 CLK PIN_AB18 10 " "Info: 1: + IC(0.000 ns) + CELL(0.877 ns) = 0.877 ns; Loc. = PIN_AB18; Fanout = 10; CLK Node = 'faster'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { faster } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 208 152 320 224 "faster" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.053 ns) 1.862 ns inst13 2 COMB LCCOMB_X11_Y2_N4 5 " "Info: 2: + IC(0.932 ns) + CELL(0.053 ns) = 1.862 ns; Loc. = LCCOMB_X11_Y2_N4; Fanout = 5; COMB Node = 'inst13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.985 ns" { faster inst13 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 928 616 680 976 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.053 ns) 2.235 ns inst25 3 COMB LCCOMB_X10_Y2_N16 1 " "Info: 3: + IC(0.320 ns) + CELL(0.053 ns) = 2.235 ns; Loc. = LCCOMB_X10_Y2_N16; Fanout = 1; COMB Node = 'inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.373 ns" { inst13 inst25 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 592 424 488 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.971 ns) + CELL(0.000 ns) 4.206 ns inst25~clkctrl 4 COMB CLKCTRL_G2 3 " "Info: 4: + IC(1.971 ns) + CELL(0.000 ns) = 4.206 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'inst25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.971 ns" { inst25 inst25~clkctrl } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 592 424 488 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.618 ns) 5.478 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\] 5 REG LCFF_X17_Y3_N1 4 " "Info: 5: + IC(0.654 ns) + CELL(0.618 ns) = 5.478 ns; Loc. = LCFF_X17_Y3_N1; Fanout = 4; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.601 ns ( 29.23 % ) " "Info: Total cell delay = 1.601 ns ( 29.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.877 ns ( 70.77 % ) " "Info: Total interconnect delay = 3.877 ns ( 70.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.478 ns" { faster inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.478 ns" { faster {} faster~combout {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.932ns 0.320ns 1.971ns 0.654ns } { 0.000ns 0.877ns 0.053ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.478 ns" { faster inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.478 ns" { faster {} faster~combout {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.932ns 0.320ns 1.971ns 0.654ns } { 0.000ns 0.877ns 0.053ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.478 ns" { faster inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.478 ns" { faster {} faster~combout {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.932ns 0.320ns 1.971ns 0.654ns } { 0.000ns 0.877ns 0.053ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.715 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.125ns 0.097ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.478 ns" { faster inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.478 ns" { faster {} faster~combout {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.932ns 0.320ns 1.971ns 0.654ns } { 0.000ns 0.877ns 0.053ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.478 ns" { faster inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.478 ns" { faster {} faster~combout {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.932ns 0.320ns 1.971ns 0.654ns } { 0.000ns 0.877ns 0.053ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } {  } {  } "" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\] memory single_port_rom:inst\|altsyncram:rom_rtl_0\|altsyncram_ff71:auto_generated\|ram_block1a0~porta_address_reg0 173.58 MHz 5.761 ns Internal " "Info: Clock \"clk\" has Internal fmax of 173.58 MHz between source register \"lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\]\" and destination memory \"single_port_rom:inst\|altsyncram:rom_rtl_0\|altsyncram_ff71:auto_generated\|ram_block1a0~porta_address_reg0\" (period= 5.761 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.669 ns + Longest register memory " "Info: + Longest register to memory delay is 0.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\] 1 REG LCFF_X17_Y3_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y3_N1; Fanout = 4; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.131 ns) 0.669 ns single_port_rom:inst\|altsyncram:rom_rtl_0\|altsyncram_ff71:auto_generated\|ram_block1a0~porta_address_reg0 2 MEM M512_X16_Y3 4 " "Info: 2: + IC(0.538 ns) + CELL(0.131 ns) = 0.669 ns; Loc. = M512_X16_Y3; Fanout = 4; MEM Node = 'single_port_rom:inst\|altsyncram:rom_rtl_0\|altsyncram_ff71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ff71.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/altsyncram_ff71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.131 ns ( 19.58 % ) " "Info: Total cell delay = 0.131 ns ( 19.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.538 ns ( 80.42 % ) " "Info: Total interconnect delay = 0.538 ns ( 80.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.669 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.538ns } { 0.000ns 0.131ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.976 ns - Smallest " "Info: - Smallest clock skew is -4.976 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.309 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.309 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 272 152 320 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 21 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 21; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 272 152 320 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.458 ns) 2.309 ns single_port_rom:inst\|altsyncram:rom_rtl_0\|altsyncram_ff71:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M512_X16_Y3 4 " "Info: 3: + IC(0.654 ns) + CELL(0.458 ns) = 2.309 ns; Loc. = M512_X16_Y3; Fanout = 4; MEM Node = 'single_port_rom:inst\|altsyncram:rom_rtl_0\|altsyncram_ff71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.112 ns" { clk~clkctrl single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ff71.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/altsyncram_ff71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.312 ns ( 56.82 % ) " "Info: Total cell delay = 1.312 ns ( 56.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.997 ns ( 43.18 % ) " "Info: Total interconnect delay = 0.997 ns ( 43.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.309 ns" { clk clk~clkctrl single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.309 ns" { clk {} clk~combout {} clk~clkctrl {} single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.285 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.285 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 272 152 320 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.371 ns) + CELL(0.712 ns) 2.937 ns inst36 2 REG LCFF_X10_Y2_N13 1 " "Info: 2: + IC(1.371 ns) + CELL(0.712 ns) = 2.937 ns; Loc. = LCFF_X10_Y2_N13; Fanout = 1; REG Node = 'inst36'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.083 ns" { clk inst36 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 1032 1072 1136 1112 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.378 ns) 3.669 ns inst13 3 COMB LCCOMB_X11_Y2_N4 5 " "Info: 3: + IC(0.354 ns) + CELL(0.378 ns) = 3.669 ns; Loc. = LCCOMB_X11_Y2_N4; Fanout = 5; COMB Node = 'inst13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { inst36 inst13 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 928 616 680 976 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.053 ns) 4.042 ns inst25 4 COMB LCCOMB_X10_Y2_N16 1 " "Info: 4: + IC(0.320 ns) + CELL(0.053 ns) = 4.042 ns; Loc. = LCCOMB_X10_Y2_N16; Fanout = 1; COMB Node = 'inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.373 ns" { inst13 inst25 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 592 424 488 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.971 ns) + CELL(0.000 ns) 6.013 ns inst25~clkctrl 5 COMB CLKCTRL_G2 3 " "Info: 5: + IC(1.971 ns) + CELL(0.000 ns) = 6.013 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'inst25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.971 ns" { inst25 inst25~clkctrl } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 592 424 488 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.618 ns) 7.285 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\] 6 REG LCFF_X17_Y3_N1 4 " "Info: 6: + IC(0.654 ns) + CELL(0.618 ns) = 7.285 ns; Loc. = LCFF_X17_Y3_N1; Fanout = 4; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.615 ns ( 35.90 % ) " "Info: Total cell delay = 2.615 ns ( 35.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.670 ns ( 64.10 % ) " "Info: Total interconnect delay = 4.670 ns ( 64.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.285 ns" { clk inst36 inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.285 ns" { clk {} clk~combout {} inst36 {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.371ns 0.354ns 0.320ns 1.971ns 0.654ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.309 ns" { clk clk~clkctrl single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.309 ns" { clk {} clk~combout {} clk~clkctrl {} single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.285 ns" { clk inst36 inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.285 ns" { clk {} clk~combout {} inst36 {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.371ns 0.354ns 0.320ns 1.971ns 0.654ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_ff71.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/altsyncram_ff71.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.669 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.538ns } { 0.000ns 0.131ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.309 ns" { clk clk~clkctrl single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.309 ns" { clk {} clk~combout {} clk~clkctrl {} single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.285 ns" { clk inst36 inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.285 ns" { clk {} clk~combout {} inst36 {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.371ns 0.354ns 0.320ns 1.971ns 0.654ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "slower register register lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\] lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\] 500.0 MHz Internal " "Info: Clock \"slower\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\]\" and destination register \"lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.715 ns + Longest register register " "Info: + Longest register to register delay is 0.715 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\] 1 REG LCFF_X17_Y3_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y3_N1; Fanout = 4; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X17_Y3_N0 2 " "Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X17_Y3_N0; Fanout = 2; COMB Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.493 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X17_Y3_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X17_Y3_N2; Fanout = 1; COMB Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.618 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita2 4 COMB LCCOMB_X17_Y3_N4 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 0.618 ns; Loc. = LCCOMB_X17_Y3_N4; Fanout = 1; COMB Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.715 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\] 5 REG LCFF_X17_Y3_N5 3 " "Info: 5: + IC(0.000 ns) + CELL(0.097 ns) = 0.715 ns; Loc. = LCFF_X17_Y3_N5; Fanout = 3; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.715 ns ( 100.00 % ) " "Info: Total cell delay = 0.715 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.715 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "slower destination 6.389 ns + Shortest register " "Info: + Shortest clock path from clock \"slower\" to destination register is 6.389 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns slower 1 CLK PIN_B17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B17; Fanout = 2; CLK Node = 'slower'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { slower } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 176 152 320 192 "slower" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.644 ns) + CELL(0.272 ns) 2.773 ns inst13 2 COMB LCCOMB_X11_Y2_N4 5 " "Info: 2: + IC(1.644 ns) + CELL(0.272 ns) = 2.773 ns; Loc. = LCCOMB_X11_Y2_N4; Fanout = 5; COMB Node = 'inst13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.916 ns" { slower inst13 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 928 616 680 976 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.053 ns) 3.146 ns inst25 3 COMB LCCOMB_X10_Y2_N16 1 " "Info: 3: + IC(0.320 ns) + CELL(0.053 ns) = 3.146 ns; Loc. = LCCOMB_X10_Y2_N16; Fanout = 1; COMB Node = 'inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.373 ns" { inst13 inst25 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 592 424 488 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.971 ns) + CELL(0.000 ns) 5.117 ns inst25~clkctrl 4 COMB CLKCTRL_G2 3 " "Info: 4: + IC(1.971 ns) + CELL(0.000 ns) = 5.117 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'inst25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.971 ns" { inst25 inst25~clkctrl } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 592 424 488 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.618 ns) 6.389 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\] 5 REG LCFF_X17_Y3_N5 3 " "Info: 5: + IC(0.654 ns) + CELL(0.618 ns) = 6.389 ns; Loc. = LCFF_X17_Y3_N5; Fanout = 3; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 28.17 % ) " "Info: Total cell delay = 1.800 ns ( 28.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.589 ns ( 71.83 % ) " "Info: Total interconnect delay = 4.589 ns ( 71.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.389 ns" { slower inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.389 ns" { slower {} slower~combout {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.644ns 0.320ns 1.971ns 0.654ns } { 0.000ns 0.857ns 0.272ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "slower source 6.389 ns - Longest register " "Info: - Longest clock path from clock \"slower\" to source register is 6.389 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns slower 1 CLK PIN_B17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B17; Fanout = 2; CLK Node = 'slower'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { slower } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 176 152 320 192 "slower" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.644 ns) + CELL(0.272 ns) 2.773 ns inst13 2 COMB LCCOMB_X11_Y2_N4 5 " "Info: 2: + IC(1.644 ns) + CELL(0.272 ns) = 2.773 ns; Loc. = LCCOMB_X11_Y2_N4; Fanout = 5; COMB Node = 'inst13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.916 ns" { slower inst13 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 928 616 680 976 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.053 ns) 3.146 ns inst25 3 COMB LCCOMB_X10_Y2_N16 1 " "Info: 3: + IC(0.320 ns) + CELL(0.053 ns) = 3.146 ns; Loc. = LCCOMB_X10_Y2_N16; Fanout = 1; COMB Node = 'inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.373 ns" { inst13 inst25 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 592 424 488 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.971 ns) + CELL(0.000 ns) 5.117 ns inst25~clkctrl 4 COMB CLKCTRL_G2 3 " "Info: 4: + IC(1.971 ns) + CELL(0.000 ns) = 5.117 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'inst25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.971 ns" { inst25 inst25~clkctrl } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 592 424 488 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.618 ns) 6.389 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\] 5 REG LCFF_X17_Y3_N1 4 " "Info: 5: + IC(0.654 ns) + CELL(0.618 ns) = 6.389 ns; Loc. = LCFF_X17_Y3_N1; Fanout = 4; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 28.17 % ) " "Info: Total cell delay = 1.800 ns ( 28.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.589 ns ( 71.83 % ) " "Info: Total interconnect delay = 4.589 ns ( 71.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.389 ns" { slower inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.389 ns" { slower {} slower~combout {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.644ns 0.320ns 1.971ns 0.654ns } { 0.000ns 0.857ns 0.272ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.389 ns" { slower inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.389 ns" { slower {} slower~combout {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.644ns 0.320ns 1.971ns 0.654ns } { 0.000ns 0.857ns 0.272ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.389 ns" { slower inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.389 ns" { slower {} slower~combout {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.644ns 0.320ns 1.971ns 0.654ns } { 0.000ns 0.857ns 0.272ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.715 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.125ns 0.097ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.389 ns" { slower inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.389 ns" { slower {} slower~combout {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.644ns 0.320ns 1.971ns 0.654ns } { 0.000ns 0.857ns 0.272ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.389 ns" { slower inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.389 ns" { slower {} slower~combout {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.644ns 0.320ns 1.971ns 0.654ns } { 0.000ns 0.857ns 0.272ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } {  } {  } "" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 6 " "Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\] lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\] clk 1.016 ns " "Info: Found hold time violation between source  pin or register \"lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\]\" and destination pin or register \"lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\]\" for clock \"clk\" (Hold time is 1.016 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.570 ns + Largest " "Info: + Largest clock skew is 1.570 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.285 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.285 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 272 152 320 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.371 ns) + CELL(0.712 ns) 2.937 ns inst36 2 REG LCFF_X10_Y2_N13 1 " "Info: 2: + IC(1.371 ns) + CELL(0.712 ns) = 2.937 ns; Loc. = LCFF_X10_Y2_N13; Fanout = 1; REG Node = 'inst36'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.083 ns" { clk inst36 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 1032 1072 1136 1112 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.378 ns) 3.669 ns inst13 3 COMB LCCOMB_X11_Y2_N4 5 " "Info: 3: + IC(0.354 ns) + CELL(0.378 ns) = 3.669 ns; Loc. = LCCOMB_X11_Y2_N4; Fanout = 5; COMB Node = 'inst13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { inst36 inst13 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 928 616 680 976 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.053 ns) 4.042 ns inst25 4 COMB LCCOMB_X10_Y2_N16 1 " "Info: 4: + IC(0.320 ns) + CELL(0.053 ns) = 4.042 ns; Loc. = LCCOMB_X10_Y2_N16; Fanout = 1; COMB Node = 'inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.373 ns" { inst13 inst25 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 592 424 488 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.971 ns) + CELL(0.000 ns) 6.013 ns inst25~clkctrl 5 COMB CLKCTRL_G2 3 " "Info: 5: + IC(1.971 ns) + CELL(0.000 ns) = 6.013 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'inst25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.971 ns" { inst25 inst25~clkctrl } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 592 424 488 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.618 ns) 7.285 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\] 6 REG LCFF_X17_Y3_N5 3 " "Info: 6: + IC(0.654 ns) + CELL(0.618 ns) = 7.285 ns; Loc. = LCFF_X17_Y3_N5; Fanout = 3; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.615 ns ( 35.90 % ) " "Info: Total cell delay = 2.615 ns ( 35.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.670 ns ( 64.10 % ) " "Info: Total interconnect delay = 4.670 ns ( 64.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.285 ns" { clk inst36 inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.285 ns" { clk {} clk~combout {} inst36 {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.371ns 0.354ns 0.320ns 1.971ns 0.654ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.715 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 5.715 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 272 152 320 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.393 ns) + CELL(0.225 ns) 2.472 ns inst25 2 COMB LCCOMB_X10_Y2_N16 1 " "Info: 2: + IC(1.393 ns) + CELL(0.225 ns) = 2.472 ns; Loc. = LCCOMB_X10_Y2_N16; Fanout = 1; COMB Node = 'inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.618 ns" { clk inst25 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 592 424 488 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.971 ns) + CELL(0.000 ns) 4.443 ns inst25~clkctrl 3 COMB CLKCTRL_G2 3 " "Info: 3: + IC(1.971 ns) + CELL(0.000 ns) = 4.443 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'inst25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.971 ns" { inst25 inst25~clkctrl } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 592 424 488 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.618 ns) 5.715 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\] 4 REG LCFF_X17_Y3_N5 3 " "Info: 4: + IC(0.654 ns) + CELL(0.618 ns) = 5.715 ns; Loc. = LCFF_X17_Y3_N5; Fanout = 3; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.697 ns ( 29.69 % ) " "Info: Total cell delay = 1.697 ns ( 29.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.018 ns ( 70.31 % ) " "Info: Total interconnect delay = 4.018 ns ( 70.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.715 ns" { clk inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.715 ns" { clk {} clk~combout {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.393ns 1.971ns 0.654ns } { 0.000ns 0.854ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.285 ns" { clk inst36 inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.285 ns" { clk {} clk~combout {} inst36 {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.371ns 0.354ns 0.320ns 1.971ns 0.654ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.715 ns" { clk inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.715 ns" { clk {} clk~combout {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.393ns 1.971ns 0.654ns } { 0.000ns 0.854ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.609 ns - Shortest register register " "Info: - Shortest register to register delay is 0.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\] 1 REG LCFF_X17_Y3_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y3_N5; Fanout = 3; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.512 ns) 0.512 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita2 2 COMB LCCOMB_X17_Y3_N4 1 " "Info: 2: + IC(0.000 ns) + CELL(0.512 ns) = 0.512 ns; Loc. = LCCOMB_X17_Y3_N4; Fanout = 1; COMB Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.512 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.609 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\] 3 REG LCFF_X17_Y3_N5 3 " "Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.609 ns; Loc. = LCFF_X17_Y3_N5; Fanout = 3; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.609 ns ( 100.00 % ) " "Info: Total cell delay = 0.609 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.609 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.512ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.285 ns" { clk inst36 inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.285 ns" { clk {} clk~combout {} inst36 {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.371ns 0.354ns 0.320ns 1.971ns 0.654ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.715 ns" { clk inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.715 ns" { clk {} clk~combout {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.393ns 1.971ns 0.654ns } { 0.000ns 0.854ns 0.225ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.609 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.512ns 0.097ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_counter1:inst10\|lpm_counter:lpm_counter_component\|cntr_bdi:auto_generated\|safe_q\[3\] faster clk 5.442 ns register " "Info: tsu for register \"lpm_counter1:inst10\|lpm_counter:lpm_counter_component\|cntr_bdi:auto_generated\|safe_q\[3\]\" (data pin = \"faster\", clock pin = \"clk\") is 5.442 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.833 ns + Longest pin register " "Info: + Longest pin to register delay is 7.833 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.877 ns) 0.877 ns faster 1 CLK PIN_AB18 10 " "Info: 1: + IC(0.000 ns) + CELL(0.877 ns) = 0.877 ns; Loc. = PIN_AB18; Fanout = 10; CLK Node = 'faster'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { faster } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 208 152 320 224 "faster" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.280 ns) + CELL(0.516 ns) 5.673 ns lpm_counter1:inst10\|lpm_counter:lpm_counter_component\|cntr_bdi:auto_generated\|counter_comb_bita2~COUT 2 COMB LCCOMB_X9_Y6_N4 2 " "Info: 2: + IC(4.280 ns) + CELL(0.516 ns) = 5.673 ns; Loc. = LCCOMB_X9_Y6_N4; Fanout = 2; COMB Node = 'lpm_counter1:inst10\|lpm_counter:lpm_counter_component\|cntr_bdi:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.796 ns" { faster lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_bdi.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_bdi.tdf" 51 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.708 ns lpm_counter1:inst10\|lpm_counter:lpm_counter_component\|cntr_bdi:auto_generated\|counter_comb_bita3~COUT 3 COMB LCCOMB_X9_Y6_N6 1 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 5.708 ns; Loc. = LCCOMB_X9_Y6_N6; Fanout = 1; COMB Node = 'lpm_counter1:inst10\|lpm_counter:lpm_counter_component\|cntr_bdi:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|counter_comb_bita2~COUT lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_bdi.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_bdi.tdf" 57 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 5.833 ns lpm_counter1:inst10\|lpm_counter:lpm_counter_component\|cntr_bdi:auto_generated\|counter_comb_bita3~1 4 COMB LCCOMB_X9_Y6_N8 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 5.833 ns; Loc. = LCCOMB_X9_Y6_N8; Fanout = 1; COMB Node = 'lpm_counter1:inst10\|lpm_counter:lpm_counter_component\|cntr_bdi:auto_generated\|counter_comb_bita3~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|counter_comb_bita3~COUT lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|counter_comb_bita3~1 } "NODE_NAME" } } { "db/cntr_bdi.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_bdi.tdf" 57 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.053 ns) 6.721 ns lpm_counter1:inst10\|lpm_counter:lpm_counter_component\|cntr_bdi:auto_generated\|cout_actual 5 COMB LCCOMB_X10_Y2_N8 4 " "Info: 5: + IC(0.835 ns) + CELL(0.053 ns) = 6.721 ns; Loc. = LCCOMB_X10_Y2_N8; Fanout = 4; COMB Node = 'lpm_counter1:inst10\|lpm_counter:lpm_counter_component\|cntr_bdi:auto_generated\|cout_actual'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.888 ns" { lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|counter_comb_bita3~1 lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|cout_actual } "NODE_NAME" } } { "db/cntr_bdi.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_bdi.tdf" 67 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.609 ns) + CELL(0.503 ns) 7.833 ns lpm_counter1:inst10\|lpm_counter:lpm_counter_component\|cntr_bdi:auto_generated\|safe_q\[3\] 6 REG LCFF_X9_Y6_N7 6 " "Info: 6: + IC(0.609 ns) + CELL(0.503 ns) = 7.833 ns; Loc. = LCFF_X9_Y6_N7; Fanout = 6; REG Node = 'lpm_counter1:inst10\|lpm_counter:lpm_counter_component\|cntr_bdi:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.112 ns" { lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|cout_actual lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_bdi.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_bdi.tdf" 74 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.109 ns ( 26.92 % ) " "Info: Total cell delay = 2.109 ns ( 26.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.724 ns ( 73.08 % ) " "Info: Total interconnect delay = 5.724 ns ( 73.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.833 ns" { faster lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|counter_comb_bita2~COUT lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|counter_comb_bita3~COUT lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|counter_comb_bita3~1 lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|cout_actual lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.833 ns" { faster {} faster~combout {} lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|counter_comb_bita2~COUT {} lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|counter_comb_bita3~COUT {} lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|counter_comb_bita3~1 {} lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|cout_actual {} lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 4.280ns 0.000ns 0.000ns 0.835ns 0.609ns } { 0.000ns 0.877ns 0.516ns 0.035ns 0.125ns 0.053ns 0.503ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_bdi.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_bdi.tdf" 74 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.481 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 272 152 320 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 21 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 21; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 272 152 320 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.618 ns) 2.481 ns lpm_counter1:inst10\|lpm_counter:lpm_counter_component\|cntr_bdi:auto_generated\|safe_q\[3\] 3 REG LCFF_X9_Y6_N7 6 " "Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X9_Y6_N7; Fanout = 6; REG Node = 'lpm_counter1:inst10\|lpm_counter:lpm_counter_component\|cntr_bdi:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { clk~clkctrl lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_bdi.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_bdi.tdf" 74 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.33 % ) " "Info: Total cell delay = 1.472 ns ( 59.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 40.67 % ) " "Info: Total interconnect delay = 1.009 ns ( 40.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clk clk~clkctrl lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.833 ns" { faster lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|counter_comb_bita2~COUT lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|counter_comb_bita3~COUT lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|counter_comb_bita3~1 lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|cout_actual lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.833 ns" { faster {} faster~combout {} lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|counter_comb_bita2~COUT {} lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|counter_comb_bita3~COUT {} lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|counter_comb_bita3~1 {} lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|cout_actual {} lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 4.280ns 0.000ns 0.000ns 0.835ns 0.609ns } { 0.000ns 0.877ns 0.516ns 0.035ns 0.125ns 0.053ns 0.503ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clk clk~clkctrl lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk COUNTER\[1\] lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[1\] 11.693 ns register " "Info: tco from clock \"clk\" to destination pin \"COUNTER\[1\]\" through register \"lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[1\]\" is 11.693 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.285 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.285 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 272 152 320 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.371 ns) + CELL(0.712 ns) 2.937 ns inst36 2 REG LCFF_X10_Y2_N13 1 " "Info: 2: + IC(1.371 ns) + CELL(0.712 ns) = 2.937 ns; Loc. = LCFF_X10_Y2_N13; Fanout = 1; REG Node = 'inst36'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.083 ns" { clk inst36 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 1032 1072 1136 1112 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.378 ns) 3.669 ns inst13 3 COMB LCCOMB_X11_Y2_N4 5 " "Info: 3: + IC(0.354 ns) + CELL(0.378 ns) = 3.669 ns; Loc. = LCCOMB_X11_Y2_N4; Fanout = 5; COMB Node = 'inst13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { inst36 inst13 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 928 616 680 976 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.053 ns) 4.042 ns inst25 4 COMB LCCOMB_X10_Y2_N16 1 " "Info: 4: + IC(0.320 ns) + CELL(0.053 ns) = 4.042 ns; Loc. = LCCOMB_X10_Y2_N16; Fanout = 1; COMB Node = 'inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.373 ns" { inst13 inst25 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 592 424 488 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.971 ns) + CELL(0.000 ns) 6.013 ns inst25~clkctrl 5 COMB CLKCTRL_G2 3 " "Info: 5: + IC(1.971 ns) + CELL(0.000 ns) = 6.013 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'inst25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.971 ns" { inst25 inst25~clkctrl } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 592 424 488 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.618 ns) 7.285 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[1\] 6 REG LCFF_X17_Y3_N3 4 " "Info: 6: + IC(0.654 ns) + CELL(0.618 ns) = 7.285 ns; Loc. = LCFF_X17_Y3_N3; Fanout = 4; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.615 ns ( 35.90 % ) " "Info: Total cell delay = 2.615 ns ( 35.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.670 ns ( 64.10 % ) " "Info: Total interconnect delay = 4.670 ns ( 64.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.285 ns" { clk inst36 inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.285 ns" { clk {} clk~combout {} inst36 {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.371ns 0.354ns 0.320ns 1.971ns 0.654ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.314 ns + Longest register pin " "Info: + Longest register to pin delay is 4.314 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[1\] 1 REG LCFF_X17_Y3_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y3_N3; Fanout = 4; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.332 ns) + CELL(1.982 ns) 4.314 ns COUNTER\[1\] 2 PIN PIN_C16 0 " "Info: 2: + IC(2.332 ns) + CELL(1.982 ns) = 4.314 ns; Loc. = PIN_C16; Fanout = 0; PIN Node = 'COUNTER\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.314 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] COUNTER[1] } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 312 784 960 328 "COUNTER\[2..0\]" "" } { 608 680 768 624 "counter\[2..0\]" "" } { 448 336 544 464 "D3, D2, D1, D0, counter\[2..0\]" "" } { 304 720 790 320 "counter\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.982 ns ( 45.94 % ) " "Info: Total cell delay = 1.982 ns ( 45.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.332 ns ( 54.06 % ) " "Info: Total interconnect delay = 2.332 ns ( 54.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.314 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] COUNTER[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.314 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] {} COUNTER[1] {} } { 0.000ns 2.332ns } { 0.000ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.285 ns" { clk inst36 inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.285 ns" { clk {} clk~combout {} inst36 {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.371ns 0.354ns 0.320ns 1.971ns 0.654ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.314 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] COUNTER[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.314 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] {} COUNTER[1] {} } { 0.000ns 2.332ns } { 0.000ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "key\[6\] Din\[1\] 11.129 ns Longest " "Info: Longest tpd from source pin \"key\[6\]\" to destination pin \"Din\[1\]\" is 11.129 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns key\[6\] 1 PIN PIN_C12 6 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C12; Fanout = 6; PIN Node = 'key\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[6] } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 240 152 320 256 "key\[8..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.006 ns) + CELL(0.154 ns) 5.969 ns inst21 2 COMB LCCOMB_X17_Y2_N26 2 " "Info: 2: + IC(5.006 ns) + CELL(0.154 ns) = 5.969 ns; Loc. = LCCOMB_X17_Y2_N26; Fanout = 2; COMB Node = 'inst21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.160 ns" { key[6] inst21 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 496 -80 -16 544 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.006 ns) + CELL(2.154 ns) 11.129 ns Din\[1\] 3 PIN PIN_G1 0 " "Info: 3: + IC(3.006 ns) + CELL(2.154 ns) = 11.129 ns; Loc. = PIN_G1; Fanout = 0; PIN Node = 'Din\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.160 ns" { inst21 Din[1] } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 248 784 960 264 "Din\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.117 ns ( 28.01 % ) " "Info: Total cell delay = 3.117 ns ( 28.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.012 ns ( 71.99 % ) " "Info: Total interconnect delay = 8.012 ns ( 71.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.129 ns" { key[6] inst21 Din[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.129 ns" { key[6] {} key[6]~combout {} inst21 {} Din[1] {} } { 0.000ns 0.000ns 5.006ns 3.006ns } { 0.000ns 0.809ns 0.154ns 2.154ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_hgj:auto_generated\|safe_q\[3\] faster clk -0.055 ns register " "Info: th for register \"lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_hgj:auto_generated\|safe_q\[3\]\" (data pin = \"faster\", clock pin = \"clk\") is -0.055 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.497 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.497 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 272 152 320 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 21 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 21; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 272 152 320 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.618 ns) 2.497 ns lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_hgj:auto_generated\|safe_q\[3\] 3 REG LCFF_X10_Y2_N7 3 " "Info: 3: + IC(0.682 ns) + CELL(0.618 ns) = 2.497 ns; Loc. = LCFF_X10_Y2_N7; Fanout = 3; REG Node = 'lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_hgj:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { clk~clkctrl lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_hgj.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_hgj.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.95 % ) " "Info: Total cell delay = 1.472 ns ( 58.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.025 ns ( 41.05 % ) " "Info: Total interconnect delay = 1.025 ns ( 41.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { clk clk~clkctrl lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.497 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.343ns 0.682ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "db/cntr_hgj.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_hgj.tdf" 67 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.701 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.701 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.877 ns) 0.877 ns faster 1 CLK PIN_AB18 10 " "Info: 1: + IC(0.000 ns) + CELL(0.877 ns) = 0.877 ns; Loc. = PIN_AB18; Fanout = 10; CLK Node = 'faster'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { faster } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 208 152 320 224 "faster" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.053 ns) 1.862 ns inst13 2 COMB LCCOMB_X11_Y2_N4 5 " "Info: 2: + IC(0.932 ns) + CELL(0.053 ns) = 1.862 ns; Loc. = LCCOMB_X11_Y2_N4; Fanout = 5; COMB Node = 'inst13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.985 ns" { faster inst13 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 928 616 680 976 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.503 ns) 2.701 ns lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_hgj:auto_generated\|safe_q\[3\] 3 REG LCFF_X10_Y2_N7 3 " "Info: 3: + IC(0.336 ns) + CELL(0.503 ns) = 2.701 ns; Loc. = LCFF_X10_Y2_N7; Fanout = 3; REG Node = 'lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_hgj:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { inst13 lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_hgj.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_hgj.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.433 ns ( 53.05 % ) " "Info: Total cell delay = 1.433 ns ( 53.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.268 ns ( 46.95 % ) " "Info: Total interconnect delay = 1.268 ns ( 46.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.701 ns" { faster inst13 lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.701 ns" { faster {} faster~combout {} inst13 {} lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.932ns 0.336ns } { 0.000ns 0.877ns 0.053ns 0.503ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { clk clk~clkctrl lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.497 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.343ns 0.682ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.701 ns" { faster inst13 lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.701 ns" { faster {} faster~combout {} inst13 {} lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.932ns 0.336ns } { 0.000ns 0.877ns 0.053ns 0.503ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 16 14:52:34 2024 " "Info: Processing ended: Sat Mar 16 14:52:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
