

================================================================
== Vitis HLS Report for 'lstm_function_Pipeline_VITIS_LOOP_104_6'
================================================================
* Date:           Fri Mar 28 16:04:56 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        new_hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg676-2L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.000 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       13|       65|  0.130 us|  0.650 us|   11|   63|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_104_6  |       11|       63|         3|          1|          1|  10 ~ 62|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.09>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [lstm_new.cpp:104]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln104_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln104"   --->   Operation 7 'read' 'sext_ln104_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln8_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %sext_ln8"   --->   Operation 8 'read' 'sext_ln8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln104_cast = sext i63 %sext_ln104_read"   --->   Operation 9 'sext' 'sext_ln104_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln8_cast = sext i5 %sext_ln8_read"   --->   Operation 10 'sext' 'sext_ln8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.83ns)   --->   "%store_ln104 = store i6 0, i6 %i" [lstm_new.cpp:104]   --->   Operation 12 'store' 'store_ln104' <Predicate = true> <Delay = 0.83>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc70"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_1 = load i6 %i" [lstm_new.cpp:104]   --->   Operation 14 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.18ns)   --->   "%icmp_ln104 = icmp_eq  i6 %i_1, i6 %sext_ln8_cast" [lstm_new.cpp:104]   --->   Operation 16 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 1.18> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 62, i64 0"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.18ns)   --->   "%add_ln104 = add i6 %i_1, i6 1" [lstm_new.cpp:104]   --->   Operation 18 'add' 'add_ln104' <Predicate = true> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %for.inc70.split, void %for.end72.exitStub" [lstm_new.cpp:104]   --->   Operation 19 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i6 %i_1" [lstm_new.cpp:104]   --->   Operation 20 'zext' 'zext_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%intermediate_addr = getelementptr i16 %intermediate, i64 0, i64 %zext_ln104" [lstm_new.cpp:106]   --->   Operation 21 'getelementptr' 'intermediate_addr' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (2.26ns)   --->   "%x = load i8 %intermediate_addr" [lstm_new.cpp:106]   --->   Operation 22 'load' 'x' <Predicate = (!icmp_ln104)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_1 : Operation 23 [1/1] (0.83ns)   --->   "%store_ln104 = store i6 %add_ln104, i6 %i" [lstm_new.cpp:104]   --->   Operation 23 'store' 'store_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.83>

State 2 <SV = 1> <Delay = 4.23>
ST_2 : Operation 24 [1/2] ( I:2.26ns O:2.26ns )   --->   "%x = load i8 %intermediate_addr" [lstm_new.cpp:106]   --->   Operation 24 'load' 'x' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node select_ln23)   --->   "%trunc_ln22 = trunc i16 %x" [lstm_new.cpp:22->lstm_new.cpp:106]   --->   Operation 25 'trunc' 'trunc_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.34ns)   --->   "%icmp_ln23 = icmp_sgt  i16 %x, i16 1024" [lstm_new.cpp:23->lstm_new.cpp:106]   --->   Operation 26 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.34ns)   --->   "%icmp_ln24 = icmp_slt  i16 %x, i16 64512" [lstm_new.cpp:24->lstm_new.cpp:106]   --->   Operation 27 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln23)   --->   "%select_ln23_1 = select i1 %icmp_ln23, i12 256, i12 3840" [lstm_new.cpp:23->lstm_new.cpp:106]   --->   Operation 28 'select' 'select_ln23_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node select_ln23)   --->   "%or_ln23 = or i1 %icmp_ln23, i1 %icmp_ln24" [lstm_new.cpp:23->lstm_new.cpp:106]   --->   Operation 29 'or' 'or_ln23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln23 = select i1 %or_ln23, i12 %select_ln23_1, i12 %trunc_ln22" [lstm_new.cpp:23->lstm_new.cpp:106]   --->   Operation 30 'select' 'select_ln23' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.83ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = (icmp_ln104)> <Delay = 0.83>

State 3 <SV = 2> <Delay = 9.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i64 %sext_ln104_cast" [lstm_new.cpp:104]   --->   Operation 31 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln105 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [lstm_new.cpp:105]   --->   Operation 32 'specpipeline' 'specpipeline_ln105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln104 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [lstm_new.cpp:104]   --->   Operation 33 'specloopname' 'specloopname_ln104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln106 = sext i12 %select_ln23" [lstm_new.cpp:106]   --->   Operation 34 'sext' 'sext_ln106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (9.00ns)   --->   "%write_ln106 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr, i16 %sext_ln106, i2 3" [lstm_new.cpp:106]   --->   Operation 35 'write' 'write_ln106' <Predicate = true> <Delay = 9.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln104 = br void %for.inc70" [lstm_new.cpp:104]   --->   Operation 36 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 1.000ns.

 <State 1>: 3.099ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln104', lstm_new.cpp:104) of constant 0 on local variable 'i', lstm_new.cpp:104 [11]  (0.833 ns)
	'load' operation 6 bit ('i', lstm_new.cpp:104) on local variable 'i', lstm_new.cpp:104 [14]  (0.000 ns)
	'getelementptr' operation 8 bit ('intermediate_addr', lstm_new.cpp:106) [25]  (0.000 ns)
	'load' operation 16 bit ('x', lstm_new.cpp:106) on array 'intermediate' [26]  (2.266 ns)

 <State 2>: 4.237ns
The critical path consists of the following:
	'load' operation 16 bit ('x', lstm_new.cpp:106) on array 'intermediate' [26]  (2.266 ns)
	'icmp' operation 1 bit ('icmp_ln23', lstm_new.cpp:23->lstm_new.cpp:106) [28]  (1.346 ns)
	'or' operation 1 bit ('or_ln23', lstm_new.cpp:23->lstm_new.cpp:106) [31]  (0.000 ns)
	'select' operation 12 bit ('select_ln23', lstm_new.cpp:23->lstm_new.cpp:106) [32]  (0.625 ns)

 <State 3>: 9.000ns
The critical path consists of the following:
	'getelementptr' operation 16 bit ('gmem_addr', lstm_new.cpp:104) [21]  (0.000 ns)
	bus write operation ('write_ln106', lstm_new.cpp:106) on port 'gmem' (lstm_new.cpp:106) [34]  (9.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
