<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Atmel Radio: Dsu Struct Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Atmel Radio
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a>  </div>
  <div class="headertitle">
<div class="title">Dsu Struct Reference<div class="ingroups"><a class="el" href="group___s_a_m_r21___d_s_u.html">Device Service Unit</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="Dsu" -->
<p>DSU hardware registers.  
 <a href="struct_dsu.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="comp__dsu_8h_source.html">comp_dsu.h</a>&gt;</code></p>

<p><a href="struct_dsu-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a37a45b5734e68c25515884abbc7354bc"></a><!-- doxytag: member="Dsu::CTRL" ref="a37a45b5734e68c25515884abbc7354bc" args="" -->
<a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="el" href="union_d_s_u___c_t_r_l___type.html">DSU_CTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dsu.html#a37a45b5734e68c25515884abbc7354bc">CTRL</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0000 ( /W 8) Control. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af251ab6944603f4ffcc03a04c3a591af"></a><!-- doxytag: member="Dsu::STATUSA" ref="af251ab6944603f4ffcc03a04c3a591af" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_s_u___s_t_a_t_u_s_a___type.html">DSU_STATUSA_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dsu.html#af251ab6944603f4ffcc03a04c3a591af">STATUSA</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0001 (R/W 8) Status A. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aff3083b68480ee6d95d4213577136659"></a><!-- doxytag: member="Dsu::STATUSB" ref="aff3083b68480ee6d95d4213577136659" args="" -->
<a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_s_u___s_t_a_t_u_s_b___type.html">DSU_STATUSB_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dsu.html#aff3083b68480ee6d95d4213577136659">STATUSB</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0002 (R/ 8) Status B. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a61fc043e55c96393255e0aa0f7807fae"></a><!-- doxytag: member="Dsu::Reserved1" ref="a61fc043e55c96393255e0aa0f7807fae" args="[0x1]" -->
<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b> [0x1]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a453e7beb133d9b05320a24aba312f7f0"></a><!-- doxytag: member="Dsu::ADDR" ref="a453e7beb133d9b05320a24aba312f7f0" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_s_u___a_d_d_r___type.html">DSU_ADDR_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dsu.html#a453e7beb133d9b05320a24aba312f7f0">ADDR</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0004 (R/W 32) Address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af13eeff822c0542965939b8a078bc496"></a><!-- doxytag: member="Dsu::LENGTH" ref="af13eeff822c0542965939b8a078bc496" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_s_u___l_e_n_g_t_h___type.html">DSU_LENGTH_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dsu.html#af13eeff822c0542965939b8a078bc496">LENGTH</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0008 (R/W 32) Length. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0a0cae05796695f78b4e5536792c8953"></a><!-- doxytag: member="Dsu::DATA" ref="a0a0cae05796695f78b4e5536792c8953" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_s_u___d_a_t_a___type.html">DSU_DATA_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dsu.html#a0a0cae05796695f78b4e5536792c8953">DATA</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x000C (R/W 32) Data. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8cd3250ce850a65d90af4f8b31c6293c"></a><!-- doxytag: member="Dsu::DCC" ref="a8cd3250ce850a65d90af4f8b31c6293c" args="[2]" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_s_u___d_c_c___type.html">DSU_DCC_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dsu.html#a8cd3250ce850a65d90af4f8b31c6293c">DCC</a> [2]</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0010 (R/W 32) Debug Communication Channel n. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae8a2a4525dd77831e3bba601b5eaf924"></a><!-- doxytag: member="Dsu::DID" ref="ae8a2a4525dd77831e3bba601b5eaf924" args="" -->
<a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_s_u___d_i_d___type.html">DSU_DID_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dsu.html#ae8a2a4525dd77831e3bba601b5eaf924">DID</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0018 (R/ 32) Device Identification. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6b7f632bcea5fa3d3f3f4e1d0d60b589"></a><!-- doxytag: member="Dsu::Reserved2" ref="a6b7f632bcea5fa3d3f3f4e1d0d60b589" args="[0xFE4]" -->
<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b> [0xFE4]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a65c51ffb7a16544bb615c96029e4b5eb"></a><!-- doxytag: member="Dsu::ENTRY" ref="a65c51ffb7a16544bb615c96029e4b5eb" args="[2]" -->
<a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_s_u___e_n_t_r_y___type.html">DSU_ENTRY_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dsu.html#a65c51ffb7a16544bb615c96029e4b5eb">ENTRY</a> [2]</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x1000 (R/ 32) Coresight ROM Table Entry n. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae320db89e4b834b02befb5aa2867ce09"></a><!-- doxytag: member="Dsu::END" ref="ae320db89e4b834b02befb5aa2867ce09" args="" -->
<a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_s_u___e_n_d___type.html">DSU_END_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dsu.html#ae320db89e4b834b02befb5aa2867ce09">END</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x1008 (R/ 32) Coresight ROM Table End. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3641d88dd084aec14c9a64e019a6daa1"></a><!-- doxytag: member="Dsu::Reserved3" ref="a3641d88dd084aec14c9a64e019a6daa1" args="[0xFC0]" -->
<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b> [0xFC0]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a408d8afc257ed78a3169ca958d24a5aa"></a><!-- doxytag: member="Dsu::MEMTYPE" ref="a408d8afc257ed78a3169ca958d24a5aa" args="" -->
<a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_s_u___m_e_m_t_y_p_e___type.html">DSU_MEMTYPE_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dsu.html#a408d8afc257ed78a3169ca958d24a5aa">MEMTYPE</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x1FCC (R/ 32) Coresight ROM Table Memory Type. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af1aef1af23b9c04fa51bb38d3d49d980"></a><!-- doxytag: member="Dsu::PID4" ref="af1aef1af23b9c04fa51bb38d3d49d980" args="" -->
<a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_s_u___p_i_d4___type.html">DSU_PID4_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dsu.html#af1aef1af23b9c04fa51bb38d3d49d980">PID4</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x1FD0 (R/ 32) Peripheral Identification 4. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac54a11d012b4d8c6efa1adaa2e08fde3"></a><!-- doxytag: member="Dsu::Reserved4" ref="ac54a11d012b4d8c6efa1adaa2e08fde3" args="[0xC]" -->
<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b> [0xC]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a60c2a9199ffaae85c76de6c28fc15ec1"></a><!-- doxytag: member="Dsu::PID0" ref="a60c2a9199ffaae85c76de6c28fc15ec1" args="" -->
<a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_s_u___p_i_d0___type.html">DSU_PID0_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dsu.html#a60c2a9199ffaae85c76de6c28fc15ec1">PID0</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x1FE0 (R/ 32) Peripheral Identification 0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeafe6f433e6983dedb1b78efe1508991"></a><!-- doxytag: member="Dsu::PID1" ref="aeafe6f433e6983dedb1b78efe1508991" args="" -->
<a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_s_u___p_i_d1___type.html">DSU_PID1_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dsu.html#aeafe6f433e6983dedb1b78efe1508991">PID1</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x1FE4 (R/ 32) Peripheral Identification 1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae7543be9132a30e1a0a3d2585fa74ad7"></a><!-- doxytag: member="Dsu::PID2" ref="ae7543be9132a30e1a0a3d2585fa74ad7" args="" -->
<a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_s_u___p_i_d2___type.html">DSU_PID2_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dsu.html#ae7543be9132a30e1a0a3d2585fa74ad7">PID2</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x1FE8 (R/ 32) Peripheral Identification 2. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a12e3fc61b1f37f213768fded01011226"></a><!-- doxytag: member="Dsu::PID3" ref="a12e3fc61b1f37f213768fded01011226" args="" -->
<a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_s_u___p_i_d3___type.html">DSU_PID3_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dsu.html#a12e3fc61b1f37f213768fded01011226">PID3</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x1FEC (R/ 32) Peripheral Identification 3. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acd4b45b637efcb62b9f67c877dcbb4ce"></a><!-- doxytag: member="Dsu::CID0" ref="acd4b45b637efcb62b9f67c877dcbb4ce" args="" -->
<a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_s_u___c_i_d0___type.html">DSU_CID0_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dsu.html#acd4b45b637efcb62b9f67c877dcbb4ce">CID0</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x1FF0 (R/ 32) Component Identification 0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afeea7b5b5fee7f91ca2886b616f3d4c3"></a><!-- doxytag: member="Dsu::CID1" ref="afeea7b5b5fee7f91ca2886b616f3d4c3" args="" -->
<a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_s_u___c_i_d1___type.html">DSU_CID1_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dsu.html#afeea7b5b5fee7f91ca2886b616f3d4c3">CID1</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x1FF4 (R/ 32) Component Identification 1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afaa3b33371d8b21883936c53a879d61f"></a><!-- doxytag: member="Dsu::CID2" ref="afaa3b33371d8b21883936c53a879d61f" args="" -->
<a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_s_u___c_i_d2___type.html">DSU_CID2_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dsu.html#afaa3b33371d8b21883936c53a879d61f">CID2</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x1FF8 (R/ 32) Component Identification 2. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8ce289f77dfa3331bc94ae699c6031d7"></a><!-- doxytag: member="Dsu::CID3" ref="a8ce289f77dfa3331bc94ae699c6031d7" args="" -->
<a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_s_u___c_i_d3___type.html">DSU_CID3_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dsu.html#a8ce289f77dfa3331bc94ae699c6031d7">CID3</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x1FFC (R/ 32) Component Identification 3. <br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>DSU hardware registers. </p>
</div><hr/>The documentation for this struct was generated from the following file:<ul>
<li>F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/<a class="el" href="comp__dsu_8h_source.html">comp_dsu.h</a></li>
</ul>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jun 23 2016 20:43:16 for Atmel Radio by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
