****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 0.00
	-max_paths 20
	-sort_by slack
Design : topmodule
Version: J-2014.12-SP3
Date   : Mon Dec 19 20:59:18 2016
****************************************

No paths with slack less than 0.00.

1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : topmodule
Version: J-2014.12-SP3
Date   : Mon Dec 19 20:59:18 2016
****************************************

Warning: There is 1 invalid end point for constrained paths. (UITE-416)

  Startpoint: c/count_reg[5]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: comparator1/tempPEout_reg[103]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  c/count_reg[5]/CLK (DFFX1_HVT)                          0.00       0.00 r
  c/count_reg[5]/Q (DFFX1_HVT)                            0.09       0.09 f
  c/rem_49_I16/U16/Y (AND2X1_HVT)                         0.03       0.12 f
  c/rem_49_I16/U28/Y (AND2X1_HVT)                         0.03       0.14 f
  c/rem_49_I16/U40/Y (AND2X1_HVT)                         0.03       0.17 f
  c/rem_49_I16/U52/Y (AND2X1_HVT)                         0.03       0.20 f
  c/rem_49_I16/U64/Y (AND2X1_HVT)                         0.03       0.22 f
  c/rem_49_I16/U76/Y (AND2X1_HVT)                         0.03       0.25 f
  c/rem_49_I16/U84/Y (AND2X1_HVT)                         0.05       0.30 f
  c/rem_49_I16/U118/Y (XOR2X1_HVT)                        0.05       0.35 f
  c/rem_49_I16/U14/Y (AND2X1_HVT)                         0.03       0.38 f
  c/rem_49_I16/U26/Y (AND2X1_HVT)                         0.03       0.41 f
  c/rem_49_I16/U38/Y (AND2X1_HVT)                         0.03       0.43 f
  c/rem_49_I16/U50/Y (AND2X1_HVT)                         0.03       0.46 f
  c/rem_49_I16/U62/Y (AND2X1_HVT)                         0.03       0.48 f
  c/rem_49_I16/U74/Y (AND2X1_HVT)                         0.03       0.51 f
  c/rem_49_I16/U82/Y (AND2X1_HVT)                         0.02       0.53 f
  c/rem_49_I16/U5/Y (OR2X1_HVT)                           0.05       0.58 f
  c/rem_49_I16/U123/Y (XOR2X1_HVT)                        0.06       0.64 r
  c/rem_49_I16/U12/Y (AND2X1_HVT)                         0.03       0.67 r
  c/rem_49_I16/U24/Y (AND2X1_HVT)                         0.02       0.69 r
  c/rem_49_I16/U36/Y (AND2X1_HVT)                         0.02       0.72 r
  c/rem_49_I16/U48/Y (AND2X1_HVT)                         0.02       0.74 r
  c/rem_49_I16/U60/Y (AND2X1_HVT)                         0.02       0.76 r
  c/rem_49_I16/U72/Y (AND2X1_HVT)                         0.02       0.79 r
  c/rem_49_I16/U1/Y (AO21X1_HVT)                          0.06       0.84 r
  c/rem_49_I16/U127/Y (XOR2X1_HVT)                        0.06       0.90 f
  c/rem_49_I16/U10/Y (AND2X1_HVT)                         0.03       0.93 f
  c/rem_49_I16/U22/Y (AND2X1_HVT)                         0.03       0.96 f
  c/rem_49_I16/U34/Y (AND2X1_HVT)                         0.03       0.98 f
  c/rem_49_I16/U46/Y (AND2X1_HVT)                         0.03       1.01 f
  c/rem_49_I16/U58/Y (AND2X1_HVT)                         0.03       1.03 f
  c/rem_49_I16/U70/Y (AND2X1_HVT)                         0.03       1.06 f
  c/rem_49_I16/U2/Y (AO21X1_HVT)                          0.06       1.11 f
  c/rem_49_I16/U130/Y (XOR2X1_HVT)                        0.06       1.17 r
  c/rem_49_I16/U8/Y (AND2X1_HVT)                          0.03       1.20 r
  c/rem_49_I16/U20/Y (AND2X1_HVT)                         0.02       1.22 r
  c/rem_49_I16/U32/Y (AND2X1_HVT)                         0.02       1.25 r
  c/rem_49_I16/U44/Y (AND2X1_HVT)                         0.02       1.27 r
  c/rem_49_I16/U56/Y (AND2X1_HVT)                         0.02       1.30 r
  c/rem_49_I16/U68/Y (AND2X1_HVT)                         0.02       1.32 r
  c/rem_49_I16/U3/Y (AO21X1_HVT)                          0.06       1.38 r
  c/rem_49_I16/U132/Y (XOR2X1_HVT)                        0.06       1.43 f
  c/rem_49_I16/U6/Y (AND2X1_HVT)                          0.03       1.46 f
  c/rem_49_I16/U18/Y (AND2X1_HVT)                         0.03       1.49 f
  c/rem_49_I16/U30/Y (AND2X1_HVT)                         0.03       1.51 f
  c/rem_49_I16/U42/Y (AND2X1_HVT)                         0.03       1.54 f
  c/rem_49_I16/U54/Y (AND2X1_HVT)                         0.03       1.57 f
  c/rem_49_I16/U66/Y (AND2X1_HVT)                         0.03       1.59 f
  c/rem_49_I16/U4/Y (AO21X1_HVT)                          0.06       1.65 f
  c/rem_49_I16/U101/Y (MUX21X1_HVT)                       0.04       1.69 r
  c/U5/Y (NOR4X1_HVT)                                     0.06       1.74 f
  c/U29/Y (AND2X1_HVT)                                    0.05       1.79 f
  comparator1/U128/Y (INVX1_HVT)                          0.03       1.83 r
  comparator1/U111/Y (INVX1_HVT)                          0.04       1.87 f
  comparator1/U208/Y (AO22X1_HVT)                         0.03       1.89 f
  comparator1/tempPEout_reg[103]/D (DFFX1_HVT)            0.00       1.89 f
  data arrival time                                                  1.89

  clock ideal_clock1 (rise edge)                          3.85       3.85
  clock network delay (ideal)                             0.00       3.85
  clock reconvergence pessimism                           0.00       3.85
  comparator1/tempPEout_reg[103]/CLK (DFFX1_HVT)                     3.85 r
  library setup time                                     -0.01       3.83
  data required time                                                 3.83
  ------------------------------------------------------------------------------
  data required time                                                 3.83
  data arrival time                                                 -1.89
  ------------------------------------------------------------------------------
  slack (MET)                                                        1.94


1
****************************************
Report : timing
	-path_type full
	-delay_type min
	-max_paths 1
	-sort_by slack
Design : topmodule
Version: J-2014.12-SP3
Date   : Mon Dec 19 20:59:18 2016
****************************************

Warning: There is 1 invalid end point for constrained paths. (UITE-416)

  Startpoint: pe2/Rpipe_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe3/Rpipe_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  pe2/Rpipe_reg[0]/CLK (DFFX1_HVT)         0.00       0.00 r
  pe2/Rpipe_reg[0]/Q (DFFX1_HVT)           0.07       0.07 r
  pe3/Rpipe_reg[0]/D (DFFX1_HVT)           0.00       0.07 r
  data arrival time                                   0.07

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock reconvergence pessimism            0.00       0.00
  pe3/Rpipe_reg[0]/CLK (DFFX1_HVT)                    0.00 r
  library hold time                       -0.00      -0.00
  data required time                                 -0.00
  ---------------------------------------------------------------
  data required time                                 -0.00
  data arrival time                                  -0.07
  ---------------------------------------------------------------
  slack (MET)                                         0.07


1
