Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Opening project file
/home/maxi/Documentos/GitHub/BlockBreaker_SD2/MIPS_VGA/mips.prj.
Closed project file.
Wrote CGP file for project 'memCtrl'.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Customizing IP...
Finished Customizing.
Resolving generic values...
Finished resolving generic values.
INFO:sim:993 - The selected IP does not support an ASY schematic symbol.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: mimasv2_s6_memctrl.xco
XMDF file found: mimasv2_s6_memctrl_xmdf.tcl
Adding
/home/maxi/Documentos/GitHub/BlockBreaker_SD2/MIPS_VGA/tmp/_cg/mimasv2_s6_memctr
l/user_design/rtl/iodrp_controller.vhd -view all -origin_type created
WARNING: es_PY:es is not supported as a language.  Using usenglish.
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/MIPS_VGA/tmp/_cg/mimasv2_s6_me
   mctrl/user_design/rtl/iodrp_controller.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/maxi/Documentos/GitHub/BlockBreaker_SD2/MIPS_VGA/tmp/_cg/mimasv2_s6_memctr
l/user_design/rtl/iodrp_mcb_controller.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/MIPS_VGA/tmp/_cg/mimasv2_s6_me
   mctrl/user_design/rtl/iodrp_mcb_controller.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/maxi/Documentos/GitHub/BlockBreaker_SD2/MIPS_VGA/tmp/_cg/mimasv2_s6_memctr
l/user_design/rtl/mcb_raw_wrapper.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/MIPS_VGA/tmp/_cg/mimasv2_s6_me
   mctrl/user_design/rtl/mcb_raw_wrapper.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/maxi/Documentos/GitHub/BlockBreaker_SD2/MIPS_VGA/tmp/_cg/mimasv2_s6_memctr
l/user_design/rtl/mcb_soft_calibration.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/MIPS_VGA/tmp/_cg/mimasv2_s6_me
   mctrl/user_design/rtl/mcb_soft_calibration.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/maxi/Documentos/GitHub/BlockBreaker_SD2/MIPS_VGA/tmp/_cg/mimasv2_s6_memctr
l/user_design/rtl/mcb_soft_calibration_top.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/MIPS_VGA/tmp/_cg/mimasv2_s6_me
   mctrl/user_design/rtl/mcb_soft_calibration_top.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/maxi/Documentos/GitHub/BlockBreaker_SD2/MIPS_VGA/tmp/_cg/mimasv2_s6_memctr
l/user_design/rtl/memc3_infrastructure.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/MIPS_VGA/tmp/_cg/mimasv2_s6_me
   mctrl/user_design/rtl/memc3_infrastructure.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/maxi/Documentos/GitHub/BlockBreaker_SD2/MIPS_VGA/tmp/_cg/mimasv2_s6_memctr
l/user_design/rtl/memc3_wrapper.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/MIPS_VGA/tmp/_cg/mimasv2_s6_me
   mctrl/user_design/rtl/memc3_wrapper.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/maxi/Documentos/GitHub/BlockBreaker_SD2/MIPS_VGA/tmp/_cg/mimasv2_s6_memctr
l/user_design/rtl/mimasv2_s6_memctrl.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/MIPS_VGA/tmp/_cg/mimasv2_s6_me
   mctrl/user_design/rtl/mimasv2_s6_memctrl.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/maxi/Documentos/GitHub/BlockBreaker_SD2/MIPS_VGA/tmp/_cg/mimasv2_s6_memctr
l/user_design/par/mimasv2_s6_memctrl.ucf -view all -origin_type created
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/mimasv2_s6_memctrl"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'memCtrl'.
