/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [13:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [14:0] celloutsig_0_18z;
  wire [47:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_28z;
  wire [17:0] celloutsig_0_2z;
  wire [7:0] celloutsig_0_39z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire [15:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire [22:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [14:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [29:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = ~(in_data[112] | celloutsig_1_3z[9]);
  assign celloutsig_1_16z = ~(celloutsig_1_8z[6] | celloutsig_1_1z[3]);
  assign celloutsig_0_11z = ~(celloutsig_0_1z | celloutsig_0_9z);
  assign celloutsig_0_1z = ~(in_data[20] | in_data[38]);
  assign celloutsig_0_15z = ~(in_data[89] | celloutsig_0_9z);
  assign celloutsig_0_22z = ~(celloutsig_0_19z[3] | celloutsig_0_0z);
  assign celloutsig_0_0z = ~(in_data[66] ^ in_data[92]);
  assign celloutsig_0_7z = ~(celloutsig_0_2z[11] ^ celloutsig_0_1z);
  assign celloutsig_1_1z = { in_data[103], celloutsig_1_0z } / { 1'h1, in_data[104:100] };
  assign celloutsig_0_16z = { celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_0z } / { 1'h1, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_1_19z = { celloutsig_1_18z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_16z } === in_data[126:123];
  assign celloutsig_0_9z = { in_data[47:41], celloutsig_0_1z } === celloutsig_0_4z[11:4];
  assign celloutsig_0_10z = { celloutsig_0_4z[10:9], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z } === { celloutsig_0_2z[3:2], celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_0_47z = { celloutsig_0_14z, celloutsig_0_39z } >= { celloutsig_0_19z[45:38], celloutsig_0_22z };
  assign celloutsig_0_17z = celloutsig_0_5z >= { celloutsig_0_8z[4:2], celloutsig_0_10z };
  assign celloutsig_1_2z = in_data[176:173] > celloutsig_1_0z[4:1];
  assign celloutsig_1_10z = celloutsig_1_5z[8:3] || { celloutsig_1_1z[5:1], celloutsig_1_7z };
  assign celloutsig_0_12z = in_data[32:29] || { celloutsig_0_2z[16:14], celloutsig_0_9z };
  assign celloutsig_0_39z = { celloutsig_0_18z[9:6], celloutsig_0_10z, celloutsig_0_28z, celloutsig_0_11z, celloutsig_0_12z } % { 1'h1, celloutsig_0_18z[12:6] };
  assign celloutsig_0_4z = celloutsig_0_2z[15:0] % { 1'h1, celloutsig_0_2z[16:2] };
  assign celloutsig_1_3z = { in_data[187:183], celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, in_data[162:149] };
  assign celloutsig_0_5z = celloutsig_0_4z[14:11] % { 1'h1, in_data[17:15] };
  assign celloutsig_0_6z = { in_data[39], celloutsig_0_5z, celloutsig_0_2z } % { 1'h1, celloutsig_0_3z[2:1], celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_13z = { in_data[7:4], celloutsig_0_7z } % { 1'h1, celloutsig_0_4z[13:11], celloutsig_0_10z };
  assign celloutsig_0_3z = celloutsig_0_2z[4:1] | { in_data[43:42], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[112:108] | in_data[184:180];
  assign celloutsig_1_5z = celloutsig_1_3z[12:3] | { celloutsig_1_1z[5:1], celloutsig_1_0z };
  assign celloutsig_1_8z = in_data[133:104] | { celloutsig_1_5z[9:6], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_0_18z = { celloutsig_0_4z[15:5], celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_12z } | { celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_15z };
  assign celloutsig_0_19z = { celloutsig_0_6z[20:10], celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_16z } | { celloutsig_0_8z, celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_11z };
  assign celloutsig_0_2z = { in_data[45:29], celloutsig_0_1z } | in_data[72:55];
  assign celloutsig_0_48z = celloutsig_0_17z & celloutsig_0_5z[2];
  assign celloutsig_1_7z = celloutsig_1_5z[1] & celloutsig_1_4z;
  assign celloutsig_1_9z = celloutsig_1_4z & celloutsig_1_7z;
  assign celloutsig_1_18z = celloutsig_1_9z & celloutsig_1_0z[0];
  assign celloutsig_0_14z = celloutsig_0_9z & celloutsig_0_5z[2];
  assign celloutsig_0_28z = celloutsig_0_15z & celloutsig_0_17z;
  always_latch
    if (celloutsig_1_19z) celloutsig_0_8z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_8z = celloutsig_0_4z[7:3];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_47z, celloutsig_0_48z };
endmodule
