// Seed: 3929450360
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wor id_2;
  output wire id_1;
  assign id_2 = {id_3, -1'b0, -1'b0, 1};
endmodule
program module_1 #(
    parameter id_3 = 32'd62,
    parameter id_4 = 32'd12,
    parameter id_5 = 32'd79
) (
    id_1,
    id_2,
    _id_3,
    _id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9[id_5 : id_3#(.id_5(id_4))]
);
  input logic [7:0] id_9;
  input wire id_8;
  input wire id_7;
  module_0 modCall_1 (
      id_6,
      id_1,
      id_1,
      id_2
  );
  assign modCall_1.id_2 = 0;
  output wire id_6;
  output wire _id_5;
  inout wire _id_4;
  input wire _id_3;
  input wire id_2;
  inout wire id_1;
  parameter id_10 = 1;
  assign id_4 = id_2;
endprogram
