{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 04 16:26:43 2015 " "Info: Processing started: Mon May 04 16:26:43 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CSC343_Mutil_Cycle_CPU -c CSC343_Mutil_Cycle_CPU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CSC343_Mutil_Cycle_CPU -c CSC343_Mutil_Cycle_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Addsub-arch " "Info: Found design unit 1: Addsub-arch" {  } { { "AddSub.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/AddSub.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 AddSub " "Info: Found entity 1: AddSub" {  } { { "AddSub.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/AddSub.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control_Unit-arch " "Info: Found design unit 1: Control_Unit-arch" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 32 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Info: Found entity 1: Control_Unit" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-arch " "Info: Found design unit 1: Counter-arch" {  } { { "counter.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/counter.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Info: Found entity 1: Counter" {  } { { "counter.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/counter.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2 " "Info: Found entity 1: cpu2" {  } { { "cpu2.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/cpu2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3to8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dec3to8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec3to8-Behavior " "Info: Found design unit 1: dec3to8-Behavior" {  } { { "dec3to8.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/dec3to8.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dec3to8 " "Info: Found entity 1: dec3to8" {  } { { "dec3to8.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/dec3to8.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file part1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Info: Found entity 1: part1" {  } { { "part1.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/part1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-arch " "Info: Found design unit 1: IR-arch" {  } { { "IR.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/IR.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Info: Found entity 1: IR" {  } { { "IR.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/IR.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/mux.vhd " "Warning: Entity \"Mux\" obtained from \"C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/mux.vhd\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux-arch " "Info: Found design unit 1: Mux-arch" {  } { { "mux.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/mux.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Info: Found entity 1: Mux" {  } { { "mux.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/mux.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-arch " "Info: Found design unit 1: reg-arch" {  } { { "Reg.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Reg.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Info: Found entity 1: Reg" {  } { { "Reg.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Reg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regn-arch " "Info: Found design unit 1: regn-arch" {  } { { "regn.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/regn.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Regn " "Info: Found entity 1: Regn" {  } { { "regn.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/regn.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment-a " "Info: Found design unit 1: segment-a" {  } { { "segment.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/segment.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 segment " "Info: Found entity 1: segment" {  } { { "segment.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/segment.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Info: Found entity 1: cpu" {  } { { "cpu.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/cpu.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_mem.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file inst_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inst_mem-SYN " "Info: Found design unit 1: inst_mem-SYN" {  } { { "inst_mem.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/inst_mem.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Info: Found entity 1: inst_mem" {  } { { "inst_mem.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/inst_mem.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file part2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Info: Found entity 1: part2" {  } { { "part2.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/part2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Control_Unit " "Info: Elaborating entity \"Control_Unit\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction Control_Unit.vhd(62) " "Warning (10492): VHDL Process Statement warning at Control_Unit.vhd(62): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction Control_Unit.vhd(75) " "Warning (10492): VHDL Process Statement warning at Control_Unit.vhd(75): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction Control_Unit.vhd(77) " "Warning (10492): VHDL Process Statement warning at Control_Unit.vhd(77): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yReg Control_Unit.vhd(78) " "Warning (10492): VHDL Process Statement warning at Control_Unit.vhd(78): signal \"yReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction Control_Unit.vhd(81) " "Warning (10492): VHDL Process Statement warning at Control_Unit.vhd(81): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction Control_Unit.vhd(87) " "Warning (10492): VHDL Process Statement warning at Control_Unit.vhd(87): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yReg Control_Unit.vhd(88) " "Warning (10492): VHDL Process Statement warning at Control_Unit.vhd(88): signal \"yReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction Control_Unit.vhd(92) " "Warning (10492): VHDL Process Statement warning at Control_Unit.vhd(92): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction Control_Unit.vhd(97) " "Warning (10492): VHDL Process Statement warning at Control_Unit.vhd(97): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Ry Control_Unit.vhd(53) " "Warning (10631): VHDL Process Statement warning at Control_Unit.vhd(53): inferring latch(es) for signal or variable \"Ry\", which holds its previous value in one or more paths through the process" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Sign Control_Unit.vhd(53) " "Warning (10631): VHDL Process Statement warning at Control_Unit.vhd(53): inferring latch(es) for signal or variable \"Sign\", which holds its previous value in one or more paths through the process" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sign Control_Unit.vhd(53) " "Info (10041): Inferred latch for \"Sign\" at Control_Unit.vhd(53)" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ry\[0\] Control_Unit.vhd(53) " "Info (10041): Inferred latch for \"Ry\[0\]\" at Control_Unit.vhd(53)" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ry\[1\] Control_Unit.vhd(53) " "Info (10041): Inferred latch for \"Ry\[1\]\" at Control_Unit.vhd(53)" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ry\[2\] Control_Unit.vhd(53) " "Info (10041): Inferred latch for \"Ry\[2\]\" at Control_Unit.vhd(53)" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Ry\[0\]\$latch " "Warning: Latch Ry\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA step\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal step\[0\]" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 42 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 53 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Ry\[1\]\$latch " "Warning: Latch Ry\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA step\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal step\[0\]" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 42 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 53 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Ry\[2\]\$latch " "Warning: Latch Ry\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA step\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal step\[0\]" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 42 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 53 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Run " "Warning (15610): No output dependent on input pin \"Run\"" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "57 " "Info: Implemented 57 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Info: Implemented 20 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "25 " "Info: Implemented 25 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 04 16:26:47 2015 " "Info: Processing ended: Mon May 04 16:26:47 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
