	component nios_system is
		port (
			clk_50_in_clk   : in std_logic := 'X'; -- clk
			reset_reset_n   : in std_logic := 'X'; -- reset_n
			clk_50_2_in_clk : in std_logic := 'X'; -- clk
			reset_0_reset_n : in std_logic := 'X'; -- reset_n
			clk_50_3_in_clk : in std_logic := 'X'; -- clk
			reset_1_reset_n : in std_logic := 'X'  -- reset_n
		);
	end component nios_system;

