STIL 1.0 {
    Design 2005;
}
Header {
    Title "Minimal STIL for design `async_fifo'";
    Date "Mon Jan 24 06:00:42 2022";
    Source "ABC Tool";
}
Signals {
    "atpg_mode" In;
    "near_empty_mrgn[0]" In;
    "near_empty_mrgn[1]" In;
    "near_empty_mrgn[2]" In;
    "near_empty_mrgn[3]" In;
    "near_empty_mrgn[4]" In;
    "near_full_mrgn[0]" In;
    "near_full_mrgn[1]" In;
    "near_full_mrgn[2]" In;
    "near_full_mrgn[3]" In;
    "near_full_mrgn[4]" In;
    "rclk" In;
    "ren" In;
    "rptr_clr" In;
    "rrst_n" In;
    "test_mode" In;
    "test_se" In;
    "test_si" In;
    "wclk" In;
    "wdata[0]" In;
    "wdata[1]" In;
    "wdata[2]" In;
    "wdata[3]" In;
    "wdata[4]" In;
    "wdata[5]" In;
    "wdata[6]" In;
    "wdata[7]" In;
    "wen" In;
    "wptr_clr" In;
    "wrst_n" In;
    "empty" Out;
    "full" Out;
    "near_empty" Out;
    "near_full" Out;
    "over_flow" Out;
    "rdata[0]" Out;
    "rdata[1]" Out;
    "rdata[2]" Out;
    "rdata[3]" Out;
    "rdata[4]" Out;
    "rdata[5]" Out;
    "rdata[6]" Out;
    "rdata[7]" Out;
    "test_so" Out;
    "under_flow" Out;
    "ate_wclk" In;
    "ate_rclk" In;
    "occ_rst" In;
    "occ_mode" In;
    "pll_bypass" In;
    "test_mode1" In;
    "test_si_1" In;
    "test_so_1" Out;
    "test_si_2" In;
    "test_so_2" Out;
    "test_si_3" In;
    "test_so_3" Out;
}
SignalGroups {
    "_si" = '"test_si" + "test_si_1" + "test_si_2" + "test_si_3"' {
        ScanIn;
    }
    "_so" = '"test_so" + "test_so_1" + "test_so_2" + "test_so_3"' {
        ScanOut;
    }
    "_clk" = '"rclk" + "rrst_n" + "wclk" + "wrst_n" + "ate_wclk" + "ate_rclk"';
    "all_inputs" = '"atpg_mode" + "near_empty_mrgn[0]" + "near_empty_mrgn[1]" + 
    "near_empty_mrgn[2]" + "near_empty_mrgn[3]" + "near_empty_mrgn[4]" + 
    "near_full_mrgn[0]" + "near_full_mrgn[1]" + "near_full_mrgn[2]" + 
    "near_full_mrgn[3]" + "near_full_mrgn[4]" + "rclk" + "ren" + "rptr_clr" + 
    "rrst_n" + "test_mode" + "test_se" + "test_si" + "wclk" + "wdata[0]" + 
    "wdata[1]" + "wdata[2]" + "wdata[3]" + "wdata[4]" + "wdata[5]" + "wdata[6]" 
    + "wdata[7]" + "wen" + "wptr_clr" + "wrst_n" + "ate_wclk" + "ate_rclk" + 
    "occ_rst" + "occ_mode" + "pll_bypass" + "test_mode1" + "test_si_1" + 
    "test_si_2" + "test_si_3"';
    "all_outputs" = '"empty" + "full" + "near_empty" + "near_full" + "over_flow" 
    + "rdata[0]" + "rdata[1]" + "rdata[2]" + "rdata[3]" + "rdata[4]" + 
    "rdata[5]" + "rdata[6]" + "rdata[7]" + "test_so" + "under_flow" + 
    "test_so_1" + "test_so_2" + "test_so_3"';
    "all_ports" = '"all_inputs" + "all_outputs"';
    "_pi" = '"atpg_mode" + "near_empty_mrgn[0]" + "near_empty_mrgn[1]" + 
    "near_empty_mrgn[2]" + "near_empty_mrgn[3]" + "near_empty_mrgn[4]" + 
    "near_full_mrgn[0]" + "near_full_mrgn[1]" + "near_full_mrgn[2]" + 
    "near_full_mrgn[3]" + "near_full_mrgn[4]" + "rclk" + "ren" + "rptr_clr" + 
    "rrst_n" + "test_mode" + "test_se" + "test_si" + "wclk" + "wdata[0]" + 
    "wdata[1]" + "wdata[2]" + "wdata[3]" + "wdata[4]" + "wdata[5]" + "wdata[6]" 
    + "wdata[7]" + "wen" + "wptr_clr" + "wrst_n" + "ate_wclk" + "ate_rclk" + 
    "occ_rst" + "occ_mode" + "pll_bypass" + "test_mode1" + "test_si_1" + 
    "test_si_2" + "test_si_3"';
    "_po" = '"empty" + "full" + "near_empty" + "near_full" + "over_flow" + 
    "rdata[0]" + "rdata[1]" + "rdata[2]" + "rdata[3]" + "rdata[4]" + "rdata[5]" 
    + "rdata[6]" + "rdata[7]" + "test_so" + "under_flow" + "test_so_1" + 
    "test_so_2" + "test_so_3"';
}
ScanStructures {
    ScanChain "1" {
        ScanLength 8;
        ScanEnable "test_se";
        ScanMasterClock "ate_wclk";
    }
    ScanChain "2" {
        ScanLength 8;
        ScanEnable "test_se";
        ScanMasterClock "ate_rclk";
    }
    ScanChain "3" {
        ScanLength 9;
        ScanEnable "test_se";
        ScanMasterClock "ate_wclk";
    }
    ScanChain "4" {
        ScanLength 8;
        ScanEnable "test_se";
        ScanMasterClock "ate_wclk";
    }
    ScanChain "5" {
        ScanLength 8;
        ScanEnable "test_se";
        ScanMasterClock "ate_wclk";
    }
    ScanChain "6" {
        ScanLength 8;
        ScanEnable "test_se";
        ScanMasterClock "ate_wclk";
    }
    ScanChain "7" {
        ScanLength 8;
        ScanEnable "test_se";
        ScanMasterClock "ate_wclk";
    }
    ScanChain "8" {
        ScanLength 8;
        ScanEnable "test_se";
        ScanMasterClock "ate_wclk";
    }
    ScanChain "9" {
        ScanLength 8;
        ScanEnable "test_se";
        ScanMasterClock "ate_wclk";
    }
    ScanChain "10" {
        ScanLength 8;
        ScanEnable "test_se";
        ScanMasterClock "ate_wclk";
    }
    ScanChain "11" {
        ScanLength 8;
        ScanEnable "test_se";
        ScanMasterClock "ate_wclk";
    }
    ScanChain "12" {
        ScanLength 8;
        ScanEnable "test_se";
        ScanMasterClock "ate_wclk";
    }
    ScanChain "13" {
        ScanLength 8;
        ScanEnable "test_se";
        ScanMasterClock "ate_wclk";
    }
    ScanChain "14" {
        ScanLength 8;
        ScanEnable "test_se";
        ScanMasterClock "ate_wclk";
    }
    ScanChain "15" {
        ScanLength 8;
        ScanEnable "test_se";
        ScanMasterClock "ate_wclk";
    }
    ScanChain "16" {
        ScanLength 8;
        ScanEnable "test_se";
        ScanMasterClock "ate_wclk";
    }
    ScanChain "17" {
        ScanLength 8;
        ScanEnable "test_se";
        ScanMasterClock "ate_wclk";
    }
    ScanChain "18" {
        ScanLength 8;
        ScanEnable "test_se";
        ScanMasterClock "ate_wclk";
    }
    ScanChain "19" {
        ScanLength 8;
        ScanEnable "test_se";
        ScanMasterClock "ate_wclk";
    }
    ScanChain "20" {
        ScanLength 8;
        ScanEnable "test_se";
        ScanMasterClock "ate_wclk";
    }
    ScanChain "21" {
        ScanLength 8;
        ScanEnable "test_se";
        ScanMasterClock "ate_wclk";
    }
    ScanChain "22" {
        ScanLength 8;
        ScanEnable "test_se";
        ScanMasterClock "ate_rclk";
    }
    ScanChain "23" {
        ScanLength 8;
        ScanEnable "test_se";
        ScanMasterClock "ate_rclk";
    }
    ScanChain "24" {
        ScanLength 8;
        ScanEnable "test_se";
        ScanMasterClock "ate_rclk";
    }
    ScanChain "sccompin0" {
        ScanIn "test_si";
    }
    ScanChain "sccompin1" {
        ScanIn "test_si_1";
    }
    ScanChain "sccompin2" {
        ScanIn "test_si_2";
    }
    ScanChain "sccompin3" {
        ScanIn "test_si_3";
    }
    ScanChain "sccompout0" {
        ScanOut "test_so";
    }
    ScanChain "sccompout1" {
        ScanOut "test_so_1";
    }
    ScanChain "sccompout2" {
        ScanOut "test_so_2";
    }
    ScanChain "sccompout3" {
        ScanOut "test_so_3";
    }
    ScanChainGroups {
        int_occ_group {
            "1";
            "2";
        }
        core_group {
            "1";
            "2";
            "3";
            "4";
            "5";
            "6";
            "7";
            "8";
            "9";
            "10";
            "11";
            "12";
            "13";
            "14";
            "15";
            "16";
            "17";
            "18";
            "19";
            "20";
            "21";
            "22";
            "23";
            "24";
        }
        load_group {
            "sccompin0";
            "sccompin1";
        }
        unload_group {
            "sccompout0";
            "sccompout1";
            "sccompout2";
            "sccompout3";
        }
        mode_group {
            "sccompin2";
            "sccompin3";
        }
    }
}
Timing {
    WaveformTable "_default_WFT_" {
        Period '100ns';
        Waveforms {
            "all_inputs" {
                0 {
                    '0ns' D;
                }
            }
            "all_inputs" {
                1 {
                    '0ns' U;
                }
            }
            "all_inputs" {
                Z {
                    '0ns' Z;
                }
            }
            "all_inputs" {
                N {
                    '0ns' N;
                }
            }
            "wrst_n" {
                P {
                    '0ns' U;
                    '45ns' D;
                    '55ns' U;
                }
            }
            "rrst_n" {
                P {
                    '0ns' U;
                    '45ns' D;
                    '55ns' U;
                }
            }
            "wclk" {
                P {
                    '0ns' D;
                    '45ns' U;
                    '55ns' D;
                }
            }
            "rclk" {
                P {
                    '0ns' D;
                    '45ns' U;
                    '55ns' D;
                }
            }
            "ate_wclk" {
                P {
                    '0ns' D;
                    '45ns' U;
                    '55ns' D;
                }
            }
            "ate_rclk" {
                P {
                    '0ns' D;
                    '45ns' U;
                    '55ns' D;
                }
            }
            "all_outputs" {
                X {
                    '0ns' X;
                    '40ns' X;
                }
            }
            "all_outputs" {
                H {
                    '0ns' X;
                    '40ns' H;
                }
            }
            "all_outputs" {
                T {
                    '0ns' X;
                    '40ns' T;
                }
            }
            "all_outputs" {
                L {
                    '0ns' X;
                    '40ns' L;
                }
            }
        }
    }
    WaveformTable "_multiclock_capture_WFT_" {
        Period '100ns';
        Waveforms {
            "all_inputs" {
                0 {
                    '0ns' D;
                }
            }
            "all_inputs" {
                1 {
                    '0ns' U;
                }
            }
            "all_inputs" {
                Z {
                    '0ns' Z;
                }
            }
            "all_inputs" {
                N {
                    '0ns' N;
                }
            }
            "all_outputs" {
                X {
                    '0ns' X;
                    '40ns' X;
                }
            }
            "all_outputs" {
                H {
                    '0ns' X;
                    '40ns' H;
                }
            }
            "all_outputs" {
                T {
                    '0ns' X;
                    '40ns' T;
                }
            }
            "all_outputs" {
                L {
                    '0ns' X;
                    '40ns' L;
                }
            }
            "wclk" {
                P {
                    '0ns' D;
                    '45ns' U;
                    '55ns' D;
                }
            }
            "rclk" {
                P {
                    '0ns' D;
                    '45ns' U;
                    '55ns' D;
                }
            }
            "ate_wclk" {
                P {
                    '0ns' D;
                    '45ns' U;
                    '55ns' D;
                }
            }
            "ate_rclk" {
                P {
                    '0ns' D;
                    '45ns' U;
                    '55ns' D;
                }
            }
            "wrst_n" {
                P {
                    '0ns' U;
                    '45ns' D;
                    '55ns' U;
                }
            }
            "rrst_n" {
                P {
                    '0ns' U;
                    '45ns' D;
                    '55ns' U;
                }
            }
        }
    }
    WaveformTable "_allclock_capture_WFT_" {
        Period '100ns';
        Waveforms {
            "all_inputs" {
                0 {
                    '0ns' D;
                }
            }
            "all_inputs" {
                1 {
                    '0ns' U;
                }
            }
            "all_inputs" {
                Z {
                    '0ns' Z;
                }
            }
            "all_inputs" {
                N {
                    '0ns' N;
                }
            }
            "all_outputs" {
                X {
                    '0ns' X;
                    '40ns' X;
                }
            }
            "all_outputs" {
                H {
                    '0ns' X;
                    '40ns' H;
                }
            }
            "all_outputs" {
                T {
                    '0ns' X;
                    '40ns' T;
                }
            }
            "all_outputs" {
                L {
                    '0ns' X;
                    '40ns' L;
                }
            }
            "wclk" {
                P {
                    '0ns' D;
                    '45ns' U;
                    '55ns' D;
                }
            }
            "rclk" {
                P {
                    '0ns' D;
                    '45ns' U;
                    '55ns' D;
                }
            }
            "ate_wclk" {
                P {
                    '0ns' D;
                    '45ns' U;
                    '55ns' D;
                }
            }
            "ate_rclk" {
                P {
                    '0ns' D;
                    '45ns' U;
                    '55ns' D;
                }
            }
            "wrst_n" {
                P {
                    '0ns' U;
                    '45ns' D;
                    '55ns' U;
                }
            }
            "rrst_n" {
                P {
                    '0ns' U;
                    '45ns' D;
                    '55ns' U;
                }
            }
        }
    }
    WaveformTable "_allclock_launch_WFT_" {
        Period '100ns';
        Waveforms {
            "all_inputs" {
                0 {
                    '0ns' D;
                }
            }
            "all_inputs" {
                1 {
                    '0ns' U;
                }
            }
            "all_inputs" {
                Z {
                    '0ns' Z;
                }
            }
            "all_inputs" {
                N {
                    '0ns' N;
                }
            }
            "all_outputs" {
                X {
                    '0ns' X;
                    '40ns' X;
                }
            }
            "all_outputs" {
                H {
                    '0ns' X;
                    '40ns' H;
                }
            }
            "all_outputs" {
                T {
                    '0ns' X;
                    '40ns' T;
                }
            }
            "all_outputs" {
                L {
                    '0ns' X;
                    '40ns' L;
                }
            }
            "wclk" {
                P {
                    '0ns' D;
                    '45ns' U;
                    '55ns' D;
                }
            }
            "rclk" {
                P {
                    '0ns' D;
                    '45ns' U;
                    '55ns' D;
                }
            }
            "ate_wclk" {
                P {
                    '0ns' D;
                    '45ns' U;
                    '55ns' D;
                }
            }
            "ate_rclk" {
                P {
                    '0ns' D;
                    '45ns' U;
                    '55ns' D;
                }
            }
            "wrst_n" {
                P {
                    '0ns' U;
                    '45ns' D;
                    '55ns' U;
                }
            }
            "rrst_n" {
                P {
                    '0ns' U;
                    '45ns' D;
                    '55ns' U;
                }
            }
        }
    }
    WaveformTable "_allclock_launch_capture_WFT_" {
        Period '100ns';
        Waveforms {
            "all_inputs" {
                0 {
                    '0ns' D;
                }
            }
            "all_inputs" {
                1 {
                    '0ns' U;
                }
            }
            "all_inputs" {
                Z {
                    '0ns' Z;
                }
            }
            "all_inputs" {
                N {
                    '0ns' N;
                }
            }
            "all_outputs" {
                X {
                    '0ns' X;
                    '40ns' X;
                }
            }
            "all_outputs" {
                H {
                    '0ns' X;
                    '40ns' H;
                }
            }
            "all_outputs" {
                T {
                    '0ns' X;
                    '40ns' T;
                }
            }
            "all_outputs" {
                L {
                    '0ns' X;
                    '40ns' L;
                }
            }
            "wclk" {
                P {
                    '0ns' D;
                    '45ns' U;
                    '55ns' D;
                }
            }
            "rclk" {
                P {
                    '0ns' D;
                    '45ns' U;
                    '55ns' D;
                }
            }
            "ate_wclk" {
                P {
                    '0ns' D;
                    '45ns' U;
                    '55ns' D;
                }
            }
            "ate_rclk" {
                P {
                    '0ns' D;
                    '45ns' U;
                    '55ns' D;
                }
            }
            "wrst_n" {
                P {
                    '0ns' U;
                    '45ns' D;
                    '55ns' U;
                }
            }
            "rrst_n" {
                P {
                    '0ns' U;
                    '45ns' D;
                    '55ns' U;
                }
            }
        }
    }
}
UserKeywords ClockStructures;
PatternBurst TM4 {
    Procedures TM4;
    MacroDefs TM4;
    ClockStructures TM4;
}
PatternBurst TM4_occ_bypass {
    Procedures TM4_occ_bypass;
    MacroDefs TM4_occ_bypass;
}
PatternExec TM4 {
    PatternBurst TM4;
}
PatternExec TM4_occ_bypass {
    PatternBurst TM4_occ_bypass;
}
UserKeywords DontSimulate;
ClockStructures TM4 {
    PLLStructures "occ_wclk" {
        PLLCycles 8;
        Clocks {
            "ate_wclk" Reference;
            "ate_rclk" Reference;
            "occ_wclk/fast_clk" PLL {
                OffState 0;
            }
            "occ_wclk/U2/Z" Internal {
                OffState 0;
                PLLSource "occ_wclk/fast_clk";
                Cycle 0 "snps_clk_chain_0/clk_ctrl_data[0]" 1;
                Cycle 1 "snps_clk_chain_0/clk_ctrl_data[1]" 1;
                Cycle 2 "snps_clk_chain_0/clk_ctrl_data[2]" 1;
                Cycle 3 "snps_clk_chain_0/clk_ctrl_data[3]" 1;
                Cycle 4 "snps_clk_chain_0/clk_ctrl_data[4]" 1;
                Cycle 5 "snps_clk_chain_0/clk_ctrl_data[5]" 1;
                Cycle 6 "snps_clk_chain_0/clk_ctrl_data[6]" 1;
                Cycle 7 "snps_clk_chain_0/clk_ctrl_data[7]" 1;
            }
        }
    }
    PLLStructures "occ_rclk" {
        PLLCycles 8;
        Clocks {
            "ate_wclk" Reference;
            "ate_rclk" Reference;
            "occ_rclk/fast_clk" PLL {
                OffState 0;
            }
            "occ_rclk/U2/Z" Internal {
                OffState 0;
                PLLSource "occ_rclk/fast_clk";
                Cycle 0 "snps_clk_chain_1/clk_ctrl_data[0]" 1;
                Cycle 1 "snps_clk_chain_1/clk_ctrl_data[1]" 1;
                Cycle 2 "snps_clk_chain_1/clk_ctrl_data[2]" 1;
                Cycle 3 "snps_clk_chain_1/clk_ctrl_data[3]" 1;
                Cycle 4 "snps_clk_chain_1/clk_ctrl_data[4]" 1;
                Cycle 5 "snps_clk_chain_1/clk_ctrl_data[5]" 1;
                Cycle 6 "snps_clk_chain_1/clk_ctrl_data[6]" 1;
                Cycle 7 "snps_clk_chain_1/clk_ctrl_data[7]" 1;
            }
        }
    }
}
UserKeywords CompressorStructures;
CompressorStructures {
    Compressor "async_fifo_U_decompressor_TM4" {
        ModeGroup mode_group;
        LoadGroup load_group;
        CoreGroup core_group;
        Modes 4;
        Mode 0 {
            ModeControls {
                "test_si_2" = 0;
                "test_si_3" = 0;
            }
            Connection 0 "2" "4" "6" "8" "10" "11" "13" "15" "18" "19" "21" "24"
            ;
            Connection 1 "1" "3" "5" "7" "9" "12" "14" "16" "17" "20" "22" "23";
        }
        Mode 1 {
            ModeControls {
                "test_si_2" = 0;
                "test_si_3" = 1;
            }
            Connection 0 "2" "4" "5" "7" "10" "12" "14" "15" "18" "19" "22" "24"
            ;
            Connection 1 "1" "3" "6" "8" "9" "11" "13" "16" "17" "20" "21" "23";
        }
        Mode 2 {
            ModeControls {
                "test_si_2" = 1;
                "test_si_3" = 0;
            }
            Connection 0 "2" "3" "5" "8" "10" "12" "13" "16" "18" "20" "22" "24"
            ;
            Connection 1 "1" "4" "6" "7" "9" "11" "14" "15" "17" "19" "21" "23";
        }
        Mode 3 {
            ModeControls {
                "test_si_2" = 1;
                "test_si_3" = 1;
            }
            Connection 0 "2" "3" "5" "7" "9" "11" "13" "15" "18" "19" "21" "23";
            Connection 1 "1" "4" "6" "8" "10" "12" "14" "16" "17" "20" "22" "24"
            ;
        }
    }
    Compressor "async_fifo_U_compressor_TM4" {
        ModeGroup mode_group;
        UnloadGroup unload_group;
        CoreGroup core_group;
        Modes 1;
        Mode 0 {
            Connection "1" 0 1;
            Connection "2" 2;
            Connection "3" 3;
            Connection "4" 0;
            Connection "5" 1;
            Connection "6" 2;
            Connection "7" 3;
            Connection "8" 0;
            Connection "9" 1;
            Connection "10" 2;
            Connection "11" 3;
            Connection "12" 0;
            Connection "13" 1;
            Connection "14" 2;
            Connection "15" 3;
            Connection "16" 0;
            Connection "17" 1;
            Connection "18" 2 3;
            Connection "19" 0 1;
            Connection "20" 2 3;
            Connection "21" 0 1;
            Connection "22" 2 3;
            Connection "23" 0 1;
            Connection "24" 2 3;
        }
    }
}
Procedures TM4 {
    "multiclock_capture" {
        W "_multiclock_capture_WFT_";
        C {
            "all_inputs" = 1 \r10 N 0NN110N0 \r10 N 1000111NNN;
            "all_outputs" = \r18 X;
        }
        F {
            "atpg_mode" = 1;
            "test_mode" = 1;
            "test_se" = 0;
            "ate_wclk" = P;
            "ate_rclk" = P;
            "occ_rst" = 0;
            "occ_mode" = 1;
            "pll_bypass" = 0;
            "test_mode1" = 1;
        }
        V {
            "_pi" = \r39 #;
            "_po" = \r18 #;
        }
    }
    "allclock_capture" {
        W "_allclock_capture_WFT_";
        C {
            "all_inputs" = 1 \r10 N 0NN110N0 \r10 N 1000111NNN;
            "all_outputs" = \r18 X;
        }
        F {
            "atpg_mode" = 1;
            "test_mode" = 1;
            "test_se" = 0;
            "ate_wclk" = P;
            "ate_rclk" = P;
            "occ_rst" = 0;
            "occ_mode" = 1;
            "pll_bypass" = 0;
            "test_mode1" = 1;
        }
        V {
            "_pi" = \r39 #;
            "_po" = \r18 #;
        }
    }
    "allclock_launch" {
        W "_allclock_launch_WFT_";
        C {
            "all_inputs" = 1 \r10 N 0NN110N0 \r10 N 1000111NNN;
            "all_outputs" = \r18 X;
        }
        F {
            "atpg_mode" = 1;
            "test_mode" = 1;
            "test_se" = 0;
            "ate_wclk" = P;
            "ate_rclk" = P;
            "occ_rst" = 0;
            "occ_mode" = 1;
            "pll_bypass" = 0;
            "test_mode1" = 1;
        }
        V {
            "_pi" = \r39 #;
            "_po" = \r18 #;
        }
    }
    "allclock_launch_capture" {
        W "_allclock_launch_capture_WFT_";
        C {
            "all_inputs" = 1 \r10 N 0NN110N0 \r10 N 1000111NNN;
            "all_outputs" = \r18 X;
        }
        F {
            "atpg_mode" = 1;
            "test_mode" = 1;
            "test_se" = 0;
            "ate_wclk" = P;
            "ate_rclk" = P;
            "occ_rst" = 0;
            "occ_mode" = 1;
            "pll_bypass" = 0;
            "test_mode1" = 1;
        }
        V {
            "_pi" = \r39 #;
            "_po" = \r18 #;
        }
    }
    "load_unload" {
        W "_default_WFT_";
        ActiveScanChains core_group;
        C {
            "atpg_mode" = 1;
            "near_empty_mrgn[0]" = N;
            "near_empty_mrgn[1]" = N;
            "near_empty_mrgn[2]" = N;
            "near_empty_mrgn[3]" = N;
            "near_empty_mrgn[4]" = N;
            "near_full_mrgn[0]" = N;
            "near_full_mrgn[1]" = N;
            "near_full_mrgn[2]" = N;
            "near_full_mrgn[3]" = N;
            "near_full_mrgn[4]" = N;
            "rclk" = 0;
            "ren" = N;
            "rptr_clr" = N;
            "rrst_n" = 1;
            "test_mode" = 1;
            "test_se" = 0;
            "test_si" = N;
            "wclk" = 0;
            "wdata[0]" = N;
            "wdata[1]" = N;
            "wdata[2]" = N;
            "wdata[3]" = N;
            "wdata[4]" = N;
            "wdata[5]" = N;
            "wdata[6]" = N;
            "wdata[7]" = N;
            "wen" = N;
            "wptr_clr" = N;
            "wrst_n" = 1;
            "empty" = X;
            "full" = X;
            "near_empty" = X;
            "near_full" = X;
            "over_flow" = X;
            "rdata[0]" = X;
            "rdata[1]" = X;
            "rdata[2]" = X;
            "rdata[3]" = X;
            "rdata[4]" = X;
            "rdata[5]" = X;
            "rdata[6]" = X;
            "rdata[7]" = X;
            "test_so" = X;
            "under_flow" = X;
            "ate_wclk" = 0;
            "ate_rclk" = 0;
            "occ_rst" = 0;
            "occ_mode" = 1;
            "pll_bypass" = 0;
            "test_mode1" = 1;
            "test_si_1" = N;
            "test_so_1" = X;
            "test_si_2" = N;
            "test_so_2" = X;
            "test_si_3" = N;
            "test_so_3" = X;
        }
        "TM4_pre_shift" : V {
            "_clk" = 0101PP;
            "test_se" = 1;
        }
        Shift {
            V {
                "_clk" = P1P1PP;
                "_si" = ####;
                "_so" = ####;
            }
        }
    }
}
Procedures TM4_occ_bypass {
    "multiclock_capture" {
        W "_multiclock_capture_WFT_";
        C {
            "all_inputs" = 1 \r10 N 0NN110N0 \r10 N 1000111NNN;
            "all_outputs" = \r18 X;
        }
        F {
            "atpg_mode" = 1;
            "test_mode" = 1;
            "occ_rst" = 0;
            "occ_mode" = 1;
            "pll_bypass" = 1;
            "test_mode1" = 1;
        }
        V {
            "_pi" = \r39 #;
            "_po" = \r18 #;
        }
    }
    "allclock_capture" {
        W "_allclock_capture_WFT_";
        C {
            "all_inputs" = 1 \r10 N 0NN110N0 \r10 N 1000111NNN;
            "all_outputs" = \r18 X;
        }
        F {
            "atpg_mode" = 1;
            "test_mode" = 1;
            "occ_rst" = 0;
            "occ_mode" = 1;
            "pll_bypass" = 1;
            "test_mode1" = 1;
        }
        V {
            "_pi" = \r39 #;
            "_po" = \r18 #;
        }
    }
    "allclock_launch" {
        W "_allclock_launch_WFT_";
        C {
            "all_inputs" = 1 \r10 N 0NN110N0 \r10 N 1000111NNN;
            "all_outputs" = \r18 X;
        }
        F {
            "atpg_mode" = 1;
            "test_mode" = 1;
            "occ_rst" = 0;
            "occ_mode" = 1;
            "pll_bypass" = 1;
            "test_mode1" = 1;
        }
        V {
            "_pi" = \r39 #;
            "_po" = \r18 #;
        }
    }
    "allclock_launch_capture" {
        W "_allclock_launch_capture_WFT_";
        C {
            "all_inputs" = 1 \r10 N 0NN110N0 \r10 N 1000111NNN;
            "all_outputs" = \r18 X;
        }
        F {
            "atpg_mode" = 1;
            "test_mode" = 1;
            "occ_rst" = 0;
            "occ_mode" = 1;
            "pll_bypass" = 1;
            "test_mode1" = 1;
        }
        V {
            "_pi" = \r39 #;
            "_po" = \r18 #;
        }
    }
    "load_unload" {
        W "_default_WFT_";
        ActiveScanChains core_group;
        C {
            "atpg_mode" = 1;
            "near_empty_mrgn[0]" = N;
            "near_empty_mrgn[1]" = N;
            "near_empty_mrgn[2]" = N;
            "near_empty_mrgn[3]" = N;
            "near_empty_mrgn[4]" = N;
            "near_full_mrgn[0]" = N;
            "near_full_mrgn[1]" = N;
            "near_full_mrgn[2]" = N;
            "near_full_mrgn[3]" = N;
            "near_full_mrgn[4]" = N;
            "rclk" = 0;
            "ren" = N;
            "rptr_clr" = N;
            "rrst_n" = 1;
            "test_mode" = 1;
            "test_se" = 0;
            "test_si" = N;
            "wclk" = 0;
            "wdata[0]" = N;
            "wdata[1]" = N;
            "wdata[2]" = N;
            "wdata[3]" = N;
            "wdata[4]" = N;
            "wdata[5]" = N;
            "wdata[6]" = N;
            "wdata[7]" = N;
            "wen" = N;
            "wptr_clr" = N;
            "wrst_n" = 1;
            "empty" = X;
            "full" = X;
            "near_empty" = X;
            "near_full" = X;
            "over_flow" = X;
            "rdata[0]" = X;
            "rdata[1]" = X;
            "rdata[2]" = X;
            "rdata[3]" = X;
            "rdata[4]" = X;
            "rdata[5]" = X;
            "rdata[6]" = X;
            "rdata[7]" = X;
            "test_so" = X;
            "under_flow" = X;
            "ate_wclk" = 0;
            "ate_rclk" = 0;
            "occ_rst" = 0;
            "occ_mode" = 1;
            "pll_bypass" = 1;
            "test_mode1" = 1;
            "test_si_1" = N;
            "test_so_1" = X;
            "test_si_2" = N;
            "test_so_2" = X;
            "test_si_3" = N;
            "test_so_3" = X;
        }
        "TM4_occ_bypass_pre_shift" : V {
            "test_se" = 1;
        }
        Shift {
            V {
                "_clk" = P1P1PP;
                "_si" = ####;
                "_so" = ####;
            }
        }
    }
}
MacroDefs TM4 {
    "test_setup" {
        W "_default_WFT_";
        C {
            "all_inputs" = \r39 N;
            "all_outputs" = \r18 X;
        }
        V {
            "atpg_mode" = 1;
            "rclk" = 0;
            "rrst_n" = 1;
            "test_mode" = 1;
            "wclk" = 0;
            "wrst_n" = 1;
            "ate_wclk" = P;
            "ate_rclk" = P;
            "occ_rst" = 1;
            "occ_mode" = 1;
            "test_mode1" = 1;
        }
        V {
            "test_se" = 0;
            "occ_rst" = 0;
            "pll_bypass" = 0;
        }
    }
}
MacroDefs TM4_occ_bypass {
    "test_setup" {
        W "_default_WFT_";
        C {
            "all_inputs" = \r39 N;
            "all_outputs" = \r18 X;
        }
        V {
            "atpg_mode" = 1;
            "rclk" = 0;
            "rrst_n" = 1;
            "test_mode" = 1;
            "wclk" = 0;
            "wrst_n" = 1;
            "ate_wclk" = 0;
            "ate_rclk" = 0;
            "occ_mode" = 1;
            "test_mode1" = 1;
        }
        V {
            "test_se" = 0;
            "occ_rst" = 0;
            "pll_bypass" = 1;
        }
    }
}

