//===- TableGen'erated file -------------------------------------*- C++ -*-===//
//
// Target Instruction Descriptors
//
// Automatically generated file, do not edit!
//
//===----------------------------------------------------------------------===//

namespace llvm {

static const unsigned ImplicitList1[] = { BF::AZ, BF::AN, BF::AC0, BF::V, BF::VS, 0 };
static const unsigned ImplicitList2[] = { BF::AZ, BF::AN, BF::V, 0 };
static const unsigned ImplicitList3[] = { BF::SP, 0 };
static const unsigned ImplicitList4[] = { BF::R0, BF::R1, BF::R2, BF::R3, BF::P0, BF::P1, BF::P2, BF::LB0, BF::LB1, BF::LC0, BF::LC1, BF::RETS, BF::ASTAT, 0 };
static const unsigned ImplicitList5[] = { BF::AC0, 0 };
static const unsigned ImplicitList6[] = { BF::AZ, BF::AN, BF::AC0, BF::V, 0 };
static const unsigned ImplicitList7[] = { BF::V, BF::VS, 0 };
static const unsigned ImplicitList8[] = { BF::AZ, BF::AN, BF::V, BF::VS, 0 };
static const unsigned ImplicitList9[] = { BF::RETS, 0 };

static const TargetOperandInfo OperandInfo2[] = { { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo3[] = { { -1, 0, 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo4[] = { { -1, 0, 0 }, { -1, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo5[] = { { -1, 0, 0 }, { -1, 0, 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo6[] = { { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo7[] = { { BF::DRegClassID, 0, 0 }, { BF::DRegClassID, 0, 0 }, { BF::DRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo8[] = { { BF::D16RegClassID, 0, 0 }, { BF::D16RegClassID, 0, 0 }, { BF::D16RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo9[] = { { BF::D16RegClassID, 0, 0 }, { BF::DRegClassID, 0, 0 }, { BF::DRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo10[] = { { BF::DRegClassID, 0, 0 }, { BF::DRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo11[] = { { BF::PRegClassID, 0, 0 }, { BF::PRegClassID, 0, 0 }, { BF::PRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo12[] = { { BF::PRegClassID, 0, 0 }, { BF::PRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo13[] = { { BF::JustCCRegClassID, 0, 0 }, { BF::DRegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo14[] = { { BF::PRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo15[] = { { BF::DRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo16[] = { { BF::AnyCCRegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo17[] = { { BF::D16RegClassID, 0, 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo18[] = { { BF::GR16RegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo19[] = { { BF::D16RegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo20[] = { { BF::D16RegClassID, 0, 0 }, { BF::PIRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo21[] = { { BF::DRegClassID, 0, 0 }, { BF::PRegClassID, 0, 0 }, { BF::PRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo22[] = { { BF::DRegClassID, 0, 0 }, { BF::PRegClassID, 0, 0 }, { BF::PRegClassID, 0, 0 }, { BF::PRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo23[] = { { BF::DPRegClassID, 0, 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo24[] = { { BF::DPRegClassID, 0, 0 }, { BF::PRegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo25[] = { { BF::DRegClassID, 0, 0 }, { BF::IRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo26[] = { { BF::DRegClassID, 0, 0 }, { BF::IRegClassID, 0, 0 }, { BF::IRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo27[] = { { BF::DRegClassID, 0, 0 }, { BF::IRegClassID, 0, 0 }, { BF::IRegClassID, 0, 0 }, { BF::MRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo28[] = { { BF::GRRegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo29[] = { { BF::DPRegClassID, 0, 0 }, { BF::PRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo30[] = { { BF::DRegClassID, 0, 0 }, { BF::PRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo31[] = { { BF::DPRegClassID, 0, 0 }, { BF::PRegClassID, 0, 0 }, { BF::PRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo32[] = { { BF::DRegClassID, 0, 0 }, { BF::PRegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo33[] = { { BF::AnyCCRegClassID, 0, 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo34[] = { { BF::D16RegClassID, 0, 0 }, { BF::IRegClassID, 0, 0 }, { BF::IRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo35[] = { { BF::D16RegClassID, 0, 0 }, { BF::PRegClassID, 0, 0 }, { BF::PRegClassID, 0, 0 }, { BF::PRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo36[] = { { BF::DPRegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo37[] = { { BF::ALLRegClassID, 0, 0 }, { BF::ALLRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo38[] = { { BF::AnyCCRegClassID, 0, 0 }, { BF::DRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo39[] = { { BF::DRegClassID, 0, 0 }, { BF::JustCCRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo40[] = { { BF::DRegClassID, 0, 0 }, { BF::NotCCRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo41[] = { { BF::JustCCRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo42[] = { { BF::JustCCRegClassID, 0, 0 }, { BF::NotCCRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo43[] = { { BF::NotCCRegClassID, 0, 0 }, { BF::JustCCRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo44[] = { { BF::DPRegClassID, 0, 0 }, { BF::DPRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { BF::DPRegClassID, 0, 0 }, { BF::AnyCCRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo45[] = { { BF::DRegClassID, 0, 0 }, { BF::D16LRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo46[] = { { BF::DRegClassID, 0, 0 }, { BF::DRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo47[] = { { BF::DRegClassID, 0, 0 }, { BF::DRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { BF::DRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo48[] = { { BF::DRegClassID, 0, 0 }, { BF::D16RegClassID, 0, 0 }, { BF::D16RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo49[] = { { BF::D16LRegClassID, 0, 0 }, { BF::DRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo50[] = { { BF::ALLRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo51[] = { { BF::JustCCRegClassID, 0, 0 }, { BF::DRegClassID, 0, 0 }, { BF::DRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo52[] = { { BF::JustCCRegClassID, 0, 0 }, { BF::PRegClassID, 0, 0 }, { BF::PRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo53[] = { { BF::JustCCRegClassID, 0, 0 }, { BF::DPRegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo54[] = { { BF::NotCCRegClassID, 0, 0 }, { BF::DPRegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo55[] = { { BF::NotCCRegClassID, 0, 0 }, { BF::DRegClassID, 0, 0 }, { BF::DRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo56[] = { { BF::D16RegClassID, 0, 0 }, { BF::D16RegClassID, 0, 0 }, { BF::D16LRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo57[] = { { BF::DRegClassID, 0, 0 }, { BF::DRegClassID, 0, 0 }, { BF::D16LRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo58[] = { { BF::D16RegClassID, 0, 0 }, { BF::D16RegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo59[] = { { BF::IRegClassID, 0, 0 }, { BF::D16RegClassID, 0, 0 }, { BF::IRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, };
static const TargetOperandInfo OperandInfo60[] = { { BF::PRegClassID, 0, 0 }, { BF::D16RegClassID, 0, 0 }, { BF::PRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { BF::PRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo61[] = { { BF::IRegClassID, 0, 0 }, { BF::DRegClassID, 0, 0 }, { BF::IRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo62[] = { { BF::IRegClassID, 0, 0 }, { BF::DRegClassID, 0, 0 }, { BF::IRegClassID, 0, 0 }, { BF::MRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo63[] = { { BF::PRegClassID, 0, 0 }, { BF::DPRegClassID, 0, 0 }, { BF::PRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, };
static const TargetOperandInfo OperandInfo64[] = { { BF::PRegClassID, 0, 0 }, { BF::DRegClassID, 0, 0 }, { BF::PRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { BF::PRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo65[] = { { BF::PRegClassID, 0, 0 }, { BF::DRegClassID, 0, 0 }, { BF::PRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, };

static const TargetInstrDesc BlackfinInsts[] = {
  { 0,	0,	0,	0,	"PHI", 0|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, 0 },  // Inst #0 = PHI
  { 1,	0,	0,	0,	"INLINEASM", 0|(1<<TID::Variadic), 0x0ULL, NULL, NULL, NULL, 0 },  // Inst #1 = INLINEASM
  { 2,	1,	0,	0,	"PROLOG_LABEL", 0|(1<<TID::NotDuplicable)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo2 },  // Inst #2 = PROLOG_LABEL
  { 3,	1,	0,	0,	"EH_LABEL", 0|(1<<TID::NotDuplicable)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo2 },  // Inst #3 = EH_LABEL
  { 4,	1,	0,	0,	"GC_LABEL", 0|(1<<TID::NotDuplicable)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo2 },  // Inst #4 = GC_LABEL
  { 5,	0,	0,	0,	"KILL", 0|(1<<TID::Variadic), 0x0ULL, NULL, NULL, NULL, 0 },  // Inst #5 = KILL
  { 6,	3,	1,	0,	"EXTRACT_SUBREG", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo3 },  // Inst #6 = EXTRACT_SUBREG
  { 7,	4,	1,	0,	"INSERT_SUBREG", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo4 },  // Inst #7 = INSERT_SUBREG
  { 8,	1,	1,	0,	"IMPLICIT_DEF", 0|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0x0ULL, NULL, NULL, NULL, OperandInfo2 },  // Inst #8 = IMPLICIT_DEF
  { 9,	4,	1,	0,	"SUBREG_TO_REG", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo5 },  // Inst #9 = SUBREG_TO_REG
  { 10,	3,	1,	0,	"COPY_TO_REGCLASS", 0|(1<<TID::CheapAsAMove), 0x0ULL, NULL, NULL, NULL, OperandInfo3 },  // Inst #10 = COPY_TO_REGCLASS
  { 11,	0,	0,	0,	"DBG_VALUE", 0|(1<<TID::Variadic), 0x0ULL, NULL, NULL, NULL, 0 },  // Inst #11 = DBG_VALUE
  { 12,	1,	1,	0,	"REG_SEQUENCE", 0|(1<<TID::Variadic)|(1<<TID::CheapAsAMove), 0x0ULL, NULL, NULL, NULL, OperandInfo2 },  // Inst #12 = REG_SEQUENCE
  { 13,	2,	1,	0,	"COPY", 0|(1<<TID::CheapAsAMove), 0x0ULL, NULL, NULL, NULL, OperandInfo6 },  // Inst #13 = COPY
  { 14,	0,	0,	0,	"ABORT", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, 0 },  // Inst #14 = ABORT
  { 15,	3,	1,	0,	"ADD", 0, 0x0ULL, NULL, ImplicitList1, NULL, OperandInfo7 },  // Inst #15 = ADD
  { 16,	3,	1,	0,	"ADD16", 0, 0x0ULL, NULL, ImplicitList1, NULL, OperandInfo8 },  // Inst #16 = ADD16
  { 17,	3,	1,	0,	"ADD_RND20", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, ImplicitList2, NULL, OperandInfo9 },  // Inst #17 = ADD_RND20
  { 18,	3,	1,	0,	"ADDimm7", 0, 0x0ULL, NULL, ImplicitList1, NULL, OperandInfo10 },  // Inst #18 = ADDimm7
  { 19,	3,	1,	0,	"ADDpp", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo11 },  // Inst #19 = ADDpp
  { 20,	3,	1,	0,	"ADDpp_imm7", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #20 = ADDpp_imm7
  { 21,	1,	0,	0,	"ADJCALLSTACKDOWN", 0, 0x0ULL, ImplicitList3, ImplicitList3, NULL, OperandInfo2 },  // Inst #21 = ADJCALLSTACKDOWN
  { 22,	2,	0,	0,	"ADJCALLSTACKUP", 0, 0x0ULL, ImplicitList3, ImplicitList3, NULL, OperandInfo6 },  // Inst #22 = ADJCALLSTACKUP
  { 23,	3,	1,	0,	"ALIGN16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #23 = ALIGN16
  { 24,	3,	1,	0,	"ALIGN24", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #24 = ALIGN24
  { 25,	3,	1,	0,	"ALIGN8", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #25 = ALIGN8
  { 26,	3,	1,	0,	"AND", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #26 = AND
  { 27,	3,	1,	0,	"BITCLR", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo10 },  // Inst #27 = BITCLR
  { 28,	3,	1,	0,	"BITSET", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo10 },  // Inst #28 = BITSET
  { 29,	3,	1,	0,	"BITTGL", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo10 },  // Inst #29 = BITTGL
  { 30,	3,	1,	0,	"BITTST", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo13 },  // Inst #30 = BITTST
  { 31,	1,	0,	0,	"CALLa", 0|(1<<TID::Call)|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, ImplicitList4, NULL, OperandInfo2 },  // Inst #31 = CALLa
  { 32,	1,	0,	0,	"CALLp", 0|(1<<TID::Call)|(1<<TID::Variadic), 0x0ULL, NULL, ImplicitList4, NULL, OperandInfo14 },  // Inst #32 = CALLp
  { 33,	1,	1,	0,	"CLI", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo15 },  // Inst #33 = CLI
  { 34,	0,	0,	0,	"CSYNC", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, 0 },  // Inst #34 = CSYNC
  { 35,	0,	0,	0,	"DISALGNEXCPT", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, 0 },  // Inst #35 = DISALGNEXCPT
  { 36,	0,	0,	0,	"EMUEXCPT", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, 0 },  // Inst #36 = EMUEXCPT
  { 37,	1,	0,	0,	"EXCPT", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo2 },  // Inst #37 = EXCPT
  { 38,	0,	0,	0,	"IDLE", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, 0 },  // Inst #38 = IDLE
  { 39,	1,	0,	0,	"JUMPa", 0|(1<<TID::Branch)|(1<<TID::Terminator), 0x0ULL, NULL, NULL, NULL, OperandInfo2 },  // Inst #39 = JUMPa
  { 40,	2,	0,	0,	"JUMPcc", 0|(1<<TID::Branch)|(1<<TID::Terminator), 0x0ULL, NULL, NULL, NULL, OperandInfo16 },  // Inst #40 = JUMPcc
  { 41,	1,	0,	0,	"JUMPp", 0|(1<<TID::Branch)|(1<<TID::IndirectBranch)|(1<<TID::Terminator), 0x0ULL, NULL, NULL, NULL, OperandInfo14 },  // Inst #41 = JUMPp
  { 42,	1,	0,	0,	"LINK", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo2 },  // Inst #42 = LINK
  { 43,	3,	1,	0,	"LOAD16fi", 0|(1<<TID::MayLoad), 0x0ULL, NULL, NULL, NULL, OperandInfo17 },  // Inst #43 = LOAD16fi
  { 44,	2,	1,	0,	"LOAD16i", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo18 },  // Inst #44 = LOAD16i
  { 45,	2,	1,	0,	"LOAD16i_d16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo19 },  // Inst #45 = LOAD16i_d16
  { 46,	2,	1,	0,	"LOAD16pi", 0|(1<<TID::MayLoad), 0x0ULL, NULL, NULL, NULL, OperandInfo20 },  // Inst #46 = LOAD16pi
  { 47,	3,	2,	0,	"LOAD16s32p_dec", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo21 },  // Inst #47 = LOAD16s32p_dec
  { 48,	3,	2,	0,	"LOAD16s32p_inc", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo21 },  // Inst #48 = LOAD16s32p_inc
  { 49,	4,	2,	0,	"LOAD16s32p_post", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo22 },  // Inst #49 = LOAD16s32p_post
  { 50,	3,	2,	0,	"LOAD16z32p_dec", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo21 },  // Inst #50 = LOAD16z32p_dec
  { 51,	3,	2,	0,	"LOAD16z32p_inc", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo21 },  // Inst #51 = LOAD16z32p_inc
  { 52,	4,	2,	0,	"LOAD16z32p_post", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo22 },  // Inst #52 = LOAD16z32p_post
  { 53,	3,	1,	0,	"LOAD32fi", 0|(1<<TID::MayLoad), 0x0ULL, NULL, NULL, NULL, OperandInfo23 },  // Inst #53 = LOAD32fi
  { 54,	3,	1,	0,	"LOAD32fp_nimm7m4", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo24 },  // Inst #54 = LOAD32fp_nimm7m4
  { 55,	2,	1,	0,	"LOAD32i", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo25 },  // Inst #55 = LOAD32i
  { 56,	3,	2,	0,	"LOAD32i_dec", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo26 },  // Inst #56 = LOAD32i_dec
  { 57,	3,	2,	0,	"LOAD32i_inc", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo26 },  // Inst #57 = LOAD32i_inc
  { 58,	4,	2,	0,	"LOAD32i_post", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo27 },  // Inst #58 = LOAD32i_post
  { 59,	2,	1,	0,	"LOAD32imm", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #59 = LOAD32imm
  { 60,	2,	1,	0,	"LOAD32p", 0|(1<<TID::MayLoad), 0x0ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #60 = LOAD32p
  { 61,	2,	1,	0,	"LOAD32p_16s", 0|(1<<TID::MayLoad), 0x0ULL, NULL, NULL, NULL, OperandInfo30 },  // Inst #61 = LOAD32p_16s
  { 62,	2,	1,	0,	"LOAD32p_16z", 0|(1<<TID::MayLoad), 0x0ULL, NULL, NULL, NULL, OperandInfo30 },  // Inst #62 = LOAD32p_16z
  { 63,	2,	1,	0,	"LOAD32p_8s", 0|(1<<TID::MayLoad), 0x0ULL, NULL, NULL, NULL, OperandInfo30 },  // Inst #63 = LOAD32p_8s
  { 64,	2,	1,	0,	"LOAD32p_8z", 0|(1<<TID::MayLoad), 0x0ULL, NULL, NULL, NULL, OperandInfo30 },  // Inst #64 = LOAD32p_8z
  { 65,	3,	2,	0,	"LOAD32p_dec", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo31 },  // Inst #65 = LOAD32p_dec
  { 66,	3,	1,	0,	"LOAD32p_imm16_8s", 0|(1<<TID::MayLoad), 0x0ULL, NULL, NULL, NULL, OperandInfo32 },  // Inst #66 = LOAD32p_imm16_8s
  { 67,	3,	1,	0,	"LOAD32p_imm16_8z", 0|(1<<TID::MayLoad), 0x0ULL, NULL, NULL, NULL, OperandInfo32 },  // Inst #67 = LOAD32p_imm16_8z
  { 68,	3,	1,	0,	"LOAD32p_imm17m2_16s", 0|(1<<TID::MayLoad), 0x0ULL, NULL, NULL, NULL, OperandInfo32 },  // Inst #68 = LOAD32p_imm17m2_16s
  { 69,	3,	1,	0,	"LOAD32p_imm17m2_16z", 0|(1<<TID::MayLoad), 0x0ULL, NULL, NULL, NULL, OperandInfo32 },  // Inst #69 = LOAD32p_imm17m2_16z
  { 70,	3,	1,	0,	"LOAD32p_imm18m4", 0|(1<<TID::MayLoad), 0x0ULL, NULL, NULL, NULL, OperandInfo24 },  // Inst #70 = LOAD32p_imm18m4
  { 71,	3,	2,	0,	"LOAD32p_inc", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo31 },  // Inst #71 = LOAD32p_inc
  { 72,	4,	2,	0,	"LOAD32p_post", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo22 },  // Inst #72 = LOAD32p_post
  { 73,	3,	1,	0,	"LOAD32p_uimm5m2_16s", 0|(1<<TID::MayLoad), 0x0ULL, NULL, NULL, NULL, OperandInfo32 },  // Inst #73 = LOAD32p_uimm5m2_16s
  { 74,	3,	1,	0,	"LOAD32p_uimm5m2_16z", 0|(1<<TID::MayLoad), 0x0ULL, NULL, NULL, NULL, OperandInfo32 },  // Inst #74 = LOAD32p_uimm5m2_16z
  { 75,	3,	1,	0,	"LOAD32p_uimm6m4", 0|(1<<TID::MayLoad), 0x0ULL, NULL, NULL, NULL, OperandInfo24 },  // Inst #75 = LOAD32p_uimm6m4
  { 76,	2,	1,	0,	"LOAD32sym", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #76 = LOAD32sym
  { 77,	3,	1,	0,	"LOAD8fi", 0|(1<<TID::MayLoad), 0x0ULL, NULL, NULL, NULL, OperandInfo33 },  // Inst #77 = LOAD8fi
  { 78,	3,	2,	0,	"LOAD8s32p_dec", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo21 },  // Inst #78 = LOAD8s32p_dec
  { 79,	3,	2,	0,	"LOAD8s32p_inc", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo21 },  // Inst #79 = LOAD8s32p_inc
  { 80,	3,	2,	0,	"LOAD8z32p_dec", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo21 },  // Inst #80 = LOAD8z32p_dec
  { 81,	3,	2,	0,	"LOAD8z32p_inc", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo21 },  // Inst #81 = LOAD8z32p_inc
  { 82,	3,	2,	0,	"LOADhi_dec", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #82 = LOADhi_dec
  { 83,	3,	2,	0,	"LOADhi_inc", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #83 = LOADhi_inc
  { 84,	4,	2,	0,	"LOADhp_post", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #84 = LOADhp_post
  { 85,	2,	1,	0,	"LOADimm16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #85 = LOADimm16
  { 86,	2,	1,	0,	"LOADimm7", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo36 },  // Inst #86 = LOADimm7
  { 87,	2,	1,	0,	"LOADuimm16", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #87 = LOADuimm16
  { 88,	0,	0,	0,	"MNOP", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, 0 },  // Inst #88 = MNOP
  { 89,	2,	1,	0,	"MOVE", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo37 },  // Inst #89 = MOVE
  { 90,	2,	1,	0,	"MOVECC_nz", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo38 },  // Inst #90 = MOVECC_nz
  { 91,	2,	1,	0,	"MOVECC_zext", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo39 },  // Inst #91 = MOVECC_zext
  { 92,	2,	1,	0,	"MOVENCC_z", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo40 },  // Inst #92 = MOVENCC_z
  { 93,	1,	1,	0,	"MOVE_cc_ac0", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, ImplicitList5, NULL, NULL, OperandInfo41 },  // Inst #93 = MOVE_cc_ac0
  { 94,	2,	1,	0,	"MOVE_ccncc", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #94 = MOVE_ccncc
  { 95,	2,	1,	0,	"MOVE_ncccc", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #95 = MOVE_ncccc
  { 96,	4,	1,	0,	"MOVEcc", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo44 },  // Inst #96 = MOVEcc
  { 97,	2,	1,	0,	"MOVEsext", 0, 0x0ULL, NULL, ImplicitList6, NULL, OperandInfo45 },  // Inst #97 = MOVEsext
  { 98,	2,	1,	0,	"MOVEsext8", 0, 0x0ULL, NULL, ImplicitList6, NULL, OperandInfo46 },  // Inst #98 = MOVEsext8
  { 99,	2,	1,	0,	"MOVEzext", 0, 0x0ULL, NULL, ImplicitList6, NULL, OperandInfo45 },  // Inst #99 = MOVEzext
  { 100,	2,	1,	0,	"MOVEzext8", 0, 0x0ULL, NULL, ImplicitList6, NULL, OperandInfo46 },  // Inst #100 = MOVEzext8
  { 101,	3,	1,	0,	"MUL16", 0, 0x0ULL, NULL, ImplicitList7, NULL, OperandInfo8 },  // Inst #101 = MUL16
  { 102,	3,	1,	0,	"MUL32", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo47 },  // Inst #102 = MUL32
  { 103,	3,	1,	0,	"MULHS16", 0, 0x0ULL, NULL, ImplicitList7, NULL, OperandInfo8 },  // Inst #103 = MULHS16
  { 104,	3,	1,	0,	"MULhh32s", 0, 0x0ULL, NULL, ImplicitList7, NULL, OperandInfo48 },  // Inst #104 = MULhh32s
  { 105,	3,	1,	0,	"MULhh32u", 0, 0x0ULL, NULL, ImplicitList7, NULL, OperandInfo48 },  // Inst #105 = MULhh32u
  { 106,	3,	1,	0,	"NBITTST", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo13 },  // Inst #106 = NBITTST
  { 107,	2,	1,	0,	"NEG", 0, 0x0ULL, NULL, ImplicitList8, NULL, OperandInfo46 },  // Inst #107 = NEG
  { 108,	0,	0,	0,	"NOP", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, 0 },  // Inst #108 = NOP
  { 109,	2,	1,	0,	"NOT", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo46 },  // Inst #109 = NOT
  { 110,	2,	1,	0,	"ONES", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo49 },  // Inst #110 = ONES
  { 111,	3,	1,	0,	"OR", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #111 = OR
  { 112,	1,	0,	0,	"OR_ac0_cc", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, ImplicitList5, NULL, OperandInfo41 },  // Inst #112 = OR_ac0_cc
  { 113,	1,	1,	0,	"POP", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0x0ULL, ImplicitList3, ImplicitList3, NULL, OperandInfo50 },  // Inst #113 = POP
  { 114,	1,	0,	0,	"PUSH", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x0ULL, ImplicitList3, ImplicitList3, NULL, OperandInfo50 },  // Inst #114 = PUSH
  { 115,	1,	0,	0,	"RAISE", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo2 },  // Inst #115 = RAISE
  { 116,	0,	0,	0,	"RTS", 0|(1<<TID::Return)|(1<<TID::Barrier)|(1<<TID::Terminator), 0x0ULL, ImplicitList9, NULL, NULL, 0 },  // Inst #116 = RTS
  { 117,	3,	1,	0,	"SETEQdd", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo51 },  // Inst #117 = SETEQdd
  { 118,	3,	1,	0,	"SETEQpp", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo52 },  // Inst #118 = SETEQpp
  { 119,	3,	1,	0,	"SETEQri", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo53 },  // Inst #119 = SETEQri
  { 120,	3,	1,	0,	"SETEQri_not", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo54 },  // Inst #120 = SETEQri_not
  { 121,	3,	1,	0,	"SETLEdd", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo51 },  // Inst #121 = SETLEdd
  { 122,	3,	1,	0,	"SETLEpp", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo52 },  // Inst #122 = SETLEpp
  { 123,	3,	1,	0,	"SETLEri", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo53 },  // Inst #123 = SETLEri
  { 124,	3,	1,	0,	"SETLEri_not", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo54 },  // Inst #124 = SETLEri_not
  { 125,	3,	1,	0,	"SETLTdd", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo51 },  // Inst #125 = SETLTdd
  { 126,	3,	1,	0,	"SETLTpp", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo52 },  // Inst #126 = SETLTpp
  { 127,	3,	1,	0,	"SETLTri", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo53 },  // Inst #127 = SETLTri
  { 128,	3,	1,	0,	"SETLTri_not", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo54 },  // Inst #128 = SETLTri_not
  { 129,	3,	1,	0,	"SETNEdd", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo55 },  // Inst #129 = SETNEdd
  { 130,	3,	1,	0,	"SETULEdd", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo51 },  // Inst #130 = SETULEdd
  { 131,	3,	1,	0,	"SETULEpp", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo52 },  // Inst #131 = SETULEpp
  { 132,	3,	1,	0,	"SETULEri", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo53 },  // Inst #132 = SETULEri
  { 133,	3,	1,	0,	"SETULEri_not", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo54 },  // Inst #133 = SETULEri_not
  { 134,	3,	1,	0,	"SETULTdd", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo51 },  // Inst #134 = SETULTdd
  { 135,	3,	1,	0,	"SETULTpp", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo52 },  // Inst #135 = SETULTpp
  { 136,	3,	1,	0,	"SETULTri", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo53 },  // Inst #136 = SETULTri
  { 137,	3,	1,	0,	"SETULTri_not", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo54 },  // Inst #137 = SETULTri_not
  { 138,	3,	1,	0,	"SLA16r", 0, 0x0ULL, NULL, ImplicitList8, NULL, OperandInfo56 },  // Inst #138 = SLA16r
  { 139,	3,	1,	0,	"SLAr16", 0, 0x0ULL, NULL, ImplicitList8, NULL, OperandInfo57 },  // Inst #139 = SLAr16
  { 140,	3,	1,	0,	"SLL16i", 0, 0x0ULL, NULL, ImplicitList8, NULL, OperandInfo58 },  // Inst #140 = SLL16i
  { 141,	3,	1,	0,	"SLL16r", 0, 0x0ULL, NULL, ImplicitList8, NULL, OperandInfo56 },  // Inst #141 = SLL16r
  { 142,	3,	1,	0,	"SLLi", 0, 0x0ULL, NULL, ImplicitList8, NULL, OperandInfo10 },  // Inst #142 = SLLi
  { 143,	3,	1,	0,	"SLLr", 0, 0x0ULL, NULL, ImplicitList8, NULL, OperandInfo47 },  // Inst #143 = SLLr
  { 144,	3,	1,	0,	"SLLr16", 0, 0x0ULL, NULL, ImplicitList8, NULL, OperandInfo57 },  // Inst #144 = SLLr16
  { 145,	3,	1,	0,	"SRA16i", 0, 0x0ULL, NULL, ImplicitList8, NULL, OperandInfo58 },  // Inst #145 = SRA16i
  { 146,	3,	1,	0,	"SRAi", 0, 0x0ULL, NULL, ImplicitList8, NULL, OperandInfo10 },  // Inst #146 = SRAi
  { 147,	3,	1,	0,	"SRAr", 0, 0x0ULL, NULL, ImplicitList8, NULL, OperandInfo47 },  // Inst #147 = SRAr
  { 148,	3,	1,	0,	"SRL16i", 0, 0x0ULL, NULL, ImplicitList8, NULL, OperandInfo58 },  // Inst #148 = SRL16i
  { 149,	3,	1,	0,	"SRLi", 0, 0x0ULL, NULL, ImplicitList8, NULL, OperandInfo10 },  // Inst #149 = SRLi
  { 150,	3,	1,	0,	"SRLr", 0, 0x0ULL, NULL, ImplicitList8, NULL, OperandInfo47 },  // Inst #150 = SRLr
  { 151,	0,	0,	0,	"SSYNC", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, 0 },  // Inst #151 = SSYNC
  { 152,	1,	0,	0,	"STI", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo15 },  // Inst #152 = STI
  { 153,	3,	0,	0,	"STORE16fi", 0|(1<<TID::MayStore), 0x0ULL, NULL, NULL, NULL, OperandInfo17 },  // Inst #153 = STORE16fi
  { 154,	3,	1,	0,	"STORE16i_dec", 0|(1<<TID::MayStore), 0x0ULL, NULL, NULL, NULL, OperandInfo59 },  // Inst #154 = STORE16i_dec
  { 155,	3,	1,	0,	"STORE16i_inc", 0|(1<<TID::MayStore), 0x0ULL, NULL, NULL, NULL, OperandInfo59 },  // Inst #155 = STORE16i_inc
  { 156,	4,	1,	0,	"STORE16p_post", 0|(1<<TID::MayStore), 0x0ULL, NULL, NULL, NULL, OperandInfo60 },  // Inst #156 = STORE16p_post
  { 157,	2,	0,	0,	"STORE16pi", 0|(1<<TID::MayStore), 0x0ULL, NULL, NULL, NULL, OperandInfo20 },  // Inst #157 = STORE16pi
  { 158,	3,	0,	0,	"STORE32fi", 0|(1<<TID::MayStore), 0x0ULL, NULL, NULL, NULL, OperandInfo23 },  // Inst #158 = STORE32fi
  { 159,	3,	0,	0,	"STORE32fp_nimm7m4", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo24 },  // Inst #159 = STORE32fp_nimm7m4
  { 160,	2,	0,	0,	"STORE32i", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo25 },  // Inst #160 = STORE32i
  { 161,	3,	1,	0,	"STORE32i_dec", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo61 },  // Inst #161 = STORE32i_dec
  { 162,	3,	1,	0,	"STORE32i_inc", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo61 },  // Inst #162 = STORE32i_inc
  { 163,	4,	1,	0,	"STORE32i_post", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo62 },  // Inst #163 = STORE32i_post
  { 164,	2,	0,	0,	"STORE32p", 0|(1<<TID::MayStore), 0x0ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #164 = STORE32p
  { 165,	3,	1,	0,	"STORE32p_dec", 0|(1<<TID::MayStore), 0x0ULL, NULL, NULL, NULL, OperandInfo63 },  // Inst #165 = STORE32p_dec
  { 166,	3,	0,	0,	"STORE32p_imm18m4", 0|(1<<TID::MayStore), 0x0ULL, NULL, NULL, NULL, OperandInfo24 },  // Inst #166 = STORE32p_imm18m4
  { 167,	3,	1,	0,	"STORE32p_inc", 0|(1<<TID::MayStore), 0x0ULL, NULL, NULL, NULL, OperandInfo63 },  // Inst #167 = STORE32p_inc
  { 168,	4,	1,	0,	"STORE32p_post", 0|(1<<TID::MayStore), 0x0ULL, NULL, NULL, NULL, OperandInfo64 },  // Inst #168 = STORE32p_post
  { 169,	3,	0,	0,	"STORE32p_uimm6m4", 0|(1<<TID::MayStore), 0x0ULL, NULL, NULL, NULL, OperandInfo24 },  // Inst #169 = STORE32p_uimm6m4
  { 170,	3,	0,	0,	"STORE8fi", 0|(1<<TID::MayStore), 0x0ULL, NULL, NULL, NULL, OperandInfo33 },  // Inst #170 = STORE8fi
  { 171,	2,	0,	0,	"STORE8p", 0|(1<<TID::MayStore), 0x0ULL, NULL, NULL, NULL, OperandInfo30 },  // Inst #171 = STORE8p
  { 172,	3,	1,	0,	"STORE8p_dec", 0|(1<<TID::MayStore), 0x0ULL, NULL, NULL, NULL, OperandInfo65 },  // Inst #172 = STORE8p_dec
  { 173,	3,	0,	0,	"STORE8p_imm16", 0|(1<<TID::MayStore), 0x0ULL, NULL, NULL, NULL, OperandInfo32 },  // Inst #173 = STORE8p_imm16
  { 174,	3,	1,	0,	"STORE8p_inc", 0|(1<<TID::MayStore), 0x0ULL, NULL, NULL, NULL, OperandInfo65 },  // Inst #174 = STORE8p_inc
  { 175,	3,	1,	0,	"SUB", 0, 0x0ULL, NULL, ImplicitList1, NULL, OperandInfo7 },  // Inst #175 = SUB
  { 176,	3,	1,	0,	"SUB16", 0, 0x0ULL, NULL, ImplicitList1, NULL, OperandInfo8 },  // Inst #176 = SUB16
  { 177,	0,	0,	0,	"UNLINK", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, 0 },  // Inst #177 = UNLINK
  { 178,	3,	1,	0,	"XOR", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #178 = XOR
};
} // End llvm namespace 
