[*]
[*] GTKWave Analyzer v3.3.104 (w)1999-2020 BSI
[*] Fri Apr  7 06:12:14 2023
[*]
[dumpfile] "/home/jrsharp/home_mnt/code/FPGA/SLURM/test/regression_tests/014_TEST_STIX_RSIX/dump.vcd"
[dumpfile_mtime] "Fri Apr  7 05:42:11 2023"
[dumpfile_size] 30225525
[savefile] "/home/jrsharp/home_mnt/code/FPGA/SLURM/test/regression_tests/014_TEST_STIX_RSIX/config.gtkw"
[timestart] 75249300
[size] 1920 992
[pos] 0 0
*-17.194408 75700000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] alu_tb.
[treeopen] alu_tb.cpu0.
[treeopen] alu_tb.cpu0.cpu0.
[treeopen] alu_tb.cpu0.pc0.
[sst_width] 290
[signals_width] 383
[sst_expanded] 1
[sst_vpaned_height] 291
@28
alu_tb.cpu0.cpu0.CLK
alu_tb.cpu0.cpu0.RSTb
@200
-
-
@22
alu_tb.cpu0.cpu0.memory_in[15:0]
alu_tb.cpu0.cpu0.memory_out[15:0]
@28
alu_tb.cpu0.cpu0.memory_wr
@200
-
-
@22
alu_tb.cpu0.cpu0.cache0.data_out[31:0]
@28
alu_tb.cpu0.cpu0.cache0.cache_miss
@200
-
@22
alu_tb.cpu0.cpu0.alu0.aluOp[4:0]
alu_tb.cpu0.cpu0.alu0.A[15:0]
alu_tb.cpu0.cpu0.alu0.B[15:0]
alu_tb.cpu0.cpu0.alu0.aluOut[15:0]
@200
-
@22
alu_tb.cpu0.cpu0.pip0.debug_op0[15:0]
alu_tb.cpu0.cpu0.pip0.debug_op1[15:0]
alu_tb.cpu0.cpu0.pip0.debug_op2[15:0]
alu_tb.cpu0.cpu0.pip0.debug_op3[15:0]
alu_tb.cpu0.cpu0.pip0.debug_op4[15:0]
@200
-
@820
alu_tb.cpu0.cpu0.pip0.ascii_instruction0[135:0]
alu_tb.cpu0.cpu0.pip0.ascii_instruction1[135:0]
alu_tb.cpu0.cpu0.pip0.ascii_instruction2[135:0]
alu_tb.cpu0.cpu0.pip0.ascii_instruction3[135:0]
alu_tb.cpu0.cpu0.pip0.ascii_instruction4[135:0]
@200
-
@22
alu_tb.cpu0.cpu0.pip0.debug_pc0[15:0]
alu_tb.cpu0.cpu0.pip0.debug_pc1[15:0]
alu_tb.cpu0.cpu0.pip0.debug_pc2[15:0]
alu_tb.cpu0.cpu0.pip0.debug_pc3[15:0]
alu_tb.cpu0.cpu0.pip0.debug_pc4[15:0]
@200
-
@22
alu_tb.cpu0.cpu0.pip0.debug_pc[15:0]
@200
-
@22
alu_tb.cpu0.cpu0.pip0.imm_r[11:0]
@200
-
@820
alu_tb.cpu0.cpu0.pip0.ascii_state[63:0]
@200
-
@22
alu_tb.cpu0.cpu0.cache0.cache_request_address[14:0]
alu_tb.cpu0.cpu0.cache0.data_out[31:0]
@28
alu_tb.cpu0.cpu0.cache0.cache_miss
@200
-
@22
alu_tb.cpu0.cpu0.wb0.reg_wr_addr_r[6:0]
alu_tb.cpu0.cpu0.wb0.reg_wr_sel[6:0]
alu_tb.cpu0.cpu0.wb0.reg_out[15:0]
@200
-
@28
alu_tb.cpu0.cpu0.pip0.interrupt_req
@200
-
@22
alu_tb.cpu0.cpu0.ex_port_out[15:0]
@28
alu_tb.cpu0.cpu0.ex_port_wr
alu_tb.cpu0.cpu0.ex_port_rd
@200
-
@820
alu_tb.cpu0.pc0.tr0.traceChar_r[7:0]
@22
alu_tb.cpu0.pc0.tr0.traceHex_r[15:0]
@24
alu_tb.cpu0.pc0.tr0.traceVal_r[15:0]
@200
-
@28
alu_tb.cpu0.cpu0.mem0.data_memory_success
@200
-
@22
alu_tb.cpu0.cpu0.port_address[15:0]
alu_tb.cpu0.cpu0.port_in[15:0]
alu_tb.cpu0.cpu0.port_out[15:0]
@28
alu_tb.cpu0.cpu0.port_rd
alu_tb.cpu0.cpu0.port_wr
@22
alu_tb.cpu0.pc0.tr0.traceHex_r[15:0]
@24
alu_tb.cpu0.pc0.tr0.traceVal_r[15:0]
@820
alu_tb.cpu0.pc0.tr0.traceChar_r[7:0]
@200
-
@22
alu_tb.cpu0.pc0.ADDRESS[15:0]
alu_tb.cpu0.pc0.DATA_IN[15:0]
alu_tb.cpu0.pc0.DATA_OUT[15:0]
@28
alu_tb.cpu0.pc0.memRD
alu_tb.cpu0.pc0.memWR
@200
-
@22
alu_tb.cpu0.cpu0.pip0.int_imm_r[11:0]
@28
alu_tb.cpu0.cpu0.pip0.int_Z_r
alu_tb.cpu0.cpu0.pip0.int_V_r
alu_tb.cpu0.cpu0.pip0.int_S_r
@29
alu_tb.cpu0.cpu0.pip0.int_C_r
@200
-
@22
alu_tb.cpu0.cpu0.reg0.\regFileA[1][15:0]
alu_tb.cpu0.cpu0.reg0.\regFileA[2][15:0]
alu_tb.cpu0.cpu0.reg0.\regFileA[3][15:0]
alu_tb.cpu0.cpu0.reg0.\regFileA[4][15:0]
alu_tb.cpu0.cpu0.reg0.\regFileA[5][15:0]
alu_tb.cpu0.cpu0.reg0.\regFileA[6][15:0]
alu_tb.cpu0.cpu0.reg0.\regFileA[7][15:0]
alu_tb.cpu0.cpu0.reg0.\regFileA[8][15:0]
alu_tb.cpu0.cpu0.reg0.\regFileA[9][15:0]
alu_tb.cpu0.cpu0.reg0.\regFileA[10][15:0]
alu_tb.cpu0.cpu0.reg0.\regFileA[11][15:0]
alu_tb.cpu0.cpu0.reg0.\regFileA[12][15:0]
alu_tb.cpu0.cpu0.reg0.\regFileA[13][15:0]
alu_tb.cpu0.cpu0.reg0.\regFileA[14][15:0]
alu_tb.cpu0.cpu0.reg0.\regFileA[15][15:0]
alu_tb.cpu0.cpu0.reg0.\regFileA[100][15:0]
@200
-
-
@22
alu_tb.cpu0.cpu0.alu0.A[15:0]
alu_tb.cpu0.cpu0.alu0.B[15:0]
alu_tb.cpu0.cpu0.alu0.out[15:0]
alu_tb.cpu0.cpu0.alu0.out_r[15:0]
alu_tb.cpu0.cpu0.alu0.aluOp[4:0]
@28
alu_tb.cpu0.cpu0.pip0.cond_pass_stage4
@200
-
-
[pattern_trace] 1
[pattern_trace] 0
