// Seed: 2554555479
module module_0;
  wire id_2;
  assign module_2.id_1 = 0;
  wire id_3 = id_2;
  assign id_1 = 1;
  wire id_4;
endmodule
module module_1 (
    input  supply1 id_0,
    output logic   id_1,
    input  logic   id_2
);
  initial begin : LABEL_0
    if (id_0 && 1) id_1 = 1;
    else id_1 <= 1 ? id_2 : 1 == id_0;
  end
  logic [7:0] id_4;
  module_0 modCall_1 ();
  assign id_4[1] = 1'h0;
endmodule
module module_2 (
    input wire id_0,
    input wand id_1,
    input supply1 id_2,
    input wand id_3,
    output tri id_4
);
  module_0 modCall_1 ();
endmodule
