circuit system intern journal csij januari design implement bit transit counter amandeep balwind acadm consult servic divis centr develop advanc comput dac mohali india abstract vlsi system design power consumpt gain attent compar perform area batteri life portabl devic oper frequenc design power consumpt consist static power dynam power leakag power short circuit power dynam power domin depend factor power suppli load capacit frequenc switch activ dynam power consumpt bus determin calcul number bit transit bus purpos paper design bit transit counter calcul switch activ circuit node novel featur insert node circuit help calcul power consumpt bus keyword address generat bit transit linear feedback shift regist switch activ test pattern generat introduct year develop vlsi technolog integr circuit exist sophist system implement integr chip higher level integr shrink width led generat devic sensit power dissip reliabl problem system consum consider amount energi power power consumpt critic concern design test field compar perform area main factor batteri life portabl devic oper frequenc factor heat dissip larg current circuit remov proper cool techniqu power consumpt consist static power dynam power static power leakag current circuit circuit static state work leakag current flow complementari metal oxid semiconductor cmos oper threshold region leakag current circuit system intern journal csij januari revers satur current diod voltag electron charg boltzman constant temperatur product leakag current suppli voltag static power dissip circuit number devic circuit sum leakag current devic consider averag static power dissip circuit leakag current suppli voltag dynam power switch transient current charg discharg load capacit depend factor load capacit suppli voltag frequenc oper averag dynam power dissip circuit vdd factor dynam power consumpt switch activ node transit densiti averag number transit second circuit node measur switch activ switch activ defin rate switch circuit oper circuit switch consider bus power consumpt calcul general switch activ occur node difficult evalu estim model switch activ determin calcul number bit transit take place actual oper logic circuit gray code simplest techniqu reduc number transit techniqu bus invert switch activ call node transit rate slower clock rate node transit factor switch activ factor introduc bit transit total bit maximum number transit exceed total number bit exampl bit data bit transit data previous data introduc factor averag dynam power dissip bus vdd clear equat minim switch activ averag dynam power consumpt bus reduc direct proport test bound switch activ exceed function oper lot work reduc dynam power consumpt bus reduc switch activ low power address generat propos focus reduc switch activ work reduc power charg discharg node capacit paper organ outlin design describ implement draw conclus design bit transit counter design bit transit counter btc decid specif btc requir design discuss earlier switch activ play circuit system intern journal csij januari role dynam power consumpt determin low power design switch take place node circuit node difficult calcul switch simultan switch activ node respons bus power consumpt dynam power consumpt limit design vlsi test great concern consider amount power consum test digit circuit low power test need solut reduc power consumpt test digit circuit low switch test pattern generat prefer low transit activ prefer neural network memori test low switch address generat prefer consid point consider btc design capabl count number bit transit success data exampl data chang bit transit transit take place data data data btc counter capabl count number transit transit success data block diagram fig input clock reset datain bit output dataout datain input data transit occur output data input data chang datain dataout chang number bit width requir output one_transit total_transit one_transit count number bit transit success data reset indic bit transit success data total_transit count number total transit take place circuit oper output total_transit valu one_transit clock cycl obtain total number transit circuit oper block diagram bit transit counter implement bit transit counter describ btc design capabl count number bit transit success data actual data implement circuit node circuit fig bit transit counter implement basic digit circuit test basic digit test circuit consist test pattern generat tpg circuit test cut output respons analyz ora bit transit counter implement implement test pattern generat calcul number transit test pattern generat circuit system intern journal csij januari figur implement bit transit counter fig implement btc type test pattern generat consist intern linear feedback shift regist lfsr extern lfsr cellular automata cellular automata bit transit counter calcul number transit take place appli test pattern transit switch activ calcul btc implement address generat binari counter gray counter experiment btc design vhdl implement cadenc design tool suit code synthes tool report generat power area fanout net analysi highlight tabl tabl power analysi power type power dissip static dynam intern net total tabl area analysi leaf type cell cell area area combin sequenti total tabl fanout net analysi fanout net ratio type maximum fanout clock minimum fanout datain averag fanout term net ratio term instanc ratio tpg btc cut ora circuit system intern journal csij januari simul vhdl code perform ncsim tool waveform fig datain input data sourc dataout output data input data clock cycl reset input high output one_transit total_transit reset reset input low transit total transit count number transit input chang case input data hex initi input hex number bit transit one_transit output hex total_transit hex one_transit output reset transit input data hex number bit transit one_transit output total_transit procedur repeat till circuit oper clock cycl total_transit output will total number transit take place circuit figur simul bit transit counter discuss earlier btc implement address generat memori test binari counter gray counter number transit switch activ bit bit binari counter gray counter tabl clear gray counter switch activ reduc perform simul observ number transit success clock cycl reduc gray counter clock cycl switch activ reduc factor tabl switch activ binari gray counter modul transit switch activ binari counter bit gray counter bit binari counter bit gray counter bit implement test pattern generat intern lfsr extern lfsr number transit switch activ tabl initi seed pattern case pattern generat clock clock pattern generat logic defin transit bit take place bit transit calcul bit transit counter help switch activ calcul circuit system intern journal csij januari clock cycl highlight tabl intern lfsr account highest switch activ tabl switch activ pattern generat modul transit switch activ clock cycl intern lfsr extern lfsr conclus paper propos design btc determin switch activ respons dynam power consumpt bus circuit btc implement address generat memori test test pattern generat digit circuit test approach implement node circuit help determin dynam power consumpt direct node transit activ refer farid najm michael statist estim swich activ vlsi circuit proc vlsi design west eshraghian principl cmos vlsi design system perspect addison wesley yazdan aghaghiri farzan fallah massoud pedram alborz address level bus power optim proc intern symposium qualiti electron design yazdan aghaghiri farzan fallah massoud pedram class irredund encod techniqu reduc bus power proc journal circuit system comput ahm abdallatif issa low power address generat memori built test proc bulletin jordan acm sainarayanan raghunandan ravindra sriniva bus code minim redund bit transit proc ieee region confer tencon michael bushnel vishwani agraw essenti electron test digit memori mix signal vlsi circuit kluwer academ reddi shaik zilani low power low transit random pattern generat proc intern journal engin technolog irith pomeranz sudhakar reddi switch activ test compact heurist transit fault proc larg scale integr vlsi system ieee transact design low power multipli reduc spurious transit activ techniqu effici neural network proc journal comput applic ferreira trulleman effici switch activ estim low power resynthesi general delay patmo int workshop najm transit densiti measur activ digit circuit ieee tran comput aid design integr circuit system save power control path embed processor design test comput ieee circuit system intern journal csij januari stan burleson bus invert code low power ieee transact vlsi system author balwind singh bachelor technolog degre nation institut technolog jalandhar master technolog degre univers centr inst microelectron ucim punjab univers chandigah current serv senior engin centr develop advanc comput cdac mohali teach faculti pursu phd gndu amritsar year teach experi undergradu postgradu student singh publish three book paper intern nation journal confer current interest includ genet algorithm low power techniqu vlsi design test system chip amandeep singh receiv electron communic engin degre beant colleg engin technolog gurdaspur affili punjab technic univers jalandhar vlsi design degre centr develop advanc comput cdac mohali present phd nation institut technolog jalandhar area interest vlsi design test devic model fpga base design 