Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,2
design__inferred_latch__count,0
design__instance__count,260
design__instance__area,3465.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00003408540942473337
power__switching__total,0.000007632408596691675
power__leakage__total,0.0000016065216641436564
power__total,0.00004332433672971092
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.25321456759198946
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.25224431590775337
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11038167914353841
timing__setup__ws__corner:nom_fast_1p32V_m40C,11.691512089385391
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.110382
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,17.989359
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2565503437861204
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2540014104273704
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6264059448447847
timing__setup__ws__corner:nom_slow_1p08V_125C,11.6107073908326
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.626406
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,15.530960
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.25451688699228253
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.25293118315693924
timing__hold__ws__corner:nom_typ_1p20V_25C,0.29774386576781525
timing__setup__ws__corner:nom_typ_1p20V_25C,11.66247931238113
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.297744
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,17.099297
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25321456759198946
clock__skew__worst_setup,0.25224431590775337
timing__hold__ws,0.11038167914353841
timing__setup__ws,11.6107073908326
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.110382
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,15.530960
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,260
design__instance__area__stdcell,3465.5
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.119742
design__instance__utilization__stdcell,0.119742
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,8
design__instance__area__class:buffer,58.0608
design__instance__count__class:inverter,4
design__instance__area__class:inverter,23.5872
design__instance__count__class:sequential_cell,19
design__instance__area__class:sequential_cell,896.314
design__instance__count__class:multi_input_combinational_cell,183
design__instance__area__class:multi_input_combinational_cell,1865.2
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,40
design__instance__area__class:timing_repair_buffer,571.536
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,4689.81
design__violations,0
design__instance__count__class:clock_buffer,5
design__instance__area__class:clock_buffer,45.36
design__instance__count__class:clock_inverter,1
design__instance__area__class:clock_inverter,5.4432
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,28
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,297
route__net__special,2
route__drc_errors__iter:0,181
route__wirelength__iter:0,5180
route__drc_errors__iter:1,92
route__wirelength__iter:1,5046
route__drc_errors__iter:2,124
route__wirelength__iter:2,5092
route__drc_errors__iter:3,38
route__wirelength__iter:3,5020
route__drc_errors__iter:4,27
route__wirelength__iter:4,4992
route__drc_errors__iter:5,0
route__wirelength__iter:5,5017
route__drc_errors,0
route__wirelength,5017
route__vias,1599
route__vias__singlecut,1599
route__vias__multicut,0
design__disconnected_pin__count,16
design__critical_disconnected_pin__count,0
route__wirelength__max,96.025
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,33
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,33
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,33
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,33
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00000349953
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000363067
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,4.58206E-7
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000363067
design_powergrid__voltage__worst,0.00000363067
design_powergrid__voltage__worst__net:VPWR,1.2
design_powergrid__drop__worst,0.00000363067
design_powergrid__drop__worst__net:VPWR,0.00000349953
design_powergrid__voltage__worst__net:VGND,0.00000363067
design_powergrid__drop__worst__net:VGND,0.00000363067
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,5.060000000000000046311153696632079146411342662759125232696533203125E-7
ir__drop__worst,0.00000349999999999999994749750979738944778318909811787307262420654296875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
