{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686796852083 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686796852083 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 14 20:40:52 2023 " "Processing started: Wed Jun 14 20:40:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686796852083 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686796852083 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor_Image -c Processor_Image " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor_Image -c Processor_Image" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686796852083 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "Processor_ROM.qip " "Tcl Script File Processor_ROM.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE Processor_ROM.qip " "set_global_assignment -name QIP_FILE Processor_ROM.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1686796852220 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1686796852220 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686796852381 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686796852381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_module.sv 2 2 " "Found 2 design units, including 2 entities, in source file xor_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_module " "Found entity 1: xor_module" {  } { { "xor_module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/xor_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686796857831 ""} { "Info" "ISGN_ENTITY_NAME" "2 xor_gate_single " "Found entity 2: xor_gate_single" {  } { { "xor_module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/xor_module.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686796857831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686796857831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "substractor_nbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file substractor_nbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 substractor_nbits " "Found entity 1: substractor_nbits" {  } { { "substractor_nbits.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/substractor_nbits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686796857833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686796857833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter_nbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file shifter_nbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter_nbits " "Found entity 1: shifter_nbits" {  } { { "shifter_nbits.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/shifter_nbits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686796857834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686796857834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_module.sv 2 2 " "Found 2 design units, including 2 entities, in source file or_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_module " "Found entity 1: or_module" {  } { { "or_module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/or_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686796857835 ""} { "Info" "ISGN_ENTITY_NAME" "2 or_gate_single " "Found entity 2: or_gate_single" {  } { { "or_module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/or_module.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686796857835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686796857835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_module.sv 2 2 " "Found 2 design units, including 2 entities, in source file not_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 not_module " "Found entity 1: not_module" {  } { { "not_module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/not_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686796857836 ""} { "Info" "ISGN_ENTITY_NAME" "2 not_gate_single " "Found entity 2: not_gate_single" {  } { { "not_module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/not_module.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686796857836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686796857836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_10to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_10to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_12to1 " "Found entity 1: mux_12to1" {  } { { "mux_10to1.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/mux_10to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686796857838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686796857838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_substractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_substractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_substractor " "Found entity 1: full_substractor" {  } { { "full_substractor.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/full_substractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686796857839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686796857839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686796857840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686796857840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file display_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display_converter " "Found entity 1: display_converter" {  } { { "display_converter.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/display_converter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686796857842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686796857842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco_2_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco_2_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deco_2_3 " "Found entity 1: deco_2_3" {  } { { "deco_2_4.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/deco_2_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686796857843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686796857843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_module.sv 2 2 " "Found 2 design units, including 2 entities, in source file and_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_module " "Found entity 1: and_module" {  } { { "and_module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/and_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686796857844 ""} { "Info" "ISGN_ENTITY_NAME" "2 and_gate_single " "Found entity 2: and_gate_single" {  } { { "and_module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/and_module.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686796857844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686796857844 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\"; mismatched closing parenthesis  ALU.sv(38) " "Verilog HDL syntax error at ALU.sv(38) near text: \")\"; mismatched closing parenthesis . Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ALU.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU.sv" 38 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1686796857845 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" ALU.sv(38) " "Verilog HDL syntax error at ALU.sv(38) near text: \")\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ALU.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU.sv" 38 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1686796857845 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ALU ALU.sv(1) " "Ignored design unit \"ALU\" at ALU.sv(1) due to previous errors" {  } { { "ALU.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1686796857845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 0 0 " "Found 0 design units, including 0 entities, in source file alu.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686796857846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_nbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_nbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_nbits " "Found entity 1: adder_nbits" {  } { { "adder_nbits.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/adder_nbits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686796857847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686796857847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1 " "Found entity 1: mux_2_1" {  } { { "mux_2_1.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/mux_2_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686796857848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686796857848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4_1 " "Found entity 1: mux_4_1" {  } { { "mux_4_1.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/mux_4_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686796857849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686796857849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file add4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Add4Bit " "Found entity 1: Add4Bit" {  } { { "Add4Bit.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/Add4Bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686796857850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686796857850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cond_logic.sv 2 2 " "Found 2 design units, including 2 entities, in source file cond_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cond_logic " "Found entity 1: cond_logic" {  } { { "cond_logic.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/cond_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686796857852 ""} { "Info" "ISGN_ENTITY_NAME" "2 flip_flop_reset " "Found entity 2: flip_flop_reset" {  } { { "cond_logic.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/cond_logic.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686796857852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686796857852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cond_check.sv 1 1 " "Found 1 design units, including 1 entities, in source file cond_check.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cond_check " "Found entity 1: cond_check" {  } { { "cond_check.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/cond_check.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686796857853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686796857853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file mult_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult_module " "Found entity 1: mult_module" {  } { { "mult_module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/mult_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686796857854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686796857854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file div_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 div_module " "Found entity 1: div_module" {  } { { "div_module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/div_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686796857855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686796857855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_module_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file div_module_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 div_module_tb " "Found entity 1: div_module_tb" {  } { { "div_module_tb.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/div_module_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686796857857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686796857857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_module_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mult_module_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult_module_tb " "Found entity 1: mult_module_tb" {  } { { "mult_module_tb.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/mult_module_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686796857858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686796857858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit_Decoder " "Found entity 1: Control_Unit_Decoder" {  } { { "Control_Unit_Decoder.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/Control_Unit_Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686796857859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686796857859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_image.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor_image.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Processor_Image " "Found entity 1: Processor_Image" {  } { { "Processor_Image.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/Processor_Image.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686796857860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686796857860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Logic " "Found entity 1: PC_Logic" {  } { { "PC_Logic.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/PC_Logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686796857862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686796857862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file main_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Main_Decoder " "Found entity 1: Main_Decoder" {  } { { "Main_Decoder.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/Main_Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686796857863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686796857863 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ALU_Decoder.sv(17) " "Verilog HDL Expression warning at ALU_Decoder.sv(17): truncated literal to match 2 bits" {  } { { "ALU_Decoder.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv" 17 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1686796857864 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ALU_Decoder.sv(50) " "Verilog HDL Expression warning at ALU_Decoder.sv(50): truncated literal to match 2 bits" {  } { { "ALU_Decoder.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv" 50 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1686796857864 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ALU_Decoder.sv(61) " "Verilog HDL Expression warning at ALU_Decoder.sv(61): truncated literal to match 2 bits" {  } { { "ALU_Decoder.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv" 61 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1686796857864 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ALU_Decoder.sv(72) " "Verilog HDL Expression warning at ALU_Decoder.sv(72): truncated literal to match 2 bits" {  } { { "ALU_Decoder.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv" 72 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1686796857864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Decoder " "Found entity 1: ALU_Decoder" {  } { { "ALU_Decoder.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686796857864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686796857864 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR_EOF" ";  expecting \"endmodule\" Control_Unit.sv(20) " "Verilog HDL syntax error at Control_Unit.sv(20) near end of file ;  expecting \"endmodule\"" {  } { { "Control_Unit.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/Control_Unit.sv" 20 0 0 } }  } 0 10171 "Verilog HDL syntax error at %2!s! near end of file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686796857865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 0 0 " "Found 0 design units, including 0 entities, in source file control_unit.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686796857866 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"logic\";  expecting an identifier (\"logic\" is a reserved keyword ) control_unit_tb.sv(5) " "Verilog HDL syntax error at control_unit_tb.sv(5) near text: \"logic\";  expecting an identifier (\"logic\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "control_unit_tb.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/control_unit_tb.sv" 5 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1686796857868 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"logic\";  expecting an identifier (\"logic\" is a reserved keyword ) control_unit_tb.sv(8) " "Verilog HDL syntax error at control_unit_tb.sv(8) near text: \"logic\";  expecting an identifier (\"logic\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "control_unit_tb.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/control_unit_tb.sv" 8 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1686796857868 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"logic\";  expecting \";\" control_unit_tb.sv(9) " "Verilog HDL syntax error at control_unit_tb.sv(9) near text: \"logic\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "control_unit_tb.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/control_unit_tb.sv" 9 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1686796857868 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"Control_Unit\";  expecting \";\" control_unit_tb.sv(12) " "Verilog HDL syntax error at control_unit_tb.sv(12) near text: \"Control_Unit\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "control_unit_tb.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/control_unit_tb.sv" 12 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1686796857868 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "control_unit_tb control_unit_tb.sv(1) " "Ignored design unit \"control_unit_tb\" at control_unit_tb.sv(1) due to previous errors" {  } { { "control_unit_tb.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/control_unit_tb.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1686796857868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_tb.sv 0 0 " "Found 0 design units, including 0 entities, in source file control_unit_tb.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686796857868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor_RAM " "Found entity 1: Processor_RAM" {  } { { "Processor_RAM.v" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/Processor_RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686796857870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686796857870 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686796857930 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 14 20:40:57 2023 " "Processing ended: Wed Jun 14 20:40:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686796857930 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686796857930 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686796857930 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686796857930 ""}
