// Seed: 2329956895
module module_0 (
    input supply0 id_0,
    output wire id_1,
    output tri0 id_2,
    output wand id_3,
    output supply1 id_4,
    output tri1 id_5,
    input wor id_6,
    input supply1 id_7,
    input tri1 id_8
);
  wire id_10;
  module_2(
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10
  );
endmodule
module module_1 (
    output wire id_0,
    input wand id_1,
    output supply1 id_2,
    input wand id_3
);
  tri id_5 = 1 ? 1 : 1'h0;
  module_0(
      id_3, id_2, id_2, id_0, id_0, id_2, id_3, id_1, id_3
  );
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    access,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    module_2,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37
);
  input wire id_39;
  input wire id_38;
  inout wire id_37;
  input wire id_36;
  input wire id_35;
  inout wire id_34;
  input wire id_33;
  input wire id_32;
  inout wire id_31;
  input wire id_30;
  inout wire id_29;
  output wire id_28;
  output wire id_27;
  input wire id_26;
  output wire id_25;
  inout wire id_24;
  input wire id_23;
  inout wire id_22;
  inout wire id_21;
  output wire id_20;
  inout wire id_19;
  output wire id_18;
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_21 = id_3 == id_26;
endmodule
