INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NL/projects/homework/ex05/Adder/Adder.srcs/sources_1/new/Adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_tb
