{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512488682304 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512488682307 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 05 15:44:41 2017 " "Processing started: Tue Dec 05 15:44:41 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512488682307 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512488682307 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex15 -c ex15_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex15 -c ex15_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512488682307 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1512488682847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/veri/mylib/spi2adc.v 1 1 " "Found 1 design units, including 1 entities, in source file /veri/mylib/spi2adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi2adc " "Found entity 1: spi2adc" {  } { { "../../mylib/spi2adc.v" "" { Text "H:/VERI/mylib/spi2adc.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512488691440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512488691440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/veri/mylib/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /veri/mylib/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "../../mylib/ROM.v" "" { Text "H:/VERI/mylib/ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512488691444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512488691444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/veri/mylib/pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file /veri/mylib/pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "../../mylib/pwm.v" "" { Text "H:/VERI/mylib/pwm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512488691448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512488691448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/veri/mylib/hex_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /veri/mylib/hex_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_7seg " "Found entity 1: hex_to_7seg" {  } { { "../../mylib/hex_to_7seg.v" "" { Text "H:/VERI/mylib/hex_to_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512488691452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512488691452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/veri/mylib/clktick_16.v 1 1 " "Found 1 design units, including 1 entities, in source file /veri/mylib/clktick_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 clktick_16 " "Found entity 1: clktick_16" {  } { { "../../mylib/clktick_16.v" "" { Text "H:/VERI/mylib/clktick_16.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512488691456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512488691456 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a1 A1 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a1\" differs only in case from object \"A1\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512488691460 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a2 A2 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a2\" differs only in case from object \"A2\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512488691461 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a3 A3 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a3\" differs only in case from object \"A3\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512488691461 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a4 A4 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a4\" differs only in case from object \"A4\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512488691461 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a5 A5 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a5\" differs only in case from object \"A5\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512488691461 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a6 A6 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a6\" differs only in case from object \"A6\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512488691461 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a7 A7 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a7\" differs only in case from object \"A7\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512488691461 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a8 A8 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a8\" differs only in case from object \"A8\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512488691461 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a9 A9 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a9\" differs only in case from object \"A9\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512488691461 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a10 A10 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a10\" differs only in case from object \"A10\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512488691462 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a11 A11 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a11\" differs only in case from object \"A11\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512488691462 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a12 A12 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a12\" differs only in case from object \"A12\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512488691462 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a13 A13 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a13\" differs only in case from object \"A13\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512488691462 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a14 A14 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a14\" differs only in case from object \"A14\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512488691462 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a15 A15 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a15\" differs only in case from object \"A15\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512488691462 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a16 A16 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a16\" differs only in case from object \"A16\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512488691462 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a17 A17 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a17\" differs only in case from object \"A17\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512488691462 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a18 A18 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a18\" differs only in case from object \"A18\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512488691462 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a19 A19 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a19\" differs only in case from object \"A19\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512488691463 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a20 A20 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a20\" differs only in case from object \"A20\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512488691463 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a21 A21 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a21\" differs only in case from object \"A21\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512488691463 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a22 A22 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a22\" differs only in case from object \"A22\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512488691463 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a23 A23 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a23\" differs only in case from object \"A23\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512488691463 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a24 A24 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a24\" differs only in case from object \"A24\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512488691463 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a25 A25 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a25\" differs only in case from object \"A25\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512488691463 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a26 A26 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a26\" differs only in case from object \"A26\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512488691463 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a27 A27 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a27\" differs only in case from object \"A27\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512488691464 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a28 A28 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a28\" differs only in case from object \"A28\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512488691464 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a29 A29 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a29\" differs only in case from object \"A29\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512488691464 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a30 A30 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a30\" differs only in case from object \"A30\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512488691464 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a31 A31 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a31\" differs only in case from object \"A31\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512488691464 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a32 A32 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a32\" differs only in case from object \"A32\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512488691464 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a33 A33 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a33\" differs only in case from object \"A33\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512488691464 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a34 A34 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a34\" differs only in case from object \"A34\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512488691464 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a35 A35 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a35\" differs only in case from object \"A35\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512488691464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/veri/mylib/bin2bcd_16.v 1 1 " "Found 1 design units, including 1 entities, in source file /veri/mylib/bin2bcd_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd_16 " "Found entity 1: bin2bcd_16" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512488691465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512488691465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/veri/mylib/add3_ge5.v 1 1 " "Found 1 design units, including 1 entities, in source file /veri/mylib/add3_ge5.v" { { "Info" "ISGN_ENTITY_NAME" "1 add3_ge5 " "Found entity 1: add3_ge5" {  } { { "../../mylib/add3_ge5.v" "" { Text "H:/VERI/mylib/add3_ge5.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512488691469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512488691469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex15_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ex15_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex15_top " "Found entity 1: ex15_top" {  } { { "ex15_top.v" "" { Text "H:/VERI/PART3/ex15/ex15_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512488691478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512488691478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_24.v 1 1 " "Found 1 design units, including 1 entities, in source file mult_24.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_24 " "Found entity 1: mult_24" {  } { { "mult_24.v" "" { Text "H:/VERI/PART3/ex15/mult_24.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512488691481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512488691481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/veri/mylib/spi2dac.v 1 1 " "Found 1 design units, including 1 entities, in source file /veri/mylib/spi2dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi2dac " "Found entity 1: spi2dac" {  } { { "../../mylib/spi2dac.v" "" { Text "H:/VERI/mylib/spi2dac.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512488691485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512488691485 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_valid ex15_top.v(38) " "Verilog HDL Implicit Net warning at ex15_top.v(38): created implicit net for \"data_valid\"" {  } { { "ex15_top.v" "" { Text "H:/VERI/PART3/ex15/ex15_top.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512488691486 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex15_top " "Elaborating entity \"ex15_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512488691655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clktick_16 clktick_16:OBJ1 " "Elaborating entity \"clktick_16\" for hierarchy \"clktick_16:OBJ1\"" {  } { { "ex15_top.v" "OBJ1" { Text "H:/VERI/PART3/ex15/ex15_top.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512488691685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:OBJ3 " "Elaborating entity \"ROM\" for hierarchy \"ROM:OBJ3\"" {  } { { "ex15_top.v" "OBJ3" { Text "H:/VERI/PART3/ex15/ex15_top.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512488691690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:OBJ3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM:OBJ3\|altsyncram:altsyncram_component\"" {  } { { "../../mylib/ROM.v" "altsyncram_component" { Text "H:/VERI/mylib/ROM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512488691737 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:OBJ3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM:OBJ3\|altsyncram:altsyncram_component\"" {  } { { "../../mylib/ROM.v" "" { Text "H:/VERI/mylib/ROM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512488691741 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:OBJ3\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM:OBJ3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512488691742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512488691742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512488691742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./rom_data.mif/rom_data.mif " "Parameter \"init_file\" = \"./rom_data.mif/rom_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512488691742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512488691742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512488691742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512488691742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512488691742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512488691742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512488691742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512488691742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512488691742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512488691742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512488691742 ""}  } { { "../../mylib/ROM.v" "" { Text "H:/VERI/mylib/ROM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512488691742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g2h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g2h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g2h1 " "Found entity 1: altsyncram_g2h1" {  } { { "db/altsyncram_g2h1.tdf" "" { Text "H:/VERI/PART3/ex15/db/altsyncram_g2h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512488691789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512488691789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g2h1 ROM:OBJ3\|altsyncram:altsyncram_component\|altsyncram_g2h1:auto_generated " "Elaborating entity \"altsyncram_g2h1\" for hierarchy \"ROM:OBJ3\|altsyncram:altsyncram_component\|altsyncram_g2h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512488691790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi2dac spi2dac:OBJ4 " "Elaborating entity \"spi2dac\" for hierarchy \"spi2dac:OBJ4\"" {  } { { "ex15_top.v" "OBJ4" { Text "H:/VERI/PART3/ex15/ex15_top.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512488691797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi2adc spi2adc:SPI_ADC " "Elaborating entity \"spi2adc\" for hierarchy \"spi2adc:SPI_ADC\"" {  } { { "ex15_top.v" "SPI_ADC" { Text "H:/VERI/PART3/ex15/ex15_top.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512488691803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm pwm:OBJ5 " "Elaborating entity \"pwm\" for hierarchy \"pwm:OBJ5\"" {  } { { "ex15_top.v" "OBJ5" { Text "H:/VERI/PART3/ex15/ex15_top.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512488691807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_24 mult_24:OBJ2 " "Elaborating entity \"mult_24\" for hierarchy \"mult_24:OBJ2\"" {  } { { "ex15_top.v" "OBJ2" { Text "H:/VERI/PART3/ex15/ex15_top.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512488691817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult mult_24:OBJ2\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"mult_24:OBJ2\|lpm_mult:lpm_mult_component\"" {  } { { "mult_24.v" "lpm_mult_component" { Text "H:/VERI/PART3/ex15/mult_24.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512488691853 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mult_24:OBJ2\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"mult_24:OBJ2\|lpm_mult:lpm_mult_component\"" {  } { { "mult_24.v" "" { Text "H:/VERI/PART3/ex15/mult_24.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512488691856 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mult_24:OBJ2\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"mult_24:OBJ2\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512488691856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512488691856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512488691856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 10 " "Parameter \"lpm_widtha\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512488691856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 14 " "Parameter \"lpm_widthb\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512488691856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 24 " "Parameter \"lpm_widthp\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512488691856 ""}  } { { "mult_24.v" "" { Text "H:/VERI/PART3/ex15/mult_24.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512488691856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multcore mult_24:OBJ2\|lpm_mult:lpm_mult_component\|multcore:mult_core " "Elaborating entity \"multcore\" for hierarchy \"mult_24:OBJ2\|lpm_mult:lpm_mult_component\|multcore:mult_core\"" {  } { { "lpm_mult.tdf" "mult_core" { Text "c:/altera/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512488691888 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mult_24:OBJ2\|lpm_mult:lpm_mult_component\|multcore:mult_core mult_24:OBJ2\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"mult_24:OBJ2\|lpm_mult:lpm_mult_component\|multcore:mult_core\", which is child of megafunction instantiation \"mult_24:OBJ2\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "mult_24.v" "" { Text "H:/VERI/PART3/ex15/mult_24.v" 59 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512488691896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpar_add mult_24:OBJ2\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder " "Elaborating entity \"mpar_add\" for hierarchy \"mult_24:OBJ2\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\"" {  } { { "multcore.tdf" "padder" { Text "c:/altera/16.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512488691914 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mult_24:OBJ2\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder mult_24:OBJ2\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"mult_24:OBJ2\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"mult_24:OBJ2\|lpm_mult:lpm_mult_component\"" {  } { { "multcore.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "mult_24.v" "" { Text "H:/VERI/PART3/ex15/mult_24.v" 59 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512488691919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mult_24:OBJ2\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mult_24:OBJ2\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\"" {  } { { "mpar_add.tdf" "adder\[0\]" { Text "c:/altera/16.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512488691944 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mult_24:OBJ2\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] mult_24:OBJ2\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"mult_24:OBJ2\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"mult_24:OBJ2\|lpm_mult:lpm_mult_component\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "mult_24.v" "" { Text "H:/VERI/PART3/ex15/mult_24.v" 59 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512488691948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_d9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_d9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_d9h " "Found entity 1: add_sub_d9h" {  } { { "db/add_sub_d9h.tdf" "" { Text "H:/VERI/PART3/ex15/db/add_sub_d9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512488691991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512488691991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_d9h mult_24:OBJ2\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_d9h:auto_generated " "Elaborating entity \"add_sub_d9h\" for hierarchy \"mult_24:OBJ2\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_d9h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512488691992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpar_add mult_24:OBJ2\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add " "Elaborating entity \"mpar_add\" for hierarchy \"mult_24:OBJ2\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\"" {  } { { "mpar_add.tdf" "sub_par_add" { Text "c:/altera/16.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512488691998 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mult_24:OBJ2\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add mult_24:OBJ2\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"mult_24:OBJ2\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"mult_24:OBJ2\|lpm_mult:lpm_mult_component\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "mult_24.v" "" { Text "H:/VERI/PART3/ex15/mult_24.v" 59 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512488692001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mult_24:OBJ2\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mult_24:OBJ2\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\"" {  } { { "mpar_add.tdf" "adder\[0\]" { Text "c:/altera/16.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512488692005 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mult_24:OBJ2\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] mult_24:OBJ2\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"mult_24:OBJ2\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"mult_24:OBJ2\|lpm_mult:lpm_mult_component\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "mult_24.v" "" { Text "H:/VERI/PART3/ex15/mult_24.v" 59 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512488692009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_89h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_89h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_89h " "Found entity 1: add_sub_89h" {  } { { "db/add_sub_89h.tdf" "" { Text "H:/VERI/PART3/ex15/db/add_sub_89h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512488692051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512488692051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_89h mult_24:OBJ2\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_89h:auto_generated " "Elaborating entity \"add_sub_89h\" for hierarchy \"mult_24:OBJ2\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_89h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512488692052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift mult_24:OBJ2\|lpm_mult:lpm_mult_component\|altshift:external_latency_ffs " "Elaborating entity \"altshift\" for hierarchy \"mult_24:OBJ2\|lpm_mult:lpm_mult_component\|altshift:external_latency_ffs\"" {  } { { "lpm_mult.tdf" "external_latency_ffs" { Text "c:/altera/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512488692073 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mult_24:OBJ2\|lpm_mult:lpm_mult_component\|altshift:external_latency_ffs mult_24:OBJ2\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"mult_24:OBJ2\|lpm_mult:lpm_mult_component\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"mult_24:OBJ2\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "mult_24.v" "" { Text "H:/VERI/PART3/ex15/mult_24.v" 59 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512488692076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd_16 bin2bcd_16:OBJ6 " "Elaborating entity \"bin2bcd_16\" for hierarchy \"bin2bcd_16:OBJ6\"" {  } { { "ex15_top.v" "OBJ6" { Text "H:/VERI/PART3/ex15/ex15_top.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512488692077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add3_ge5 bin2bcd_16:OBJ6\|add3_ge5:A1 " "Elaborating entity \"add3_ge5\" for hierarchy \"bin2bcd_16:OBJ6\|add3_ge5:A1\"" {  } { { "../../mylib/bin2bcd_16.v" "A1" { Text "H:/VERI/mylib/bin2bcd_16.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512488692082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_7seg hex_to_7seg:OBJ7 " "Elaborating entity \"hex_to_7seg\" for hierarchy \"hex_to_7seg:OBJ7\"" {  } { { "ex15_top.v" "OBJ7" { Text "H:/VERI/PART3/ex15/ex15_top.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512488692108 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "DATA\[9\] Add0 " "Net \"DATA\[9\]\", which fans out to \"Add0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ROM:OBJ3\|q\[9\] " "Net is fed by \"ROM:OBJ3\|q\[9\]\"" {  } { { "../../mylib/ROM.v" "q\[9\]" { Text "H:/VERI/mylib/ROM.v" 47 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1512488692352 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "spi2adc:SPI_ADC\|data_from_adc\[9\] " "Net is fed by \"spi2adc:SPI_ADC\|data_from_adc\[9\]\"" {  } { { "../../mylib/spi2adc.v" "data_from_adc\[9\]" { Text "H:/VERI/mylib/spi2adc.v" 149 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1512488692352 ""}  } { { "ex15_top.v" "DATA\[9\]" { Text "H:/VERI/PART3/ex15/ex15_top.v" 19 -1 0 } } { "ex15_top.v" "Add0" { Text "H:/VERI/PART3/ex15/ex15_top.v" 57 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1512488692352 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "DATA\[8\] Add0 " "Net \"DATA\[8\]\", which fans out to \"Add0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ROM:OBJ3\|q\[8\] " "Net is fed by \"ROM:OBJ3\|q\[8\]\"" {  } { { "../../mylib/ROM.v" "q\[8\]" { Text "H:/VERI/mylib/ROM.v" 47 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1512488692353 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "spi2adc:SPI_ADC\|data_from_adc\[8\] " "Net is fed by \"spi2adc:SPI_ADC\|data_from_adc\[8\]\"" {  } { { "../../mylib/spi2adc.v" "data_from_adc\[8\]" { Text "H:/VERI/mylib/spi2adc.v" 149 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1512488692353 ""}  } { { "ex15_top.v" "DATA\[8\]" { Text "H:/VERI/PART3/ex15/ex15_top.v" 19 -1 0 } } { "ex15_top.v" "Add0" { Text "H:/VERI/PART3/ex15/ex15_top.v" 57 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1512488692353 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "DATA\[7\] Add0 " "Net \"DATA\[7\]\", which fans out to \"Add0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ROM:OBJ3\|q\[7\] " "Net is fed by \"ROM:OBJ3\|q\[7\]\"" {  } { { "../../mylib/ROM.v" "q\[7\]" { Text "H:/VERI/mylib/ROM.v" 47 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1512488692353 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "spi2adc:SPI_ADC\|data_from_adc\[7\] " "Net is fed by \"spi2adc:SPI_ADC\|data_from_adc\[7\]\"" {  } { { "../../mylib/spi2adc.v" "data_from_adc\[7\]" { Text "H:/VERI/mylib/spi2adc.v" 149 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1512488692353 ""}  } { { "ex15_top.v" "DATA\[7\]" { Text "H:/VERI/PART3/ex15/ex15_top.v" 19 -1 0 } } { "ex15_top.v" "Add0" { Text "H:/VERI/PART3/ex15/ex15_top.v" 57 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1512488692353 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "DATA\[6\] Add0 " "Net \"DATA\[6\]\", which fans out to \"Add0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ROM:OBJ3\|q\[6\] " "Net is fed by \"ROM:OBJ3\|q\[6\]\"" {  } { { "../../mylib/ROM.v" "q\[6\]" { Text "H:/VERI/mylib/ROM.v" 47 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1512488692353 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "spi2adc:SPI_ADC\|data_from_adc\[6\] " "Net is fed by \"spi2adc:SPI_ADC\|data_from_adc\[6\]\"" {  } { { "../../mylib/spi2adc.v" "data_from_adc\[6\]" { Text "H:/VERI/mylib/spi2adc.v" 149 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1512488692353 ""}  } { { "ex15_top.v" "DATA\[6\]" { Text "H:/VERI/PART3/ex15/ex15_top.v" 19 -1 0 } } { "ex15_top.v" "Add0" { Text "H:/VERI/PART3/ex15/ex15_top.v" 57 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1512488692353 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "DATA\[5\] Add0 " "Net \"DATA\[5\]\", which fans out to \"Add0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ROM:OBJ3\|q\[5\] " "Net is fed by \"ROM:OBJ3\|q\[5\]\"" {  } { { "../../mylib/ROM.v" "q\[5\]" { Text "H:/VERI/mylib/ROM.v" 47 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1512488692353 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "spi2adc:SPI_ADC\|data_from_adc\[5\] " "Net is fed by \"spi2adc:SPI_ADC\|data_from_adc\[5\]\"" {  } { { "../../mylib/spi2adc.v" "data_from_adc\[5\]" { Text "H:/VERI/mylib/spi2adc.v" 149 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1512488692353 ""}  } { { "ex15_top.v" "DATA\[5\]" { Text "H:/VERI/PART3/ex15/ex15_top.v" 19 -1 0 } } { "ex15_top.v" "Add0" { Text "H:/VERI/PART3/ex15/ex15_top.v" 57 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1512488692353 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "DATA\[4\] Add0 " "Net \"DATA\[4\]\", which fans out to \"Add0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ROM:OBJ3\|q\[4\] " "Net is fed by \"ROM:OBJ3\|q\[4\]\"" {  } { { "../../mylib/ROM.v" "q\[4\]" { Text "H:/VERI/mylib/ROM.v" 47 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1512488692354 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "spi2adc:SPI_ADC\|data_from_adc\[4\] " "Net is fed by \"spi2adc:SPI_ADC\|data_from_adc\[4\]\"" {  } { { "../../mylib/spi2adc.v" "data_from_adc\[4\]" { Text "H:/VERI/mylib/spi2adc.v" 149 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1512488692354 ""}  } { { "ex15_top.v" "DATA\[4\]" { Text "H:/VERI/PART3/ex15/ex15_top.v" 19 -1 0 } } { "ex15_top.v" "Add0" { Text "H:/VERI/PART3/ex15/ex15_top.v" 57 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1512488692354 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "DATA\[3\] Add0 " "Net \"DATA\[3\]\", which fans out to \"Add0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ROM:OBJ3\|q\[3\] " "Net is fed by \"ROM:OBJ3\|q\[3\]\"" {  } { { "../../mylib/ROM.v" "q\[3\]" { Text "H:/VERI/mylib/ROM.v" 47 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1512488692354 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "spi2adc:SPI_ADC\|data_from_adc\[3\] " "Net is fed by \"spi2adc:SPI_ADC\|data_from_adc\[3\]\"" {  } { { "../../mylib/spi2adc.v" "data_from_adc\[3\]" { Text "H:/VERI/mylib/spi2adc.v" 149 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1512488692354 ""}  } { { "ex15_top.v" "DATA\[3\]" { Text "H:/VERI/PART3/ex15/ex15_top.v" 19 -1 0 } } { "ex15_top.v" "Add0" { Text "H:/VERI/PART3/ex15/ex15_top.v" 57 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1512488692354 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "DATA\[2\] Add0 " "Net \"DATA\[2\]\", which fans out to \"Add0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ROM:OBJ3\|q\[2\] " "Net is fed by \"ROM:OBJ3\|q\[2\]\"" {  } { { "../../mylib/ROM.v" "q\[2\]" { Text "H:/VERI/mylib/ROM.v" 47 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1512488692354 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "spi2adc:SPI_ADC\|data_from_adc\[2\] " "Net is fed by \"spi2adc:SPI_ADC\|data_from_adc\[2\]\"" {  } { { "../../mylib/spi2adc.v" "data_from_adc\[2\]" { Text "H:/VERI/mylib/spi2adc.v" 149 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1512488692354 ""}  } { { "ex15_top.v" "DATA\[2\]" { Text "H:/VERI/PART3/ex15/ex15_top.v" 19 -1 0 } } { "ex15_top.v" "Add0" { Text "H:/VERI/PART3/ex15/ex15_top.v" 57 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1512488692354 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "DATA\[1\] Add0 " "Net \"DATA\[1\]\", which fans out to \"Add0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ROM:OBJ3\|q\[1\] " "Net is fed by \"ROM:OBJ3\|q\[1\]\"" {  } { { "../../mylib/ROM.v" "q\[1\]" { Text "H:/VERI/mylib/ROM.v" 47 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1512488692354 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "spi2adc:SPI_ADC\|data_from_adc\[1\] " "Net is fed by \"spi2adc:SPI_ADC\|data_from_adc\[1\]\"" {  } { { "../../mylib/spi2adc.v" "data_from_adc\[1\]" { Text "H:/VERI/mylib/spi2adc.v" 149 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1512488692354 ""}  } { { "ex15_top.v" "DATA\[1\]" { Text "H:/VERI/PART3/ex15/ex15_top.v" 19 -1 0 } } { "ex15_top.v" "Add0" { Text "H:/VERI/PART3/ex15/ex15_top.v" 57 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1512488692354 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "DATA\[0\] Add0 " "Net \"DATA\[0\]\", which fans out to \"Add0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ROM:OBJ3\|q\[0\] " "Net is fed by \"ROM:OBJ3\|q\[0\]\"" {  } { { "../../mylib/ROM.v" "q\[0\]" { Text "H:/VERI/mylib/ROM.v" 47 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1512488692355 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "spi2adc:SPI_ADC\|data_from_adc\[0\] " "Net is fed by \"spi2adc:SPI_ADC\|data_from_adc\[0\]\"" {  } { { "../../mylib/spi2adc.v" "data_from_adc\[0\]" { Text "H:/VERI/mylib/spi2adc.v" 149 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1512488692355 ""}  } { { "ex15_top.v" "DATA\[0\]" { Text "H:/VERI/PART3/ex15/ex15_top.v" 19 -1 0 } } { "ex15_top.v" "Add0" { Text "H:/VERI/PART3/ex15/ex15_top.v" 57 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1512488692355 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/VERI/PART3/ex15/output_files/ex15_top.map.smsg " "Generated suppressed messages file H:/VERI/PART3/ex15/output_files/ex15_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512488692404 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 30 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 30 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "858 " "Peak virtual memory: 858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512488692518 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 05 15:44:52 2017 " "Processing ended: Tue Dec 05 15:44:52 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512488692518 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512488692518 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512488692518 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512488692518 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 32 s 1  " "Quartus Prime Full Compilation was unsuccessful. 32 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512488693672 ""}
