% Encoding: UTF-8
@online{wang17,
  author={Wang, Chao and Lou, Wenqi and Gong, Lei and Jin, Lihui and Tan, Luchao and Hu, Yahui and Li, Xi and Zhou, Xuehai},
  title={{Reconfigurable Hardware Accelerators: Opportunities, Trends, and Challenges}},
  url="arXiv:1712.04771",
  year={2017},
  month={Dec}
}

@INPROCEEDINGS{shields00,
  author={J. Shields},
  booktitle={Proceedings VHDL International Users Forum Fall Workshop},
  title={{Modeling foreign architectures with VHPI}},
  year={2000},
  pages={100-107},
  doi={10.1109/VIUF.2000.890278},
  month={Oct}
}

@ARTICLE{teich12,
  author={J. Teich},
  journal={Proceedings of the IEEE},
  title={{Hardware/Software Codesign: The Past, the Present, and Predicting the Future}},
  year={2012},
  volume={100},
  number={Special Centennial Issue},
  pages={1411-1430},
  doi={10.1109/JPROC.2011.2182009},
  ISSN={0018-9219},
  month={May}
}

@INPROCEEDINGS{mawer17,
  author={J. Mawer and O. Palomar and C. Gorgovan and A. Nisbet and W. Toms and M. Luján},
  booktitle={2017 IEEE 25th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)},
  title={{The Potential of Dynamic Binary Modification and CPU-FPGA SoCs for Simulation}},
  year={2017},
  pages={144-151},
  doi={10.1109/FCCM.2017.36},
  month={Apr}
}

@online{ldso,
  author = {Michael Kerrisk},
  year = {2018},
  title = {{Linux Programmer's Manual LD.SO(8)}},
  url = {http://man7.org/linux/man-pages/man8/ld.so.8.html},
  month = {Apr},
}

@online{codeproject,
  author = {Anthony Shoumikhin},
  year = {2014},
  title = {{Redirecting functions in shared ELF libraries}},
  url = {https://www.apriorit.com/dev-blog/181-elf-hook},
  month = {Apr},
}

@phdthesis{Bruening04,
 author = {Bruening, Derek L.},
 title = {{Efficient, Transparent, and Comprehensive Runtime Code Manipulation}},
 year = {2004},
 publisher = {Massachusetts Institute of Technology},
 address = {Cambridge, MA, USA},
 url = {http://www.dynamorio.org/},
}

@Online{pin-web,
  author       = {Osnat Levi},
  title        = {{Pin - A Dynamic Binary Instrumentation Tool}},
  url          = {https://software.intel.com/en-us/articles/pin-a-dynamic-binary-instrumentation-tool},
  month        = {Jun},
  year         = {2012},
}

@article{gorgovan16,
 author = {Gorgovan, Cosmin and d'Antras, Amanieu and Luj\'{a}n, Mikel},
 title = {{MAMBO: A Low-Overhead Dynamic Binary Modification Tool for ARM}},
 journal = {ACM Trans. Archit. Code Optim.},
 issue_date = {April 2016},
 volume = {13},
 number = {1},
 month = apr,
 year = {2016},
 issn = {1544-3566},
 pages = {14:1--14:26},
 articleno = {14},
 numpages = {26},
 url = {http://doi.acm.org/10.1145/2896451},
 doi = {10.1145/2896451},
 acmid = {2896451},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Dynamic binary modification, indirect branch, software code cache},
}

@inproceedings{bellard05,
 author = {Bellard, Fabrice},
 title = {{QEMU, a Fast and Portable Dynamic Translator}},
 booktitle = {Proceedings of the Annual Conference on USENIX Annual Technical Conference},
 series = {ATEC '05},
 year = {2005},
 location = {Anaheim, CA},
 pages = {41--41},
 numpages = {1},
 url = {https://www.qemu.org/},
 acmid = {1247401},
 publisher = {USENIX Association},
 address = {Berkeley, CA, USA},
}

@Online{vunit,
  author       = {Asplund, Lars and Kraigher, Olof and {contributors}},
  title        = {{VUnit: a unit testing framework for VHDL/SystemVerilog}},
  url          = {http://vunit.github.io},
  month        = {Sep},
  year         = {2014},
}

@online{cosmin18,
  author = {Gorgovan, Cosmin and Callaghan, Guillermo and Luj\'{a}n, Mikel},
  year = {2018},
  title = {{Balancing Performance and Productivity for the Development of Dynamic Binary Instrumentation Tools: A Case Study for ARM Systems}},
  month = {Sep},
}

@INPROCEEDINGS{rowson94,
  author={J. A. Rowson},
  booktitle={31st Design Automation Conference},
  title={{Hardware/Software Co-Simulation}},
  year={1994},
  pages={439-440},
  doi={10.1109/DAC.1994.204143},
  ISSN={0738-100X},
  month={Jun}
}

@Inbook{nikhil08,
 author="Nikhil, Rishiyur S.",
 editor="Coussy, Philippe and Morawiec, Adam",
 title="Bluespec: A General-Purpose Approach to High-Level Synthesis Based on Parallel Atomic Transactions",
 bookTitle="High-Level Synthesis: From Algorithm to Digital Circuit",
 year="2008",
 publisher="Springer Netherlands",
 address="Dordrecht",
 pages="129--146",
 isbn="978-1-4020-8588-8",
 doi="10.1007/978-1-4020-8588-8_8",
 url="https://doi.org/10.1007/978-1-4020-8588-8_8"
}

@inproceedings{hazelwood2006dynamic,
  title={{A dynamic binary instrumentation engine for the ARM architecture}},
  author={Hazelwood, Kim and Klauser, Artur},
  booktitle={Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems},
  pages={261--270},
  year={2006},
  organization={ACM}
}

@article{merkel14,
 author = {Merkel, Dirk},
 title = {Docker: Lightweight Linux Containers for Consistent Development and Deployment},
 journal = {Linux J.},
 issue_date = {March 2014},
 volume = {2014},
 number = {239},
 month = mar,
 year = {2014},
 issn = {1075-3583},
 articleno = {2},
 url = {http://dl.acm.org/citation.cfm?id=2600239.2600241},
 publisher = {Belltown Media},
}

@Standard{wishboneb4,
  Title                    = {{Wishbone B4, WISHBONE System-on-Chip (SoC) Interconnection Architecture for Portable IP Cores}},
  Author                   = {{OpenCores Organization}},
  Year                     = {2010},
}

@online{cocotb,
  author = {Higgs, Chris and Hodgson, Stuart and contributors},
  year = {2013},
  month = {Jun},
  title = {{Coroutine Cosimulation TestBench (cocotb)}},
  url = {https://github.com/cocotb/cocotb},
}

@Online{osvvm,
  author       = {Lewis, Jim and {contributors}},
  title        = {{Open Source VHDL Verification Methodology (OSVVM)}},
  url          = {https://osvvm.org/},
  month        = {May},
  year         = {2013},
}

@online{uvvm,
  author = {Tallaksen, Espen and contributors},
  year = {2013},
  month = {Sep},
  title = {{Universal VHDL Verification Methodology (UVVM)}},
  url = {https://uvvm.org/},
}

@online{wilson14,
  author = {{Wilson Research Group}},
  year = {2015},
  month = {Jan},
  title = {{Functional Verification Study}},
  url = {https://blogs.mentor.com/verificationhorizons/blog/2015/01/21/prologue-the-2014-wilson-research-group-functional-verification-study/},
}

@online{wilson16,
  author = {{Wilson Research Group}},
  year = {2016},
  month = {Aug},
  title = {{Functional Verification Study}},
  url = {https://blogs.mentor.com/verificationhorizons/blog/2016/08/08/prologue-the-2016-wilson-research-group-functional-verification-study/},
}

@online{wilson18,
  author = {{Wilson Research Group}},
  year = {2018},
  month = {Nov},
  title = {{Functional Verification Study}},
  url = {https://blogs.mentor.com/verificationhorizons/blog/2018/11/14/prologue-the-2018-wilson-research-group-functional-verification-study/},
}

@online{wilson20,
  author = {{Wilson Research Group}},
  year = {2020},
  month = {Oct},
  title = {{Functional Verification Study}},
  url = {https://blogs.sw.siemens.com/verificationhorizons/2020/10/27/prologue-the-2020-wilson-research-group-functional-verification-study/},
}

@online{github-facts,
  author = {Asplund, Lars and Martinez-Corral, Unai},
  title = {{GitHub Facts About the HDL Industry}},
  year = {2020},
  url = {https://larsasplund.github.io/github-facts}
}

@ARTICLE{1364-1995,
  journal={IEEE Std 1364-1995},
  title={{IEEE Standard Hardware Description Language Based on the Verilog(R) Hardware Description Language}},
  year={1996},
  pages={1-688},
  doi={10.1109/IEEESTD.1996.81542}
}

@ARTICLE{1364-2001,
  journal={IEEE Std 1364-2001},
  title={{IEEE Standard Verilog Hardware Description Language}},
  year={2001},
  pages={1-792},
  doi={10.1109/IEEESTD.2001.93352}
}

@ARTICLE{1364-2005,
  journal={IEEE Std 1364-2005 (Revision of IEEE Std 1364-2001)},
  title={{IEEE Standard for Verilog Hardware Description Language}},
  year={2006},
  pages={1-590},
  doi={10.1109/IEEESTD.2006.99495}
}

@ARTICLE{1800-2005,
  journal={IEEE Std 1800-2005},
  title={{IEEE Standard for SystemVerilog: Unified Hardware Design, Specification and Verification Language}},
  year={2005},
  pages={1-648},
  doi={10.1109/IEEESTD.2005.97972}
}

@ARTICLE{1800-2009,
  journal={IEEE Std 1800-2009 (Revision of IEEE Std1800-2005) - Redline},
  title={{IEEE Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification Language - Redline}},
  year={2009},
  pages={1-1346},
}

@ARTICLE{1800-2012,
  journal={IEEE Std 1800-2012 (Revision of IEEE Std 1800-2009)},
  title={{IEEE Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification Language}},
  year={2013},
  pages={1-1315},
  doi={10.1109/IEEESTD.2013.6469140}
}

@ARTICLE{1800-2017,
  journal={IEEE Std 1800-2017 (Revision of IEEE Std 1800-2012)},
  title={{IEEE Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification Language}},
  year={2018},
  pages={1-1315},
  doi={10.1109/IEEESTD.2018.8299595}
}

@ARTICLE{1076-1987,
  journal={IEEE Std 1076-1987},
  title={{IEEE Standard VHDL Language Reference Manual}},
  year={1988},
  pages={1-218},
  abstract={Superseded by 1076-2002. IEEE standard VHDL language reference manual.},
  keywords={circuit CAD;context-free languages;integrated circuit testing;specification languages;standards;VLSI;very high scale integrated circuits;IEEE standard;VHSIC Hardware Description Language;VHDL;formal notation;electronic systems;development;verification;synthesis;testing;hardware designs;maintenance;modification;procurement;context-free syntax;semantic requirements;narrative rules;Backus-Naur Form;Design automation;Formal languages;Integrated circuit testing;Specification languages;Standards;Very-large-scale integration;Author: IEEE},
  doi={10.1109/IEEESTD.1988.122645},
  month={March},
  url={https://ieeexplore.ieee.org/document/26487}
}

@ARTICLE{1076-1993,
  journal={ANSI/IEEE Std 1076-1993},
  title={{IEEE Standard VHDL Language Reference Manual}},
  year={1994},
  pages={1-288},
  abstract={Aiding in the comprehension and use of IEEE VHDL, this unique product offers a comprehensive & reliable tutorial on VHDL - not available anywhere else. An enhancement to IEEE Std 1076-1993, the interactive tutorial is organized into four modules designed to incrementally add to the user's understanding of VHDL and it's applications. This hands-on tutorial shows clear links between the many levels and layers of VHDL and provides actual examples of VHDL implementation, making it an indispensible tool for VHDL product development and users.},
  keywords={IEEE Standards;Hardware;Design automation;Europe;North America;token ring;access method;data transmission;token ring networks;unshielded twisted pair cable;VHDL;Hardware design;Electronic systems;Computer languages},
  doi={10.1109/IEEESTD.1994.121433},
  month={June},
  url={https://ieeexplore.ieee.org/document/392561}
}

@ARTICLE{1076-2000,
  journal={IEEE Std 1076-2000},
  title={{IEEE Standard VHDL Language Reference Manual}},
  year={2000},
  pages={1-300},
  abstract={VHSIC Hardware Description Language (VHDL) is defined. VHDL is a formal notationintended for use in all phases of the creation of electronic systems. Because it is both machine read-able and human readable, it supports the development, verification, synthesis, and testing of hard-ware designs; the communication of hardware design data; and the maintenance, modification, andprocurement of hardware. Its primary audiences are the implementors of tools supporting the lan-guage and the advanced users of the language.},
  keywords={computer languages, electronic systems, hardware, hardware design, VHDL;IEEE Standards;Hardware;Consumer electronics;Patents;Very high speed integrated circuits;Hardware design languages;IEEE Std 1076;2000 Edition.pdf},
  doi={10.1109/IEEESTD.2000.92297},
  month={Dec},
  url={https://ieeexplore.ieee.org/document/893288}
}

@ARTICLE{1076-2002,
  journal={IEEE Std 1076-2002 (Revision of IEEE Std 1076, 2002 Edn)},
  title={{IEEE Standard VHDL Language Reference Manual}},
  year={2002},
  pages={1-308},
  abstract={Replaced by 61691-1-1 Dual-logo document. Revision of the IEEE Std 1076, 2000 Edition Abstract: VHSIC Hardware Description Language (VHDL) is defined. VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. Its primary audiences are the implementors of tools supporting the language and the advanced users of the language.},
  keywords={IEEE Standards;Hardware;Patents;Maintenance engineering;Design automation;Very high speed integrated circuits;computer languages;electronic systems;hardware;hardware design;VHDL},
  doi={10.1109/IEEESTD.2002.93614},
  month={May},
  url={https://ieeexplore.ieee.org/document/1003477}
}

@ARTICLE{1076-2008,
  journal={IEEE Std 1076-2008 (Revision of IEEE Std 1076-2002)},
  title={{IEEE Standard VHDL Language Reference Manual}},
  year={2009},
  pages={1-640},
  abstract={VHSIC hardware description language (VHDL) is defined. VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. Its primary audiences are the implementors of tools supporting the language and the advanced users of the language.},
  keywords={hardware description languages;IEEE standard;VHDL language reference manual;VHSIC hardware description language;formal notation;electronic systems;IEEE Standards;Hardware design languages;Computer languages;1076-2008;computer languages;electronic systems;hardware;hardware design;VHDL},
  doi={10.1109/IEEESTD.2009.4772740},
  month={Jan},
  url={https://ieeexplore.ieee.org/document/4772740}
}

@ARTICLE{1076-2019,
  journal={IEEE Std 1076-2019},
  title={{IEEE Standard for VHDL Language Reference Manual}},
  year={2019},
  pages={1-673},
  abstract={VHSIC Hardware Description Language (VHDL) is defined. VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. Its primary audiences are the implementors of tools supporting the language and the advanced users of the language. (This standard incorporates open source. See https://opensource.ieee.org/vasg/Packages)},
  keywords={IEEE Standards;VHDL;Hardware design languages;Computer languages;computer languages;electronic systems;hardware;hardware design;IEEE 1076(TM);VHDL},
  doi={10.1109/IEEESTD.2019.8938196},
  month={Dec},
  url={https://ieeexplore.ieee.org/document/8938196}
}

@ARTICLE{1076.1-1999,
  journal={IEEE Std 1076.1-1999},
  title={{IEEE Standard VHDL Analog and Mixed-Signal Extensions}},
  year={1999},
  pages={1-314},
  doi={10.1109/IEEESTD.1999.90578}
}

@ARTICLE{1076.1-2007,
  journal={IEEE Std 1076.1-2007 (Revision of IEEE Std 1076.1-1999)},
  title={{IEEE Standard VHDL Analog and Mixed-Signal Extensions}},
  year={2007},
  pages={1-348},
  doi={10.1109/IEEESTD.2007.4384309}
}

@ARTICLE{1076.1-2017,
  journal={IEEE Std 1076.1-2017 (Revision of IEEE Std 1076.1-2007)},
  title={{IEEE Standard VHDL Analog and Mixed-Signal Extensions}},
  year={2018},
  pages={1-672},
  doi={10.1109/IEEESTD.2018.8267464},
  url={https://ieeexplore.ieee.org/document/8267464}
 }

@online{vhdl2019_usersland,
  author={Lewis, Jim},
  title={{VHDL-2019: The User's Standard}},
  year={2020},
  month={May},
  url={https://www.linkedin.com/pulse/vhdl-2019-users-standard-jim-lewis}
}

@online{gcc,
  author = {Stallman, Richard and contributors},
  year = {1987},
  title = {{GCC, the GNU Compiler Collection}},
  url = {http://gcc.gnu.org/},
  month = {May},
}

@online{gdb,
  author = {Stallman, Richard and {GNU Project}},
  year = {1986},
  title = {{GDB: The GNU Project Debugger}},
  url = {https://www.gnu.org/software/gdb/},
}

@online{verilator,
  author = {Snyder, Wilson and contributors},
  title = {{Verilator, FOSS tool which converts Verilog to a cycle-accurate behavioral model in C++ or SystemC}},
  url = {https://www.veripool.org/wiki/verilator},
  year = {2003},
}

@online{llvm,
  author = {Adve, Vikram and Lattner, Chris and {LLVM Developer Group}},
  title = {{LLVM Project, a collection of modular and reusable compiler and toolchain technologies}},
  url = {https://www.llvm.org/},
  year = {2003},
}

@online{gh:nvc,
  author = {Gasson, Nick and {contributors}},
  title = {{NVC, is a VHDL compiler and simulator aiming for IEEE 1076-2002 compliance}},
  url = {https://github.com/nickg/nvc},
  year = {2011},
}

@online{xsi,
  author = {Xilinx},
  title = {{UG900 (v2018.3) Vivado Design Suite User Guide, Logic Simulation}},
  url = {https://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug900-vivado-logic-simulation.pdf},
  year = {2018},
}

@online{xyce-gei,
  title = {Coupled Simulation with the Xyce General External Interface},
  author = {V. Russo, Thomas and Hoope, Russell},
  doi = {10.2172/1488489},
  place = {United States},
  year = {2018},
  month = {12},
  url = {https://www.osti.gov/biblio/1488489}
}

@article{xyce-mixed,
  title = {Application Note: Mixed Signal Simulation with Xyce},
  author = {Sholander, Peter E. and Schiek, Richard},
  doi = {10.2172/1483152},
  place = {United States},
  year = {2018},
  month = {11},
  url = {https://www.osti.gov/biblio/1483152}
}

@online{xyce-cocotb,
  title = {Digital/Analog Cosimulation using CocoTB and Xyce},
  author = {Smith, Andrew Michael and Mayo, Jackson and Armstrong, Robert C. and Schiek, Richard and Sholander, Peter E. and Mei, Ting},
  doi = {10.2172/1488489},
  place = {United States},
  year = {2018},
  month = {12},
  url = {https://www.osti.gov/biblio/1488489}
}

@InProceedings{yosys,
  author = {Clifford, Wolf and Glaser, Johann},
  title = {{A Free Verilog Synthesis Suite}},
  booktitle = {Proceedings of Austrochip 2013},

}

@online{docker,
  author = {Hykes, Solomon and {Docker, Inc.} and {contributors}},
  year = {2013},
  title = {Docker},
  url = {https://www.docker.com}
}

@online{opencontainers,
  author = {{Linux Foundation}},
  year = {2005},
  title = {Open Container Initiative (OCI)},
  url = {https://opencontainers.org/}
}

@online{qemu,
  author = {Bellard, Fabrice and {contributors}},
  year = {2005},
  title = {QEMU, the FAST! processor emulator},
  url = {https://www.qemu.org/}
}

@online{docker-official-images,
  author = {{Docker contributors}},
  year = {2015},
  title = {docker-library/official-images: Architectures other than amd64?},
  url = {https://github.com/docker-library/official-images#architectures-other-than-amd64}
}

@online{gha,
  author = {{GitHub}},
  year = {2019},
  title = {GitHub Actions},
  url = {https://github.com/features/actions}
}

@online{travis-ci,
  author = {{Travis CI, GmbH}},
  year = {2011},
  title = {Travis CI},
  url = {https://travis-ci.org/}
}

@online{rottenkolber15,
  author = {Rottenkolber, Max},
  year = {2015},
  title = {Building VM Images from Docker Containers},
  url = {https://mr.gy/blog/build-vm-image-with-docker.html}
}

@online{golfayi,
  author = {{golfayi}},
  year = {2018},
  title = {Convert qcow2 image to docker image},
  url = {https://github.com/golfayi/Convert-qcow2-image-to-docker-image}
}

@online{katacontainers,
  author = {{OpenStack Foundation}},
  year = {2017},
  title = {Kata Containers, open source container runtime, building lightweight virtual machines that seamlessly plug into the containers ecosystem},
  url = {https://katacontainers.io}
}

@online{taylor16,
  author = {Taylor, Louis},
  year = {2016},
  title = {Raspbian on Travis CI},
  url = {http://blog.kragniz.eu/raspbian-on-travis-ci/}
}

@Online{rouault16,
  author = {Rouault, Even},
  title  = {Running FreeBSD in Travis-CI},
  url    = {http://erouault.blogspot.com/2016/09/running-freebsd-in-travis-ci.html},
  year   = {2016},
}

@online{voipio17,
  author = {Voipio, Riku},
  year = {2017},
  title = {Linux-User Support in QEMU},
  url = {https://www.youtube.com/watch?v=4MaGnMGPIq0}
}

@online{dbhi-docker,
  author = {Martinez-Corral, Unai},
  year = {2018},
  title = {dbhi/docker, containerized open and free development tools for Dynamic Binary Hardware Injection (DBHI)},
  url = {https://github.com/dbhi/docker}
}

@online{kernelnewbies,
  author = {{KernelNewbies contributors}},
  year = {2016},
  title = {KernelNewbies: Linux_4.8},
  url = {https://kernelnewbies.org/Linux_4.8?highlight=%28binfmt%29}
}

@online{corbet16,
  author = {Corbet, Jonathan},
  year = {2016},
  title = {Architecture emulation containers with binfmt_misc},
  url = {https://lwn.net/Articles/679308/}
}

@online{bottomley16,
  author = {Bottomley, James},
  year = {2016},
  title = {binfmt_misc: add persistent opened binary handler for containers},
  url = {https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/commit/?id=948b701a607f123df92ed29084413e5dd8cda2ed}
}

@online{aruga19,
  author = {Aruga, Jun},
  year = {2019},
  title = {Let's add Fedora multiarch containers to your CI},
  url = {https://github.com/junaruga/fedora-workshop-multiarch/blob/master/slides/Lets-add-Fedora-multiarch-to-CI.pdf}
}

@online{pradipta17,
  author = {Kumar, Pradipta},
  year = {2017},
  title = {Travis with Docker and QEMU for multi-architecture CI workflow},
  url = {https://developer.ibm.com/linuxonpower/2017/07/28/travis-multi-architecture-ci-workflow/}
}

@online{angelatos15,
  author = {Angelatos, Petros},
  year = {2015},
  title = {Building ARM containers on any x86 machine, even DockerHub},
  url = {https://www.balena.io/blog/building-arm-containers-on-any-x86-machine-even-dockerhub/}
}

@Article{luk05,
  author     = {Luk, Chi-Keung and Cohn, Robert and Muth, Robert and Patil, Harish and Klauser, Artur and Lowney, Geoff and Wallace, Steven and Reddi, Vijay Janapa and Hazelwood, Kim},
  title      = {{Pin: Building Customized Program Analysis Tools with Dynamic Instrumentation}},
  doi        = {10.1145/1064978.1065034},
  issn       = {0362-1340},
  number     = {6},
  pages      = {190--200},
  url        = {http://doi.acm.org/10.1145/1064978.1065034},
  volume     = {40},
  acmid      = {1065034},
  address    = {New York, NY, USA},
  issue_date = {June 2005},
  journal    = {SIGPLAN Not.},
  month      = jun,
  numpages   = {11},
  publisher  = {ACM},
  year       = {2005},
}

@online{gh:mambo-vm,
  author = {Gorgovan, Cosmin},
  year = {2018},
  title = {{Scripts to build an AArch64 QEMU virtual machine image for evaluating MAMBO}},
  url = {https://github.com/beehive-lab/mambo-vm},
  month = {Jan},
}

@Online{gh:wavedrom,
  author       = {Chapyzhenka, Aliaksei and {contributors}},
  title        = {{Wavedrom, digital timing diagram rendering engine}},
  url          = {https://github.com/wavedrom/wavedrom},
  year         = {2014},
}

@Online{gh:dwfv,
  author       = {Surply, Pierre and Oster, Jay},
  title        = {{DWFV, a simple digital waveform viewer with vi-like key bindings}},
  url          = {https://github.com/psurply/dwfv},
  year         = {2019},
}

@Online{gh:gtkwave,
  author       = {Bybell, Tony and {contributors}},
  title        = {{GTKWave: a is a fully featured GTK+ based wave viewer for Unix, Win32, and Mac OSX}},
  url          = {https://github.com/gtkwave/gtkwave},
  year         = {1998},
}

@Online{sigrok,
  author = {Hermann, Uwe and Vermeulen, Bert and {contributors}},
  title  = {{sigrok: portable, cross-platform, Free/Libre/Open-Source signal analysis software suite}},
  url    = {https://sigrok.org/},
  year   = {2011},
}

@Online{pulseview,
  author = {Holdsworth, Joel and Hermann, Uwe and Apel, Soeren and {contributors}},
  title  = {{PulseView: a Qt based logic analyzer, oscilloscope and MSO GUI for sigrok}},
  url    = {https://sigrok.org/wiki/PulseView},
  year   = {2012},
}

@Online{gh:ghdl,
  author       = {Gingold, Tristan and {contributors}},
  title        = {{GHDL: open-source analyzer, compiler, simulator and (experimental) synthesizer for VHDL}},
  url          = {https://github.com/ghdl/ghdl},
  month        = {Sep},
  year         = {2003},
}

@Online{gh:ghdl-cosim,
  title        = {{Co-simulation with GHDL}},
  url          = {https://github.com/ghdl/ghdl-cosim},
  month        = {Apr},
  year         = {2020},
}

@Online{gh:ghdl-yosys-plugin,
  title        = {{ghdl-yosys-plugin: VHDL synthesis (based on ghdl and yosys)}},
  url          = {https://github.com/ghdl/ghdl-yosys-plugin},
  year         = {2017},
}

@online{gh:ghdl-systemc,
  author = {Gingold, Tristan},
  year = {2015},
  title = {{GHDL: demo of mixed VHDL and SystemC simulation}},
  url = {https://github.com/ghdl/ghdl-systemc-fosdem16},
}

@online{vunit-vcl,
  author = {Asplund, Lars and Kraigher, Olof},
  year = {2018},
  title = {{VUnit Verification Component Library}},
  url = {https://vunit.github.io/verification_components/user_guide.html\#vc-library},
}

@online{gh:rust_hdl,
  author = {Kraigher, Olof and {contributors}},
  year = {2018},
  title = {{rust\_hdl, a collection of HDL related tools}},
  url = {https://github.com/kraigher/rust_hdl},
}

@online{vunit-cosim,
  author = {Martinez-Corral, Unai},
  year = {2020},
  title = {{VUnit/cosim: interfacing VHDL and foreign languages with VUnit}},
  url = {https://vunit.github.io/cosim},
  month = {Feb},
}

@online{gh:pyVHDLParser,
  author = {Lehmann, Patrick},
  year = {2017},
  title = {{pyVHDLParser, a token-stream based parser for VHDL-2008}},
  url = {https://github.com/Paebbels/pyVHDLParser},
}

@online{gh:sphinxcontrib-vhdldomain,
  author = {Lehmann, Patrick},
  year = {2017},
  title = {{An Sphinx language domain for VHDL}},
  url = {https://github.com/Paebbels/sphinxcontrib-vhdldomain},
}

@online{sphinx,
  author = {Brandl, Georg and KOMIYA, Takeshi and {contributors}},
  year = {2007},
  title = {{Sphinx, Python Documentation Generator}},
  url = {https://www.sphinx-doc.org},
}

@online{gh:vertigo,
  author = {Le Lann, Jean-Christophe},
  year = {2019},
  title = {{vertigo, VHDL'93 VHDL parser handwritten in Ruby}},
  url = {https://github.com/JC-LL/vertigo},
}

@online{verible,
  author = {Fang, David and Zeller, Henner and {contributors}},
  year = {2019},
  title = {{Verible, a suite of SystemVerilog developer tools, including a parser, style-linter, and formatter}},
  url = {https://google.github.io/verible},
}

@online{surelog,
  author = {Dargelas, Alain and Zeller, Henner and {contributors}},
  year = {2019},
  title = {{Surelog, SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler}},
  url = {https://github.com/alainmarcel/Surelog/},
}

@inproceedings{dargelas20,
  title = {{Universal Hardware Data Model}},
  author = {Dargelas, Alain and Zeller, Henner},
  booktitle = {Workshop on Open-Source EDA Technology 2020 (WOSET)},
  year = {2020},
  month = {10},
  url = {https://woset-workshop.github.io/PDFs/2020/a10.pdf}
}

@online{gh:spinal,
  author = {Papon, Charles},
  year = {2015},
  title = {{SpinalHDL: A high level hardware description language}},
  url = {https://github.com/SpinalHDL},
  month = {Jan},
}

@inproceedings{schuiki20,
author = {Schuiki, Fabian and Kurth, Andreas and Grosser, Tobias and Benini, Luca},
title = {{LLHD: A Multi-Level Intermediate Representation for Hardware Description Languages}},
year = {2020},
isbn = {9781450376136},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
url = {https://doi.org/10.1145/3385412.3386024},
doi = {10.1145/3385412.3386024},
abstract = {Modern Hardware Description Languages (HDLs) such as SystemVerilog or VHDL are, due to their sheer complexity, insufficient to transport designs through modern circuit design flows. Instead, each design automation tool lowers HDLs to its own Intermediate Representation (IR). These tools are monolithic and mostly proprietary, disagree in their implementation of HDLs, and while many redundant IRs exists, no IR today can be used through the entire circuit design flow. To solve this problem, we propose the LLHD multi-level IR. LLHD is designed as simple, unambiguous reference description of a digital circuit, yet fully captures existing HDLs. We show this with our reference compiler on designs as complex as full CPU cores. LLHD comes with lowering passes to a hardware-near structural IR, which readily integrates with existing tools. LLHD establishes the basis for innovation in HDLs and tools without redundant compilers or disjoint IRs. For instance, we implement an LLHD simulator that runs up to 2.4\texttimes{} faster than commercial simulators but produces equivalent, cycle-accurate results. An initial vertically-integrated research prototype is capable of representing all levels of the IR, implements lowering from the behavioural to the structural IR, and covers a sufficient subset of SystemVerilog to support a full CPU design.},
booktitle = {Proceedings of the 41st ACM SIGPLAN Conference on Programming Language Design and Implementation},
pages = {258–271},
numpages = {14},
keywords = {hardware description languages, intermediate representations, transformation passes},
location = {London, UK},
series = {PLDI 2020}
}


@online{gh:vexriscv,
  author = {Papon, Charles},
  title = {{VexRiscv: a FPGA friendly 32 bit RISC-V CPU implementation}},
  url = {https://github.com/SpinalHDL/VexRiscv},
}

@online{gh:vexriscvsocsoftware,
  author = {Papon, Charles},
  title = {{VexRiscv SoC software}},
  url = {https://github.com/SpinalHDL/VexRiscvSocSoftware},
}

@online{gh:saxonsoc,
  author = {Papon, Charles},
  title = {{SoC based on VexRiscv and ICE40 UP5K}},
  url = {https://github.com/SpinalHDL/SaxonSoc},
}

@online{symbolator,
  author = {Thibedeau, Kevin},
  title = {{Symbolator, a component diagramming tool for VHDL and Verilog}},
  url = {https://kevinpt.github.io/symbolator},
}

@online{riscvcontest2018,
  title = {RISC-V SoftCPU Contest 2018},
  url = {https://riscv.org/announcements/2018/10/risc-v-contest/},
  year = 2018,
  month = Oct
}

@online{fss,
  author = {Dassatti, Alberto and Convers, Anthony and Rigamonti, Roberto and Ruppen, Xavier},
  title = {{FSS - Full System Simulation}},
  url = {https://gitlab.com/reds-public/fss},
  year = {2018},
}

@online{vivadohls,
  author = {Xilinx},
  year = {2018},
  title = {{Vivado High-Level Synthesis}},
  url = {https://www.xilinx.com/products/design-tools/vivado/integration/esl-design.html},
}

@online{xilinx-vitis,
  author = {Xilinx},
  year = {2020},
  title = {{Vitis: unified software platform}},
  url = {https://www.xilinx.com/products/design-tools/vitis.html},
}

@Article{bala99,
  author = {Bala, Vasanth and Duesterwald, Evelyn and Banerjia, Sanjeev},
  title  = {Transparent dynamic optimization: The design and implementation of Dynamo},
  year   = {1999},
}

@online{grpc,
  author = {The gRPC Authors},
  year = {2014},
  title = {gRPC: a high performance, open-source universal Remote Procedure Call (RPC) framework},
  url = {https://grpc.io},
  month = nov,
}

@InProceedings{iordanou19,
  author    = {K. {Iordanou} and O. {Palomar} and J. {Mawer} and C. {Gorgovan} and A. {Nisbet} and M. {Luján}},
  booktitle = {IEEE 27th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)},
  title     = {{SimAcc: A Configurable Cycle-Accurate Simulator for Customized Accelerators on CPU-FPGAs SoCs}},
  doi       = {10.1109/FCCM.2019.00031},
  pages     = {163-171},
  month     = {April},
  year      = {2019},
}

@TechReport{scala,
  author = {Martin Odersky},
  title = {An {O}verview of the {S}cala {P}rogramming {L}anguage},
  institution = {EPFL},
  address = {Lausanne, Switzerland},
  year = 2004,
  number = {IC/2004/64}
}

@online{gh:b-lang,
  author = {Brian Foley},
  year = {2020},
  title = {{Bluespec Compiler (BSC)}},
  url = {https://github.com/B-Lang-org/bsc},
  month = {Feb},
}

@online{amba-spec,
  author = {{ARM Limited}},
  title = {{AMBA Specification (Rev. 4)}},
  url = {https://www.arm.com/products/silicon-ip-system/embedded-system-design/amba-specifications},
  year = 2010,
}

@online{arm-dsm,
  author = {{ARM Limited}},
  title = {{ARM Design Simulation Model User Guide}},
  url = {http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.dui0302d/index.html},
  year = 2005,
}

@online{chisel,
  title = {{Chisel/FIRRTL: Hardware Compiler Framework}},
  url = {https://www.chisel-lang.org/},
}

@online{myhdl,
  title = {{MyHDL: From Python to Silicon!}},
  url = {http://www.myhdl.org/},
}

@online{migen,
  title = {Migen: a Python-based tool that automates further the VLSI design process},
  url = {https://m-labs.hk/gateware/migen/},
}

@online{clash,
  author = {QBayLogic},
  title = {Clash: a modern, functional, hardware description language},
  url = {https://clash-lang.org},
}

@online{gh:silice,
  author = {Sylvain Lefebvre},
  title = {{Silice, a language for hardcoding Algorithms into FPGA hardware}},
  url = {https://github.com/sylefeb/Silice},
}

@Online{gh:cocotb,
  title        = {Coroutine Co-simulation Test Bench},
  url          = {https://github.com/cocotb/cocotb},
  month        = {Jun},
  year         = {2013},
}

@online{pinea64,
  title = {{PINE A64 Single Board Computer}},
  url = {https://www.pine64.org/devices/single-board-computers/pine-a64-lts/},
}

@online{pynq,
  title = {{PYNQ: Python productivity on ZYNQ}},
  url = {http://www.pynq.io/board.html},
}

@inproceedings{vm-hdl,
author = {Cho, Shenghsun and Patel, Mrunal and Chen, Han and Ferdman, Michael and Milder, Peter},
title = {{A Full-System VM-HDL Co-Simulation Framework for Servers with PCIe-Connected FPGAs}},
year = {2018},
isbn = {9781450356145},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
url = {https://compas.cs.stonybrook.edu/projects/fpgacloud/vm-hdl-cosim/},
doi = {10.1145/3174243.3174269},
booktitle = {Proceedings of the 2018 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays},
pages = {87–96},
numpages = {10},
location = {Monterey, CALIFORNIA, USA},
series = {FPGA ’18}
}

@online{zynq,
  title = {{Zynq-7000 SoC}},
  url = {https://www.xilinx.com/products/silicon-devices/soc/zynq-7000.html},
}

@online{mpsoc,
  title = {{Zynq UltraScale+ MPSoC}},
  url = {https://www.xilinx.com/products/silicon-devices/soc/zynq-ultrascale-mpsoc.html},
}

@Online{stratix10,
  title        = {{Intel Stratix 10 SX SoC FPGAs}},
  url          = {https://www.intel.com/content/www/us/en/products/programmable/soc/stratix-10.html},
}

@Online{arria10,
  title        = {{Intel Arria 10 SoC FPGAs}},
  url          = {https://www.intel.com/content/www/us/en/products/programmable/soc/arria-10.html},
}

@Online{rapidwright-web,
  author       = {Xilinx Research Labs},
  title        = {{RapidWright: An open source platform from Xilinx Research Labs with a gateway to backend tools in Vivado}},
  url          = {http://www.rapidwright.io},
}

@InProceedings{rapidwright,
  author    = {C. {Lavin} and A. {Kaviani}},
  booktitle = {IEEE 26th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)},
  title     = {{RapidWright: Enabling Custom Crafted Implementations for FPGAs}},
  doi       = {10.1109/FCCM.2018.00030},
  pages     = {133-140},
  issn      = {2576-2621},
  month     = {April},
  year      = {2018},
}

@Online{openroad-web,
  title        = {{OpenROAD}},
  url          = {https://theopenroadproject.org/},
}

@InProceedings{openroad,
  author    = {Tutu Ajayi and D. Blaauw and T.-B. Chan and CK Cheng and Vidya A. Chhabria and Daniel K. Choo and Matteo Coltella and Ronald Dreslinski and Mateus Fogaça and Seyedpedram Hashemi and Abeba Ibrahim and Andrew B. Kahng and Meesun Kim and Jie Li and Zhengli Liang and Uday Mallappa and Peter Penzes and Geraldo Pradipta and S. Reda and Austin Rovinski and Kambiz Samadi and Sachin S. Sapatnekar and L. Saul and Carl Sechen and Vegi Srinivas and Wendy Swartz and Delyse Sylvester and Danny Urquhart and Ling-song Wang and Maverick Woo and B. Xu},
  booktitle = {Proc. Government Microcircuit Applications and Critical Technology Conference (GOMACTech)},
  title     = {{OpenROAD: Toward a Self-Driving, Open-Source Digital Layout Implementation Tool Chain}},
  year      = {2019},
}

@INPROCEEDINGS{kulanov18,
  author={V. {Kulanov} and A. {Perepelitsyn} and I. {Zarizenko}},
  title={{Method of development and deployment of reconfigurable FPGA-based projects in cloud infrastructure}},
  booktitle={2018 IEEE 9th International Conference on Dependable Systems, Services and Technologies (DESSERT)},
  year={2018},
  pages={103-106}
}

@Online{gh:ghdl-cross.mk,
  author       = {Strubel, Martin},
  title        = {{Makefiles to build a cross compiling GHDL (gcc ortho)}},
  url          = {https://github.com/hackfin/ghdl-cross.mk},
  month        = {Sep},
  year         = {2018},
}

@Online{gh:JSON-for-VHDL,
  author       = {Lehmann, Patrick},
  title        = {{A JSON library implemented in VHDL}},
  url          = {https://github.com/Paebbels/JSON-for-VHDL},
  month        = {Aug},
  year         = {2015},
}

@Online{gh:cascade,
  author       = {VMware Research},
  title        = {{Cascade: A Just-In-Time Compiler for Verilog}},
  url          = {https://github.com/vmware/cascade},
  month        = {Sep},
  year         = {2018},
}

@inproceedings{cascade,
  author = {Schkufza, Eric and Wei, Michael and Rossbach, Christopher J.},
  title = {Just-In-Time Compilation for Verilog: A New Technique for Improving the FPGA Programming Experience},
  booktitle = {Proceedings of the Twenty-Fourth International Conference on Architectural Support for Programming Languages and Operating Systems},
  year = {2019},
  isbn = {9781450362405},
  publisher = {Association for Computing Machinery},
  address = {New York, NY, USA},
  url = {https://doi.org/10.1145/3297858.3304010},
  doi = {10.1145/3297858.3304010},
  pages = {271–286},
  numpages = {16},
  keywords = {cascade, jit, fpga, verilog, just-in-time, compiler},
  location = {Providence, RI, USA},
  series = {ASPLOS ’19}
}

@Online{fomu,
  title        = {{An FPGA in your USB port!}},
  url          = {https://tomu.im/fomu.html},
}

@Online{sifive-core-designer,
  title        = {{SiFive Core Designer}},
  url          = {https://www.sifive.com/core-designer},
}

@Online{pulp,
  title        = {{PULP Platform}},
  url          = {https://www.pulp-platform.org/},
}

@Online{opentitan,
  title        = {{opentitan}},
  url          = {https://opentitan.org/},
}

@Online{lowrisc,
  title        = {{lowrisc}},
  url          = {https://www.lowrisc.org/},
}

@Book{datta95,
  Title                    = {Numerical Linear Algebra and Applications},
  Author                   = {Datta, Biswa Nath},
  Publisher                = {Brooks/Cole Pub.},
  Year                     = {1995},

  ISBN                     = {9780534174668}
}

@Book{demmel97,
  Title                    = {Applied Numerical Linear Algebra},
  Author                   = {Demmel, James W.},
  Publisher                = {Society for Industrial and Applied Mathematics},
  Year                     = {1997},

  Doi                      = {10.1137/1.9781611971446},
  Url                      = {http://epubs.siam.org/doi/abs/10.1137/1.9781611971446}
}

@Article{kovanic79,
  Title                    = {On the pseudoinverse of a sum of symmetric matrices with applications to estimation},
  Author                   = {Kovanic, Pavel},
  Journal                  = {Kybernetika},
  Year                     = {1979},
  Number                   = {5},
  Pages                    = {341-348},
  Volume                   = {15},

  Publisher                = {Institute of Information Theory and Automation AS CR},
  Url                      = {http://eudml.org/doc/28097}
}

@MastersThesis{martinezcorral15,
  author = {Martinez-Corral, Unai and Basterretxea{, Dir.}, Koldo},
  title  = {{Scalable parallel fixed-point processor for hardware acceleration of the singular value decomposition (SVD) of large matrices}},
  month  = {June},
  school = {Master and Doctoral School (UPV/EHU)},
  year   = {2015},
}

@Article{vanschaik15,
  author  = {André van Schaik and Jonathan Tapson},
  title   = {{Online and adaptive pseudoinverse solutions for ELM weights}},
  doi     = {10.1016/j.neucom.2014.01.071},
  issn    = {0925-2312},
  pages   = {233 - 238},
  url     = {http://www.sciencedirect.com/science/article/pii/S0925231214011485},
  volume  = {149, Part A},
  journal = {Neurocomputing},
  year    = {2015},
}

@Book{encymath-gram,
  title     = {Encyclopedia of Mathematics},
  editor    = {Hazewinkel, Michiel},
  publisher = {Springer},
  year      = {2001},
}

@book{parr13,
  abstract = {Programmers run into parsing problems all the time. Whether it's a data format like JSON, a network protocol like SMTP, a server configuration file for Apache, a PostScript/PDF file, or a simple spreadsheet macro language---ANTLR v4 and this book will demystify the process. ANTLR v4 has been rewritten from scratch to make it easier than ever to build parsers and the language applications built on top. This completely rewritten new edition of the bestselling Definitive ANTLR Reference shows you how to take advantage of these new features.},
  added-at = {2017-07-11T18:56:37.000+0200},
  address = {Raleigh, NC},
  author = {Parr, Terence},
  biburl = {https://www.bibsonomy.org/bibtex/20354054f6d250f56a79fd708c54cf5b6/flint63},
  description = {1. Auflage 2007},
  edition = 2,
  file = {eBook:2013/Parr13.pdf:PDF;Pragmatic Bookshelf Product page:https\://pragprog.com/book/tpantlr2/the-definitive-antlr-4-reference:URL;Amazon Search inside:http\://www.amazon.de/gp/reader/1934356999/:URL;Related Web Site:http\://www.antlr.org/:URL},
  groups = {public},
  interhash = {d00798f134910fec8b9d1df7a0729849},
  intrahash = {0354054f6d250f56a79fd708c54cf5b6},
  isbn = {978-1-93435-699-9},
  keywords = {01841 101 book shelf software development java compiler tool},
  publisher = {Pragmatic Bookshelf},
  timestamp = {2018-04-16T11:40:11.000+0200},
  title = {The Definitive ANTLR 4 Reference},
  url = {https://www.safaribooksonline.com/library/view/the-definitive-antlr/9781941222621/},
  username = {flint63},
  year = 2013
}

@online{GNUBison,
  title={{GNU Bison, a general-purpose parser generator that converts an annotated context-free grammar into a deterministic LR or generalized LR (GLR) parser employing LALR(1) parser tables}},
  url={https://www.gnu.org/software/bison/}
}

@online{iverilog,
  author={Williams, Stephen and {contributors}},
  title={{Icarus Verilog, a Verilog simulation and synthesis tool}},
  url={http://iverilog.icarus.com/}
}

@Comment{jabref-meta: databaseType:biblatex;}
