#-----------------------------------------------------------
# Vivado v2017.2.1 (64-bit)
# SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
# IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
# Start of session at: Mon Apr 20 06:40:57 2020
# Process ID: 10416
# Current directory: C:/Users/admin/Documents/projects/CPE142_nonpipe
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11136 C:\Users\admin\Documents\projects\CPE142_nonpipe\CPE142_nonpipe.xpr
# Log file: C:/Users/admin/Documents/projects/CPE142_nonpipe/vivado.log
# Journal file: C:/Users/admin/Documents/projects/CPE142_nonpipe\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 850.242 ; gain = 76.824
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
remove_files  C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/mux4.v
file delete -force C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/mux4.v
launch_runs synth_1 -jobs 16
[Mon Apr 20 11:01:12 2020] Launched synth_1...
Run output will be captured here: C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2.1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ALUControl' instantiated as 'aluc' [C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/top.v:69]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'Control' instantiated as 'c' [C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/top.v:64]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:01:11 ; elapsed = 00:00:56 . Memory (MB): peak = 1529.398 ; gain = 474.113
close_design
close_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 1673.258 ; gain = 10.051
reset_run synth_1
launch_runs synth_1 -jobs 16
[Mon Apr 20 11:10:01 2020] Launched synth_1...
Run output will be captured here: C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ALUControl' instantiated as 'aluc' [C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/top.v:69]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'Control' instantiated as 'c' [C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/top.v:64]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:55 ; elapsed = 00:00:45 . Memory (MB): peak = 1679.320 ; gain = 6.063
close_design
close_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1767.742 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 20 11:15:33 2020...
