Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Mar 28 00:19:30 2019
| Host         : DESKTOP-4PJQS5S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file lenet_wrapper_timing_summary_routed.rpt -rpx lenet_wrapper_timing_summary_routed.rpx
| Design       : lenet_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.717        0.000                      0                22510        0.026        0.000                      0                22510        5.249        0.000                       0                  8174  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 6.499}      12.999          76.929          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.717        0.000                      0                22510        0.026        0.000                      0                22510        5.249        0.000                       0                  8174  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.717ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.249ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.717ns  (required time - arrival time)
  Source:                 lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/din1_buf1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.974ns  (logic 6.776ns (61.745%)  route 4.198ns (38.255%))
  Logic Levels:           31  (CARRY4=28 LUT2=3)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 15.658 - 12.999 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8179, routed)        1.712     3.006    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/ap_clk
    SLICE_X54Y50         FDRE                                         r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/din1_buf1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.478     3.484 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/din1_buf1_reg[3]/Q
                         net (fo=6, routed)           0.958     4.442    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/s_axis_b_tdata[3]
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.296     4.738 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000     4.738    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__4_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.139 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.139    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.253 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.253    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.367 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.367    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.481 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     5.481    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.595 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.595    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.709 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.709    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.931 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=29, routed)          0.987     6.919    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/Q[23]
    SLICE_X39Y46         LUT2 (Prop_lut2_I0_O)        0.299     7.218 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.000     7.218    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/din0_buf1_reg[22][0]
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.750 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.750    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.864 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.864    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.978 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.978    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.092 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     8.092    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.206 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.206    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.320 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.320    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.542 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          0.966     9.508    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/din0_buf1_reg[22][23]
    SLICE_X38Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.770    10.278 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.278    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.395 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.395    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.512 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.512    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.629 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    10.630    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.747 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.747    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.864 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.864    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.083 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.284    12.367    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q[23]
    SLICE_X42Y45         LUT2 (Prop_lut2_I1_O)        0.295    12.662 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000    12.662    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/a_xor_b_sub[0]
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.175 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.175    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.292 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.292    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.409 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.409    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.526 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.526    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.643 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    13.644    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.761 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.761    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.980 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=1, routed)           0.000    13.980    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/D[24]
    SLICE_X42Y51         FDRE                                         r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  lenet_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    lenet_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  lenet_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8179, routed)        1.480    15.658    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X42Y51         FDRE                                         r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                         clock pessimism              0.129    15.787    
                         clock uncertainty           -0.198    15.589    
    SLICE_X42Y51         FDRE (Setup_fdre_C_D)        0.109    15.698    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]
  -------------------------------------------------------------------
                         required time                         15.698    
                         arrival time                         -13.980    
  -------------------------------------------------------------------
                         slack                                  1.717    

Slack (MET) :             1.718ns  (required time - arrival time)
  Source:                 lenet_i/c1_0/U0/c1_fadd_32ns_32nsfYi_U5/c1_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            lenet_i/c1_0/U0/c1_fadd_32ns_32nsfYi_U5/c1_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[7].REG.CARRY_FD/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.792ns  (logic 7.103ns (65.818%)  route 3.689ns (34.182%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 15.801 - 12.999 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8179, routed)        1.716     3.010    lenet_i/c1_0/U0/c1_fadd_32ns_32nsfYi_U5/c1_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X65Y52         FDRE                                         r  lenet_i/c1_0/U0/c1_fadd_32ns_32nsfYi_U5/c1_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDRE (Prop_fdre_C_Q)         0.456     3.466 r  lenet_i/c1_0/U0/c1_fadd_32ns_32nsfYi_U5/c1_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=19, routed)          1.674     5.140    lenet_i/c1_0/U0/c1_fadd_32ns_32nsfYi_U5/c1_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_0_[2]
    SLICE_X89Y47         LUT6 (Prop_lut6_I1_O)        0.124     5.264 r  lenet_i/c1_0/U0/c1_fadd_32ns_32nsfYi_U5/c1_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/DSP_i_64/O
                         net (fo=2, routed)           1.031     6.295    lenet_i/c1_0/U0/c1_fadd_32ns_32nsfYi_U5/c1_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X3Y18          DSP48E1 (Prop_dsp48e1_INMODE[2]_PATTERNDETECT)
                                                      5.849    12.144 r  lenet_i/c1_0/U0/c1_fadd_32ns_32nsfYi_U5/c1_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=35, routed)          0.984    13.128    lenet_i/c1_0/U0/c1_fadd_32ns_32nsfYi_U5/c1_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[15]
    SLICE_X91Y47         LUT4 (Prop_lut4_I2_O)        0.124    13.252 r  lenet_i/c1_0/U0/c1_fadd_32ns_32nsfYi_U5/c1_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[5].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    13.252    lenet_i/c1_0/U0/c1_fadd_32ns_32nsfYi_U5/c1_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S24_out
    SLICE_X91Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.802 r  lenet_i/c1_0/U0/c1_fadd_32ns_32nsfYi_U5/c1_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[4].CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.802    lenet_i/c1_0/U0/c1_fadd_32ns_32nsfYi_U5/c1_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/zero_pair_lzd_8
    SLICE_X91Y47         FDRE                                         r  lenet_i/c1_0/U0/c1_fadd_32ns_32nsfYi_U5/c1_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[7].REG.CARRY_FD/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  lenet_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    lenet_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  lenet_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8179, routed)        1.623    15.801    lenet_i/c1_0/U0/c1_fadd_32ns_32nsfYi_U5/c1_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/aclk
    SLICE_X91Y47         FDRE                                         r  lenet_i/c1_0/U0/c1_fadd_32ns_32nsfYi_U5/c1_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[7].REG.CARRY_FD/C
                         clock pessimism              0.115    15.916    
                         clock uncertainty           -0.198    15.718    
    SLICE_X91Y47         FDRE (Setup_fdre_C_D)       -0.198    15.520    lenet_i/c1_0/U0/c1_fadd_32ns_32nsfYi_U5/c1_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[7].REG.CARRY_FD
  -------------------------------------------------------------------
                         required time                         15.520    
                         arrival time                         -13.802    
  -------------------------------------------------------------------
                         slack                                  1.718    

Slack (MET) :             1.723ns  (required time - arrival time)
  Source:                 lenet_i/c1_0/U0/c1_fmul_32ns_32nsg8j_U6/din0_buf1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            lenet_i/c1_0/U0/reg_366_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.006ns  (logic 8.190ns (74.412%)  route 2.816ns (25.588%))
  Logic Levels:           5  (DSP48E1=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 15.658 - 12.999 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8179, routed)        1.669     2.963    lenet_i/c1_0/U0/c1_fmul_32ns_32nsg8j_U6/ap_clk
    SLICE_X32Y44         FDRE                                         r  lenet_i/c1_0/U0/c1_fmul_32ns_32nsg8j_U6/din0_buf1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.478     3.441 r  lenet_i/c1_0/U0/c1_fmul_32ns_32nsg8j_U6/din0_buf1_reg[3]/Q
                         net (fo=2, routed)           0.831     4.272    lenet_i/c1_0/U0/c1_fmul_32ns_32nsg8j_U6/c1_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_a_tdata[3]
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.207     8.479 r  lenet_i/c1_0/U0/c1_fmul_32ns_32nsg8j_U6/c1_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002     8.481    lenet_i/c1_0/U0/c1_fmul_32ns_32nsg8j_U6/c1_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.194 r  lenet_i/c1_0/U0/c1_fmul_32ns_32nsg8j_U6/c1_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    10.196    lenet_i/c1_0/U0/c1_fmul_32ns_32nsg8j_U6/c1_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    11.714 r  lenet_i/c1_0/U0/c1_fmul_32ns_32nsg8j_U6/c1_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[10]
                         net (fo=2, routed)           1.030    12.744    lenet_i/c1_0/U0/c1_fmul_32ns_32nsg8j_U6/c1_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_1[3]
    SLICE_X36Y47         LUT6 (Prop_lut6_I3_O)        0.124    12.868 r  lenet_i/c1_0/U0/c1_fmul_32ns_32nsg8j_U6/c1_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.951    13.819    lenet_i/c1_0/U0/c1_fmul_32ns_32nsg8j_U6/c1_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[3]_INST_0_i_1_n_0
    SLICE_X36Y50         LUT2 (Prop_lut2_I0_O)        0.150    13.969 r  lenet_i/c1_0/U0/c1_fmul_32ns_32nsg8j_U6/c1_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[3]_INST_0/O
                         net (fo=1, routed)           0.000    13.969    lenet_i/c1_0/U0/grp_fu_356_p2[3]
    SLICE_X36Y50         FDRE                                         r  lenet_i/c1_0/U0/reg_366_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  lenet_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    lenet_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  lenet_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8179, routed)        1.480    15.658    lenet_i/c1_0/U0/ap_clk
    SLICE_X36Y50         FDRE                                         r  lenet_i/c1_0/U0/reg_366_reg[3]/C
                         clock pessimism              0.115    15.773    
                         clock uncertainty           -0.198    15.575    
    SLICE_X36Y50         FDRE (Setup_fdre_C_D)        0.118    15.693    lenet_i/c1_0/U0/reg_366_reg[3]
  -------------------------------------------------------------------
                         required time                         15.693    
                         arrival time                         -13.969    
  -------------------------------------------------------------------
                         slack                                  1.723    

Slack (MET) :             1.730ns  (required time - arrival time)
  Source:                 lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/din1_buf1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.961ns  (logic 6.763ns (61.700%)  route 4.198ns (38.300%))
  Logic Levels:           30  (CARRY4=27 LUT2=3)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 15.658 - 12.999 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8179, routed)        1.712     3.006    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/ap_clk
    SLICE_X54Y50         FDRE                                         r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/din1_buf1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.478     3.484 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/din1_buf1_reg[3]/Q
                         net (fo=6, routed)           0.958     4.442    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/s_axis_b_tdata[3]
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.296     4.738 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000     4.738    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__4_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.139 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.139    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.253 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.253    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.367 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.367    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.481 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     5.481    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.595 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.595    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.709 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.709    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.931 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=29, routed)          0.987     6.919    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/Q[23]
    SLICE_X39Y46         LUT2 (Prop_lut2_I0_O)        0.299     7.218 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.000     7.218    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/din0_buf1_reg[22][0]
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.750 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.750    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.864 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.864    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.978 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.978    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.092 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     8.092    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.206 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.206    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.320 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.320    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.542 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          0.966     9.508    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/din0_buf1_reg[22][23]
    SLICE_X38Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.770    10.278 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.278    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.395 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.395    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.512 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.512    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.629 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    10.630    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.747 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.747    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.864 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.864    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.083 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.284    12.367    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q[23]
    SLICE_X42Y45         LUT2 (Prop_lut2_I1_O)        0.295    12.662 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000    12.662    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/a_xor_b_sub[0]
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.175 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.175    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.292 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.292    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.409 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.409    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.526 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.526    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.643 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    13.644    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.967 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000    13.967    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/D[21]
    SLICE_X42Y50         FDRE                                         r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  lenet_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    lenet_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  lenet_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8179, routed)        1.480    15.658    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X42Y50         FDRE                                         r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/C
                         clock pessimism              0.129    15.787    
                         clock uncertainty           -0.198    15.589    
    SLICE_X42Y50         FDRE (Setup_fdre_C_D)        0.109    15.698    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]
  -------------------------------------------------------------------
                         required time                         15.698    
                         arrival time                         -13.967    
  -------------------------------------------------------------------
                         slack                                  1.730    

Slack (MET) :             1.738ns  (required time - arrival time)
  Source:                 lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/din1_buf1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.953ns  (logic 6.755ns (61.672%)  route 4.198ns (38.328%))
  Logic Levels:           30  (CARRY4=27 LUT2=3)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 15.658 - 12.999 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8179, routed)        1.712     3.006    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/ap_clk
    SLICE_X54Y50         FDRE                                         r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/din1_buf1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.478     3.484 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/din1_buf1_reg[3]/Q
                         net (fo=6, routed)           0.958     4.442    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/s_axis_b_tdata[3]
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.296     4.738 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000     4.738    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__4_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.139 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.139    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.253 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.253    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.367 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.367    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.481 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     5.481    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.595 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.595    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.709 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.709    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.931 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=29, routed)          0.987     6.919    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/Q[23]
    SLICE_X39Y46         LUT2 (Prop_lut2_I0_O)        0.299     7.218 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.000     7.218    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/din0_buf1_reg[22][0]
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.750 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.750    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.864 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.864    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.978 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.978    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.092 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     8.092    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.206 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.206    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.320 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.320    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.542 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          0.966     9.508    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/din0_buf1_reg[22][23]
    SLICE_X38Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.770    10.278 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.278    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.395 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.395    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.512 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.512    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.629 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    10.630    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.747 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.747    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.864 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.864    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.083 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.284    12.367    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q[23]
    SLICE_X42Y45         LUT2 (Prop_lut2_I1_O)        0.295    12.662 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000    12.662    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/a_xor_b_sub[0]
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.175 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.175    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.292 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.292    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.409 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.409    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.526 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.526    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.643 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    13.644    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.959 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=1, routed)           0.000    13.959    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/D[23]
    SLICE_X42Y50         FDRE                                         r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  lenet_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    lenet_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  lenet_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8179, routed)        1.480    15.658    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X42Y50         FDRE                                         r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/C
                         clock pessimism              0.129    15.787    
                         clock uncertainty           -0.198    15.589    
    SLICE_X42Y50         FDRE (Setup_fdre_C_D)        0.109    15.698    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]
  -------------------------------------------------------------------
                         required time                         15.698    
                         arrival time                         -13.959    
  -------------------------------------------------------------------
                         slack                                  1.738    

Slack (MET) :             1.799ns  (required time - arrival time)
  Source:                 lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.010ns  (logic 6.784ns (61.619%)  route 4.226ns (38.381%))
  Logic Levels:           32  (CARRY4=28 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 15.731 - 12.999 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8179, routed)        1.669     2.963    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X44Y48         FDRE                                         r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.456     3.419 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=27, routed)          1.423     4.842    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/out[23]
    SLICE_X55Y37         LUT3 (Prop_lut3_I0_O)        0.124     4.966 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     4.966    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[24][1]
    SLICE_X55Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.516 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.516    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.630 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.630    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.744 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.744    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.858 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.858    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.972 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.972    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.086 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.086    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.308 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          0.838     7.146    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/opt_has_pipe.first_q_reg[24][23]
    SLICE_X56Y40         LUT2 (Prop_lut2_I0_O)        0.299     7.445 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     7.445    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[24][0]
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.977 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.977    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.091 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.091    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.205 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.205    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.319 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.319    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.433 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.433    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.547 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.547    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.769 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          0.927     9.696    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/opt_has_pipe.first_q_reg[24]_0[23]
    SLICE_X57Y40         LUT2 (Prop_lut2_I0_O)        0.299     9.995 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     9.995    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/A[0]
    SLICE_X57Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.527 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.527    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X57Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.641 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.641    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.755 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.755    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.869 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.869    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.983 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.983    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.097 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.097    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.319 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.037    12.357    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/Q[23]
    SLICE_X54Y40         LUT2 (Prop_lut2_I0_O)        0.299    12.656 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    12.656    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/a_xor_b_sub[0]
    SLICE_X54Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.169 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.169    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.286 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.286    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.403 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.403    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.520 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.520    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.637 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.637    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.754 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.754    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.973 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=1, routed)           0.000    13.973    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/D[24]
    SLICE_X54Y46         FDRE                                         r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  lenet_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    lenet_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  lenet_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8179, routed)        1.553    15.731    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X54Y46         FDRE                                         r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                         clock pessimism              0.129    15.860    
                         clock uncertainty           -0.198    15.662    
    SLICE_X54Y46         FDRE (Setup_fdre_C_D)        0.109    15.771    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]
  -------------------------------------------------------------------
                         required time                         15.771    
                         arrival time                         -13.973    
  -------------------------------------------------------------------
                         slack                                  1.799    

Slack (MET) :             1.800ns  (required time - arrival time)
  Source:                 lenet_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            lenet_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.580ns  (logic 0.580ns (5.482%)  route 10.000ns (94.518%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 15.733 - 12.999 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8179, routed)        1.662     2.956    lenet_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axi_s2mm_aclk
    SLICE_X35Y15         FDRE                                         r  lenet_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.456     3.412 f  lenet_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/Q
                         net (fo=67, routed)          3.622     7.034    lenet_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    SLICE_X54Y17         LUT1 (Prop_lut1_I0_O)        0.124     7.158 r  lenet_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_strb_reg_out[3]_i_1__0/O
                         net (fo=390, routed)         6.378    13.536    lenet_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_stream_rst
    SLICE_X27Y24         FDSE                                         r  lenet_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  lenet_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    lenet_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  lenet_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8179, routed)        1.555    15.733    lenet_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_s2mm_aclk
    SLICE_X27Y24         FDSE                                         r  lenet_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/C
                         clock pessimism              0.230    15.963    
                         clock uncertainty           -0.198    15.765    
    SLICE_X27Y24         FDSE (Setup_fdse_C_S)       -0.429    15.336    lenet_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                         -13.536    
  -------------------------------------------------------------------
                         slack                                  1.800    

Slack (MET) :             1.800ns  (required time - arrival time)
  Source:                 lenet_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            lenet_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.580ns  (logic 0.580ns (5.482%)  route 10.000ns (94.518%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 15.733 - 12.999 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8179, routed)        1.662     2.956    lenet_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axi_s2mm_aclk
    SLICE_X35Y15         FDRE                                         r  lenet_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.456     3.412 f  lenet_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/Q
                         net (fo=67, routed)          3.622     7.034    lenet_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    SLICE_X54Y17         LUT1 (Prop_lut1_I0_O)        0.124     7.158 r  lenet_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_strb_reg_out[3]_i_1__0/O
                         net (fo=390, routed)         6.378    13.536    lenet_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_stream_rst
    SLICE_X27Y24         FDSE                                         r  lenet_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  lenet_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    lenet_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  lenet_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8179, routed)        1.555    15.733    lenet_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_s2mm_aclk
    SLICE_X27Y24         FDSE                                         r  lenet_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/C
                         clock pessimism              0.230    15.963    
                         clock uncertainty           -0.198    15.765    
    SLICE_X27Y24         FDSE (Setup_fdse_C_S)       -0.429    15.336    lenet_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                         -13.536    
  -------------------------------------------------------------------
                         slack                                  1.800    

Slack (MET) :             1.800ns  (required time - arrival time)
  Source:                 lenet_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            lenet_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.580ns  (logic 0.580ns (5.482%)  route 10.000ns (94.518%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 15.733 - 12.999 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8179, routed)        1.662     2.956    lenet_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axi_s2mm_aclk
    SLICE_X35Y15         FDRE                                         r  lenet_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.456     3.412 f  lenet_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/Q
                         net (fo=67, routed)          3.622     7.034    lenet_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    SLICE_X54Y17         LUT1 (Prop_lut1_I0_O)        0.124     7.158 r  lenet_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_strb_reg_out[3]_i_1__0/O
                         net (fo=390, routed)         6.378    13.536    lenet_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_stream_rst
    SLICE_X27Y24         FDRE                                         r  lenet_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  lenet_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    lenet_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  lenet_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8179, routed)        1.555    15.733    lenet_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/m_axi_s2mm_aclk
    SLICE_X27Y24         FDRE                                         r  lenet_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C
                         clock pessimism              0.230    15.963    
                         clock uncertainty           -0.198    15.765    
    SLICE_X27Y24         FDRE (Setup_fdre_C_R)       -0.429    15.336    lenet_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full_reg
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                         -13.536    
  -------------------------------------------------------------------
                         slack                                  1.800    

Slack (MET) :             1.812ns  (required time - arrival time)
  Source:                 lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.997ns  (logic 6.771ns (61.573%)  route 4.226ns (38.427%))
  Logic Levels:           31  (CARRY4=27 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 15.731 - 12.999 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8179, routed)        1.669     2.963    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X44Y48         FDRE                                         r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.456     3.419 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=27, routed)          1.423     4.842    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/out[23]
    SLICE_X55Y37         LUT3 (Prop_lut3_I0_O)        0.124     4.966 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     4.966    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[24][1]
    SLICE_X55Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.516 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.516    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.630 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.630    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.744 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.744    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.858 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.858    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.972 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.972    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.086 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.086    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.308 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          0.838     7.146    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/opt_has_pipe.first_q_reg[24][23]
    SLICE_X56Y40         LUT2 (Prop_lut2_I0_O)        0.299     7.445 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     7.445    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[24][0]
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.977 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.977    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.091 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.091    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.205 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.205    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.319 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.319    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.433 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.433    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.547 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.547    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.769 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          0.927     9.696    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/opt_has_pipe.first_q_reg[24]_0[23]
    SLICE_X57Y40         LUT2 (Prop_lut2_I0_O)        0.299     9.995 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     9.995    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/A[0]
    SLICE_X57Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.527 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.527    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X57Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.641 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.641    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.755 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.755    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.869 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.869    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.983 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.983    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.097 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.097    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.319 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.037    12.357    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/Q[23]
    SLICE_X54Y40         LUT2 (Prop_lut2_I0_O)        0.299    12.656 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    12.656    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/a_xor_b_sub[0]
    SLICE_X54Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.169 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.169    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.286 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.286    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.403 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.403    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.520 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.520    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.637 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.637    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.960 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000    13.960    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/D[21]
    SLICE_X54Y45         FDRE                                         r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  lenet_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    lenet_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  lenet_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8179, routed)        1.553    15.731    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X54Y45         FDRE                                         r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/C
                         clock pessimism              0.129    15.860    
                         clock uncertainty           -0.198    15.662    
    SLICE_X54Y45         FDRE (Setup_fdre_C_D)        0.109    15.771    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]
  -------------------------------------------------------------------
                         required time                         15.771    
                         arrival time                         -13.960    
  -------------------------------------------------------------------
                         slack                                  1.812    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 lenet_i/c1_0/U0/reg_372_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            lenet_i/c1_0/U0/c1_fadd_32ns_32nsfYi_U5/din0_buf1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.461%)  route 0.190ns (50.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8179, routed)        0.556     0.892    lenet_i/c1_0/U0/ap_clk
    SLICE_X49Y52         FDRE                                         r  lenet_i/c1_0/U0/reg_372_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  lenet_i/c1_0/U0/reg_372_reg[31]/Q
                         net (fo=2, routed)           0.190     1.223    lenet_i/c1_0/U0/c1_fadd_32ns_32nsfYi_U5/reg_372_reg[31][31]
    SLICE_X51Y54         LUT6 (Prop_lut6_I0_O)        0.045     1.268 r  lenet_i/c1_0/U0/c1_fadd_32ns_32nsfYi_U5/din0_buf1[31]_i_1/O
                         net (fo=1, routed)           0.000     1.268    lenet_i/c1_0/U0/c1_fadd_32ns_32nsfYi_U5/din0[31]
    SLICE_X51Y54         FDRE                                         r  lenet_i/c1_0/U0/c1_fadd_32ns_32nsfYi_U5/din0_buf1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8179, routed)        0.820     1.186    lenet_i/c1_0/U0/c1_fadd_32ns_32nsfYi_U5/ap_clk
    SLICE_X51Y54         FDRE                                         r  lenet_i/c1_0/U0/c1_fadd_32ns_32nsfYi_U5/din0_buf1_reg[31]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y54         FDRE (Hold_fdre_C_D)         0.091     1.242    lenet_i/c1_0/U0/c1_fadd_32ns_32nsfYi_U5/din0_buf1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 lenet_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1080]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            lenet_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8179, routed)        0.596     0.932    lenet_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X23Y47         FDRE                                         r  lenet_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1080]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  lenet_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1080]/Q
                         net (fo=1, routed)           0.056     1.128    lenet_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/DIA0
    SLICE_X22Y47         RAMD32                                       r  lenet_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8179, routed)        0.864     1.230    lenet_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/WCLK
    SLICE_X22Y47         RAMD32                                       r  lenet_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/CLK
                         clock pessimism             -0.285     0.945    
    SLICE_X22Y47         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.092    lenet_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 lenet_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            lenet_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8179, routed)        0.596     0.932    lenet_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X15Y44         FDRE                                         r  lenet_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  lenet_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][24]/Q
                         net (fo=1, routed)           0.056     1.128    lenet_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/DIA0
    SLICE_X14Y44         RAMD32                                       r  lenet_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8179, routed)        0.865     1.231    lenet_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X14Y44         RAMD32                                       r  lenet_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.286     0.944    
    SLICE_X14Y44         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.091    lenet_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 lenet_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1079]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            lenet_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8179, routed)        0.584     0.919    lenet_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/aclk
    SLICE_X11Y26         FDRE                                         r  lenet_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1079]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  lenet_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1079]/Q
                         net (fo=1, routed)           0.056     1.116    lenet_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/DIA0
    SLICE_X10Y26         RAMD32                                       r  lenet_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8179, routed)        0.850     1.216    lenet_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/WCLK
    SLICE_X10Y26         RAMD32                                       r  lenet_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/CLK
                         clock pessimism             -0.283     0.933    
    SLICE_X10Y26         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.079    lenet_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 lenet_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            lenet_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8179, routed)        0.623     0.959    lenet_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X7Y39          FDRE                                         r  lenet_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.141     1.100 r  lenet_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/Q
                         net (fo=1, routed)           0.056     1.155    lenet_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/DIA0
    SLICE_X6Y39          RAMD32                                       r  lenet_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8179, routed)        0.892     1.258    lenet_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/WCLK
    SLICE_X6Y39          RAMD32                                       r  lenet_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
                         clock pessimism             -0.286     0.972    
    SLICE_X6Y39          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.118    lenet_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 lenet_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][66]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            lenet_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8179, routed)        0.588     0.924    lenet_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X31Y39         FDRE                                         r  lenet_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141     1.065 r  lenet_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][66]/Q
                         net (fo=1, routed)           0.056     1.120    lenet_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/DIA0
    SLICE_X30Y39         RAMD32                                       r  lenet_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8179, routed)        0.856     1.222    lenet_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/WCLK
    SLICE_X30Y39         RAMD32                                       r  lenet_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/CLK
                         clock pessimism             -0.286     0.937    
    SLICE_X30Y39         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.084    lenet_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 lenet_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][48]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            lenet_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8179, routed)        0.594     0.930    lenet_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X19Y41         FDRE                                         r  lenet_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  lenet_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][48]/Q
                         net (fo=1, routed)           0.056     1.126    lenet_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/DIA0
    SLICE_X18Y41         RAMD32                                       r  lenet_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8179, routed)        0.864     1.230    lenet_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/WCLK
    SLICE_X18Y41         RAMD32                                       r  lenet_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA/CLK
                         clock pessimism             -0.287     0.943    
    SLICE_X18Y41         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.090    lenet_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 lenet_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            lenet_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.371ns (71.219%)  route 0.150ns (28.781%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8179, routed)        0.559     0.895    lenet_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X32Y99         FDRE                                         r  lenet_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  lenet_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/Q
                         net (fo=2, routed)           0.149     1.208    lenet_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
    SLICE_X32Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.253 r  lenet_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2/O
                         net (fo=1, routed)           0.000     1.253    lenet_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.362 r  lenet_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.363    lenet_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.416 r  lenet_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.416    lenet_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_7
    SLICE_X32Y100        FDRE                                         r  lenet_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8179, routed)        0.912     1.278    lenet_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X32Y100        FDRE                                         r  lenet_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.134     1.377    lenet_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/din1_buf1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.312%)  route 0.247ns (63.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8179, routed)        0.553     0.889    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/ap_clk
    SLICE_X53Y50         FDRE                                         r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/din1_buf1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/din1_buf1_reg[15]/Q
                         net (fo=6, routed)           0.247     1.277    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/s_axis_b_tdata[15]
    SLICE_X52Y47         FDRE                                         r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8179, routed)        0.826     1.192    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/aclk
    SLICE_X52Y47         FDRE                                         r  lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[15]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X52Y47         FDRE (Hold_fdre_C_D)         0.070     1.232    lenet_i/c1_0/U0/c1_fdiv_32ns_32nshbi_U7/c1_ap_fdiv_8_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 lenet_i/c1_0/U0/filter_w_load_reg_854_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            lenet_i/c1_0/U0/c1_fmul_32ns_32nsg8j_U6/din0_buf1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.209ns (50.881%)  route 0.202ns (49.119%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8179, routed)        0.559     0.895    lenet_i/c1_0/U0/ap_clk
    SLICE_X32Y50         FDRE                                         r  lenet_i/c1_0/U0/filter_w_load_reg_854_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  lenet_i/c1_0/U0/filter_w_load_reg_854_reg[8]/Q
                         net (fo=1, routed)           0.202     1.260    lenet_i/c1_0/U0/conv_out_U/c1_conv_out_ram_U/filter_w_load_reg_854_reg[31][8]
    SLICE_X33Y46         LUT3 (Prop_lut3_I1_O)        0.045     1.305 r  lenet_i/c1_0/U0/conv_out_U/c1_conv_out_ram_U/din0_buf1[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.305    lenet_i/c1_0/U0/c1_fmul_32ns_32nsg8j_U6/ram_reg[8]
    SLICE_X33Y46         FDRE                                         r  lenet_i/c1_0/U0/c1_fmul_32ns_32nsg8j_U6/din0_buf1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8179, routed)        0.830     1.196    lenet_i/c1_0/U0/c1_fmul_32ns_32nsg8j_U6/ap_clk
    SLICE_X33Y46         FDRE                                         r  lenet_i/c1_0/U0/c1_fmul_32ns_32nsg8j_U6/din0_buf1_reg[8]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X33Y46         FDRE (Hold_fdre_C_D)         0.092     1.258    lenet_i/c1_0/U0/c1_fmul_32ns_32nsg8j_U6/din0_buf1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 6.499 }
Period(ns):         12.999
Sources:            { lenet_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.687         12.999      9.312      DSP48_X2Y29   lenet_i/c1_0/U0/grp_exp_generic_float_s_fu_339/p_Val2_2_fu_478_p2__0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.999      10.055     RAMB36_X0Y3   lenet_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         12.999      10.055     RAMB36_X0Y3   lenet_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.999      10.055     RAMB36_X2Y3   lenet_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         12.999      10.055     RAMB36_X2Y3   lenet_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.999      10.055     RAMB36_X2Y11  lenet_i/c1_0/U0/c1_KERNEL_BUS_s_axi_U/int_filter_b/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         12.999      10.055     RAMB36_X2Y11  lenet_i/c1_0/U0/c1_KERNEL_BUS_s_axi_U/int_filter_b/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.999      10.055     RAMB36_X2Y10  lenet_i/c1_0/U0/c1_KERNEL_BUS_s_axi_U/int_filter_w/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         12.999      10.055     RAMB36_X2Y10  lenet_i/c1_0/U0/c1_KERNEL_BUS_s_axi_U/int_filter_w/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         12.999      10.423     RAMB18_X2Y26  lenet_i/c1_0/U0/grp_exp_generic_float_s_fu_339/hls_exp_reduce_a_1_U/exp_generic_floatbkb_rom_U/q0_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X6Y39   lenet_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X6Y39   lenet_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X6Y39   lenet_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X6Y39   lenet_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X6Y39   lenet_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X6Y39   lenet_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.499       5.249      SLICE_X6Y39   lenet_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.499       5.249      SLICE_X6Y39   lenet_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X8Y40   lenet_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X8Y40   lenet_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X6Y36   lenet_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X6Y36   lenet_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X6Y36   lenet_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X6Y36   lenet_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X6Y36   lenet_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X6Y36   lenet_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         6.499       5.249      SLICE_X6Y36   lenet_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         6.499       5.249      SLICE_X6Y36   lenet_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X6Y35   lenet_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X6Y35   lenet_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK



