

================================================================
== Vivado HLS Report for 'runQueue'
================================================================
* Date:           Sat Dec  5 16:04:49 2015

* Version:        2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)
* Project:        CAV_MidtermPriorityQueue_Verilog_Runner
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      5.26|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     1|    no    |
        | + Loop 1.1  |    ?|    ?|         2|          -|          -|     ?|    no    |
        | + Loop 1.2  |    ?|    ?|         2|          -|          -|     ?|    no    |
        | + Loop 1.3  |    ?|    ?|         2|          -|          -|     ?|    no    |
        | + Loop 1.4  |    ?|    ?|         2|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!j)
3 --> 
	4  / (!full_assign_load)
	5  / (full_assign_load)
4 --> 
	3  / true
5 --> 
	6  / (!empty_assign_load)
	7  / (empty_assign_load)
6 --> 
	5  / true
7 --> 
	8  / (!full_assign_load_1)
	9  / (full_assign_load_1)
8 --> 
	7  / true
9 --> 
	2  / (empty_assign_load_1)
	10  / (!empty_assign_load_1)
10 --> 
	9  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: last [1/1] 0.00ns
:0  %last = alloca i32, align 4

ST_1: stg_12 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i4* %priorityOut_V), !map !7

ST_1: stg_13 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i4 %priorityIn_V), !map !11

ST_1: stg_14 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i2* %cmdOut_V), !map !17

ST_1: stg_15 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1 %empty), !map !21

ST_1: stg_16 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i1 %full), !map !25

ST_1: stg_17 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i1 false) nounwind, !map !29

ST_1: stg_18 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @str) nounwind

ST_1: full_read [1/1] 0.00ns
:8  %full_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %full)

ST_1: empty_read [1/1] 0.00ns
:9  %empty_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %empty)

ST_1: priorityIn_V_read [1/1] 0.00ns
:10  %priorityIn_V_read = call i4 @_ssdm_op_Read.ap_none.i4(i4 %priorityIn_V)

ST_1: empty_assign [1/1] 0.00ns
:11  %empty_assign = alloca i1, align 1

ST_1: full_assign [1/1] 0.00ns
:12  %full_assign = alloca i1, align 1

ST_1: stg_24 [1/1] 0.00ns
:13  store volatile i1 %empty_read, i1* %empty_assign, align 1

ST_1: stg_25 [1/1] 0.00ns
:14  store volatile i1 %full_read, i1* %full_assign, align 1

ST_1: stg_26 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecWire(i1 %full, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_27 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecWire(i1 %empty, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_28 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecWire(i2* %cmdOut_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_29 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecWire(i4 %priorityIn_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_30 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecWire(i4* %priorityOut_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_31 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecWire(i32 0, [11 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_32 [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: last_1 [1/1] 0.00ns
:22  %last_1 = zext i4 %priorityIn_V_read to i32

ST_1: stg_34 [1/1] 1.57ns
:23  store i32 0, i32* %last, align 4

ST_1: stg_35 [1/1] 1.30ns
:24  br label %.loopexit


 <State 2>: 1.57ns
ST_2: j [1/1] 0.00ns
.loopexit:0  %j = phi i1 [ false, %0 ], [ true, %.preheader ]

ST_2: result [1/1] 0.00ns
.loopexit:1  %result = phi i1 [ true, %0 ], [ %result_3, %.preheader ]

ST_2: empty_2 [1/1] 0.00ns
.loopexit:2  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

ST_2: stg_39 [1/1] 1.57ns
.loopexit:3  br i1 %j, label %5, label %.preheader124

ST_2: stg_40 [1/1] 0.00ns
:0  ret i1 %result


 <State 3>: 2.44ns
ST_3: val_assign [1/1] 0.00ns
.preheader124:0  %val_assign = phi i32 [ %i, %1 ], [ 0, %.loopexit ]

ST_3: full_assign_load [1/1] 0.00ns
.preheader124:1  %full_assign_load = load volatile i1* %full_assign, align 1

ST_3: i [1/1] 2.44ns
.preheader124:2  %i = add nsw i32 %val_assign, 1

ST_3: stg_44 [1/1] 1.57ns
.preheader124:3  br i1 %full_assign_load, label %.preheader123, label %1

ST_3: stg_45 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_3: tmp [1/1] 0.00ns
:1  %tmp = trunc i32 %val_assign to i4

ST_3: stg_47 [1/1] 0.00ns
:2  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 %tmp)


 <State 4>: 0.00ns
ST_4: stg_48 [1/1] 0.00ns
:3  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_4: stg_49 [1/1] 0.00ns
:4  br label %.preheader124


 <State 5>: 3.89ns
ST_5: op2_assign [1/1] 0.00ns
.preheader123:0  %op2_assign = phi i32 [ %i_1, %2 ], [ 0, %.preheader124 ]

ST_5: result_1 [1/1] 0.00ns
.preheader123:1  %result_1 = phi i1 [ %result_1_s, %2 ], [ %result, %.preheader124 ]

ST_5: empty_assign_load [1/1] 0.00ns
.preheader123:2  %empty_assign_load = load volatile i1* %empty_assign, align 1

ST_5: i_1 [1/1] 2.44ns
.preheader123:3  %i_1 = add nsw i32 %op2_assign, 1

ST_5: stg_54 [1/1] 1.57ns
.preheader123:4  br i1 %empty_assign_load, label %.preheader122, label %2

ST_5: stg_55 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_5: tmp_3 [1/1] 2.52ns
:1  %tmp_3 = icmp eq i32 %last_1, %op2_assign

ST_5: result_1_s [1/1] 1.37ns
:2  %result_1_s = and i1 %tmp_3, %result_1


 <State 6>: 0.00ns
ST_6: stg_58 [1/1] 0.00ns
:3  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_6: stg_59 [1/1] 0.00ns
:4  br label %.preheader123


 <State 7>: 2.44ns
ST_7: i_2 [1/1] 0.00ns
.preheader122:0  %i_2 = phi i32 [ %i_3, %3 ], [ 0, %.preheader123 ]

ST_7: full_assign_load_1 [1/1] 0.00ns
.preheader122:1  %full_assign_load_1 = load volatile i1* %full_assign, align 1

ST_7: i_3 [1/1] 2.44ns
.preheader122:2  %i_3 = add nsw i32 %i_2, 1

ST_7: stg_63 [1/1] 1.30ns
.preheader122:3  br i1 %full_assign_load_1, label %.preheader, label %3

ST_7: stg_64 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_7: tmp_5 [1/1] 0.00ns
:1  %tmp_5 = sext i32 %i_2 to i64

ST_7: random_priorities_addr [1/1] 0.00ns
:2  %random_priorities_addr = getelementptr [200 x i9]* @random_priorities, i64 0, i64 %tmp_5

ST_7: random_priorities_load [2/2] 2.39ns
:3  %random_priorities_load = load i9* %random_priorities_addr, align 2


 <State 8>: 2.39ns
ST_8: random_priorities_load [1/2] 2.39ns
:3  %random_priorities_load = load i9* %random_priorities_addr, align 2

ST_8: tmp_1 [1/1] 0.00ns
:4  %tmp_1 = trunc i9 %random_priorities_load to i4

ST_8: stg_70 [1/1] 0.00ns
:5  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 %tmp_1)

ST_8: stg_71 [1/1] 0.00ns
:6  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_8: stg_72 [1/1] 0.00ns
:7  br label %.preheader122


 <State 9>: 5.26ns
ST_9: result_3 [1/1] 0.00ns
.preheader:0  %result_3 = phi i1 [ %p_result_3, %4 ], [ %result_1, %.preheader122 ]

ST_9: empty_assign_load_1 [1/1] 0.00ns
.preheader:1  %empty_assign_load_1 = load volatile i1* %empty_assign, align 1

ST_9: stg_75 [1/1] 0.00ns
.preheader:2  br i1 %empty_assign_load_1, label %.loopexit, label %4

ST_9: last_load [1/1] 0.00ns
:0  %last_load = load i32* %last, align 4

ST_9: stg_77 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_9: ult [1/1] 2.52ns
:2  %ult = icmp ult i32 %last_1, %last_load

ST_9: rev4 [1/1] 1.37ns
:3  %rev4 = xor i1 %ult, true

ST_9: p_result_3 [1/1] 1.37ns
:4  %p_result_3 = and i1 %rev4, %result_3

ST_9: stg_81 [1/1] 1.57ns
:6  store i32 %last_1, i32* %last, align 4


 <State 10>: 0.00ns
ST_10: stg_82 [1/1] 0.00ns
:5  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_10: stg_83 [1/1] 0.00ns
:7  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ priorityOut_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x54570d0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ priorityIn_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x5445b10; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmdOut_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x541a240; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x5419890; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ full]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x5136650; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ random_priorities]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x5423820; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
last                   (alloca           ) [ 01111111111]
stg_12                 (specbitsmap      ) [ 00000000000]
stg_13                 (specbitsmap      ) [ 00000000000]
stg_14                 (specbitsmap      ) [ 00000000000]
stg_15                 (specbitsmap      ) [ 00000000000]
stg_16                 (specbitsmap      ) [ 00000000000]
stg_17                 (specbitsmap      ) [ 00000000000]
stg_18                 (spectopmodule    ) [ 00000000000]
full_read              (read             ) [ 00000000000]
empty_read             (read             ) [ 00000000000]
priorityIn_V_read      (read             ) [ 00000000000]
empty_assign           (alloca           ) [ 01111111111]
full_assign            (alloca           ) [ 01111111111]
stg_24                 (store            ) [ 00000000000]
stg_25                 (store            ) [ 00000000000]
stg_26                 (specwire         ) [ 00000000000]
stg_27                 (specwire         ) [ 00000000000]
stg_28                 (specwire         ) [ 00000000000]
stg_29                 (specwire         ) [ 00000000000]
stg_30                 (specwire         ) [ 00000000000]
stg_31                 (specwire         ) [ 00000000000]
stg_32                 (specifcore       ) [ 00000000000]
last_1                 (zext             ) [ 00111111111]
stg_34                 (store            ) [ 00000000000]
stg_35                 (br               ) [ 01111111111]
j                      (phi              ) [ 00111111111]
result                 (phi              ) [ 00111110000]
empty_2                (speclooptripcount) [ 00000000000]
stg_39                 (br               ) [ 00111111111]
stg_40                 (ret              ) [ 00000000000]
val_assign             (phi              ) [ 00010000000]
full_assign_load       (load             ) [ 00111111111]
i                      (add              ) [ 00111111111]
stg_44                 (br               ) [ 00111111111]
stg_45                 (write            ) [ 00000000000]
tmp                    (trunc            ) [ 00000000000]
stg_47                 (write            ) [ 00000000000]
stg_48                 (write            ) [ 00000000000]
stg_49                 (br               ) [ 00111111111]
op2_assign             (phi              ) [ 00000100000]
result_1               (phi              ) [ 00000101111]
empty_assign_load      (load             ) [ 00111111111]
i_1                    (add              ) [ 00111111111]
stg_54                 (br               ) [ 00111111111]
stg_55                 (write            ) [ 00000000000]
tmp_3                  (icmp             ) [ 00000000000]
result_1_s             (and              ) [ 00111111111]
stg_58                 (write            ) [ 00000000000]
stg_59                 (br               ) [ 00111111111]
i_2                    (phi              ) [ 00000001000]
full_assign_load_1     (load             ) [ 00111111111]
i_3                    (add              ) [ 00111111111]
stg_63                 (br               ) [ 00111111111]
stg_64                 (write            ) [ 00000000000]
tmp_5                  (sext             ) [ 00000000000]
random_priorities_addr (getelementptr    ) [ 00000000100]
random_priorities_load (load             ) [ 00000000000]
tmp_1                  (trunc            ) [ 00000000000]
stg_70                 (write            ) [ 00000000000]
stg_71                 (write            ) [ 00000000000]
stg_72                 (br               ) [ 00111111111]
result_3               (phi              ) [ 01100000010]
empty_assign_load_1    (load             ) [ 00111111111]
stg_75                 (br               ) [ 01111111111]
last_load              (load             ) [ 00000000000]
stg_77                 (write            ) [ 00000000000]
ult                    (icmp             ) [ 00000000000]
rev4                   (xor              ) [ 00000000000]
p_result_3             (and              ) [ 00111111111]
stg_81                 (store            ) [ 00000000000]
stg_82                 (write            ) [ 00000000000]
stg_83                 (br               ) [ 00111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="priorityOut_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="priorityOut_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="priorityIn_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="priorityIn_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cmdOut_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmdOut_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="empty">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="full">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="full"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="random_priorities">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="random_priorities"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecWire"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i2P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i4P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="last_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="last/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="empty_assign_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_assign/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="full_assign_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="full_assign/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="full_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="full_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="empty_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="priorityIn_V_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="4" slack="0"/>
<pin id="84" dir="0" index="1" bw="4" slack="0"/>
<pin id="85" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="priorityIn_V_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="2" slack="0"/>
<pin id="91" dir="0" index="2" bw="2" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_45/3 stg_48/4 stg_55/5 stg_58/6 stg_64/7 stg_71/8 stg_77/9 stg_82/10 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="4" slack="0"/>
<pin id="99" dir="0" index="2" bw="4" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_47/3 stg_70/8 "/>
</bind>
</comp>

<comp id="105" class="1004" name="random_priorities_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="9" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="32" slack="0"/>
<pin id="109" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="random_priorities_addr/7 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="115" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="random_priorities_load/7 "/>
</bind>
</comp>

<comp id="117" class="1005" name="j_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="1"/>
<pin id="119" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="j_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="1"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="1" slack="1"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="130" class="1005" name="result_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="result (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="result_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="1"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="1" slack="1"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result/2 "/>
</bind>
</comp>

<comp id="142" class="1005" name="val_assign_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="1"/>
<pin id="144" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_assign (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="val_assign_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="1" slack="1"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="val_assign/3 "/>
</bind>
</comp>

<comp id="153" class="1005" name="op2_assign_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="1"/>
<pin id="155" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="op2_assign (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="op2_assign_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="1" slack="1"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="op2_assign/5 "/>
</bind>
</comp>

<comp id="164" class="1005" name="result_1_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="2"/>
<pin id="166" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="result_1 (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="result_1_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="1" slack="2"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_1/5 "/>
</bind>
</comp>

<comp id="175" class="1005" name="i_2_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="1"/>
<pin id="177" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="i_2_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="1" slack="1"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/7 "/>
</bind>
</comp>

<comp id="186" class="1005" name="result_3_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="1"/>
<pin id="188" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="result_3 (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="result_3_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="1" slack="2"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_3/9 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_load_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="2"/>
<pin id="201" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="full_assign_load/3 full_assign_load_1/7 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_load_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="3"/>
<pin id="204" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="empty_assign_load/5 empty_assign_load_1/9 "/>
</bind>
</comp>

<comp id="205" class="1004" name="stg_24_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_24/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="stg_25_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_25/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="last_1_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="0"/>
<pin id="217" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="last_1/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="stg_34_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_34/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="i_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="i_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/5 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_3_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="3"/>
<pin id="243" dir="0" index="1" bw="32" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="246" class="1004" name="result_1_s_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="result_1_s/5 "/>
</bind>
</comp>

<comp id="252" class="1004" name="i_3_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/7 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_5_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="9" slack="0"/>
<pin id="265" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/8 "/>
</bind>
</comp>

<comp id="268" class="1004" name="last_load_load_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="5"/>
<pin id="270" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="last_load/9 "/>
</bind>
</comp>

<comp id="271" class="1004" name="ult_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="5"/>
<pin id="273" dir="0" index="1" bw="32" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult/9 "/>
</bind>
</comp>

<comp id="276" class="1004" name="rev4_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev4/9 "/>
</bind>
</comp>

<comp id="282" class="1004" name="p_result_3_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_result_3/9 "/>
</bind>
</comp>

<comp id="288" class="1004" name="stg_81_store_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="4" slack="5"/>
<pin id="290" dir="0" index="1" bw="32" slack="5"/>
<pin id="291" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_81/9 "/>
</bind>
</comp>

<comp id="292" class="1005" name="last_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="last "/>
</bind>
</comp>

<comp id="299" class="1005" name="empty_assign_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="empty_assign "/>
</bind>
</comp>

<comp id="305" class="1005" name="full_assign_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="full_assign "/>
</bind>
</comp>

<comp id="311" class="1005" name="last_1_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="3"/>
<pin id="313" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="last_1 "/>
</bind>
</comp>

<comp id="321" class="1005" name="i_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="329" class="1005" name="i_1_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="334" class="1005" name="result_1_s_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="result_1_s "/>
</bind>
</comp>

<comp id="342" class="1005" name="i_3_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="347" class="1005" name="random_priorities_addr_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="1"/>
<pin id="349" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="random_priorities_addr "/>
</bind>
</comp>

<comp id="355" class="1005" name="p_result_3_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="p_result_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="22" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="22" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="46" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="48" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="101"><net_src comp="50" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="52" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="104"><net_src comp="54" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="110"><net_src comp="10" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="56" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="116"><net_src comp="105" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="16" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="40" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="128"><net_src comp="117" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="117" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="133"><net_src comp="40" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="134" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="145"><net_src comp="30" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="156"><net_src comp="30" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="173"><net_src comp="130" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="174"><net_src comp="167" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="178"><net_src comp="30" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="189"><net_src comp="186" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="196"><net_src comp="164" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="197"><net_src comp="190" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="209"><net_src comp="76" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="70" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="82" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="30" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="146" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="44" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="233"><net_src comp="146" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="239"><net_src comp="157" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="44" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="157" pin="4"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="241" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="167" pin="4"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="179" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="44" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="261"><net_src comp="179" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="266"><net_src comp="112" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="275"><net_src comp="268" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="280"><net_src comp="271" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="40" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="276" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="190" pin="4"/><net_sink comp="282" pin=1"/></net>

<net id="295"><net_src comp="58" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="297"><net_src comp="292" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="298"><net_src comp="292" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="302"><net_src comp="62" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="304"><net_src comp="299" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="308"><net_src comp="66" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="310"><net_src comp="305" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="314"><net_src comp="215" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="316"><net_src comp="311" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="317"><net_src comp="311" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="324"><net_src comp="224" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="332"><net_src comp="235" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="337"><net_src comp="246" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="345"><net_src comp="252" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="350"><net_src comp="105" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="358"><net_src comp="282" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="190" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: priorityOut_V | {3 8 }
	Port: cmdOut_V | {3 4 5 6 7 8 9 10 }
  - Chain level:
	State 1
		stg_24 : 1
		stg_25 : 1
		stg_34 : 1
	State 2
		stg_39 : 1
		stg_40 : 1
	State 3
		i : 1
		stg_44 : 1
		tmp : 1
		stg_47 : 2
	State 4
	State 5
		i_1 : 1
		stg_54 : 1
		tmp_3 : 1
		result_1_s : 2
	State 6
	State 7
		i_3 : 1
		stg_63 : 1
		tmp_5 : 1
		random_priorities_addr : 2
		random_priorities_load : 3
	State 8
		tmp_1 : 1
		stg_70 : 2
	State 9
		stg_75 : 1
		ult : 1
		rev4 : 2
		p_result_3 : 2
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |           i_fu_224           |    0    |    32   |
|    add   |          i_1_fu_235          |    0    |    32   |
|          |          i_3_fu_252          |    0    |    32   |
|----------|------------------------------|---------|---------|
|   icmp   |         tmp_3_fu_241         |    0    |    40   |
|          |          ult_fu_271          |    0    |    40   |
|----------|------------------------------|---------|---------|
|    and   |       result_1_s_fu_246      |    0    |    1    |
|          |       p_result_3_fu_282      |    0    |    1    |
|----------|------------------------------|---------|---------|
|    xor   |          rev4_fu_276         |    0    |    1    |
|----------|------------------------------|---------|---------|
|          |     full_read_read_fu_70     |    0    |    0    |
|   read   |     empty_read_read_fu_76    |    0    |    0    |
|          | priorityIn_V_read_read_fu_82 |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |        grp_write_fu_88       |    0    |    0    |
|          |        grp_write_fu_96       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |         last_1_fu_215        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |          tmp_fu_230          |    0    |    0    |
|          |         tmp_1_fu_263         |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |         tmp_5_fu_258         |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   179   |
|----------|------------------------------|---------|---------|

Memories:
+-----------------+--------+
|                 |  BRAM  |
+-----------------+--------+
|random_priorities|    1   |
+-----------------+--------+
|      Total      |    1   |
+-----------------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|     empty_assign_reg_299     |    1   |
|      full_assign_reg_305     |    1   |
|          i_1_reg_329         |   32   |
|          i_2_reg_175         |   32   |
|          i_3_reg_342         |   32   |
|           i_reg_321          |   32   |
|           j_reg_117          |    1   |
|        last_1_reg_311        |   32   |
|         last_reg_292         |   32   |
|      op2_assign_reg_153      |   32   |
|      p_result_3_reg_355      |    1   |
|random_priorities_addr_reg_347|    8   |
|       result_1_reg_164       |    1   |
|      result_1_s_reg_334      |    1   |
|       result_3_reg_186       |    1   |
|        result_reg_130        |    1   |
|      val_assign_reg_142      |   32   |
+------------------------------+--------+
|             Total            |   272  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_88  |  p2  |   3  |   2  |    6   |
|  grp_write_fu_96  |  p2  |   2  |   4  |    8   ||    4    |
| grp_access_fu_112 |  p0  |   2  |   8  |   16   ||    8    |
|     j_reg_117     |  p0  |   2  |   1  |    2   |
|   result_reg_130  |  p0  |   2  |   1  |    2   ||    1    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   34   ||  6.6095 ||    13   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   179  |
|   Memory  |    1   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   13   |
|  Register |    -   |    -   |   272  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    6   |   272  |   192  |
+-----------+--------+--------+--------+--------+
