<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › staging › sbe-2t3e3 › io.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>io.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * SBE 2T3E3 synchronous serial card driver for Linux</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2009-2010 Krzysztof Halasa &lt;khc@pm.waw.pl&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> * under the terms of version 2 of the GNU General Public License</span>
<span class="cm"> * as published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This code is based on a driver written by SBE Inc.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/ip.h&gt;</span>
<span class="cp">#include &quot;2t3e3.h&quot;</span>
<span class="cp">#include &quot;ctrl.h&quot;</span>

<span class="cm">/* All access to registers done via the 21143 on port 0 must be</span>
<span class="cm"> * protected via the card-&gt;bootrom_lock. */</span>

<span class="cm">/* priviate define to be used here only - must be protected by card-&gt;bootrom_lock */</span>
<span class="cp">#define cpld_write_nolock(channel, reg, val)			\</span>
<span class="cp">	bootrom_write((channel), CPLD_MAP_REG(reg, channel), val)</span>

<span class="n">u32</span> <span class="nf">cpld_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="n">channel</span><span class="p">,</span> <span class="n">u32</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">channel</span><span class="o">-&gt;</span><span class="n">card</span><span class="o">-&gt;</span><span class="n">bootrom_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">bootrom_read</span><span class="p">((</span><span class="n">channel</span><span class="p">),</span> <span class="n">CPLD_MAP_REG</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">channel</span><span class="p">));</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">channel</span><span class="o">-&gt;</span><span class="n">card</span><span class="o">-&gt;</span><span class="n">bootrom_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">val</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/****************************************</span>
<span class="cm"> * Access via BootROM port</span>
<span class="cm"> ****************************************/</span>

<span class="n">u32</span> <span class="nf">bootrom_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="n">channel</span><span class="p">,</span> <span class="n">u32</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span> <span class="o">=</span> <span class="n">channel</span><span class="o">-&gt;</span><span class="n">card</span><span class="o">-&gt;</span><span class="n">bootrom_addr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">result</span><span class="p">;</span>

	<span class="cm">/* select BootROM address */</span>
	<span class="n">dc_write</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">SBE_2T3E3_21143_REG_BOOT_ROM_PROGRAMMING_ADDRESS</span><span class="p">,</span> <span class="n">reg</span> <span class="o">&amp;</span> <span class="mh">0x3FFFF</span><span class="p">);</span>

	<span class="cm">/* select reading from BootROM */</span>
	<span class="n">dc_write</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">SBE_2T3E3_21143_REG_BOOT_ROM_SERIAL_ROM_AND_MII_MANAGEMENT</span><span class="p">,</span>
		 <span class="n">SBE_2T3E3_21143_VAL_READ_OPERATION</span> <span class="o">|</span>
		 <span class="n">SBE_2T3E3_21143_VAL_BOOT_ROM_SELECT</span><span class="p">);</span>

	<span class="n">udelay</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span> <span class="cm">/* 20 PCI cycles */</span>

	<span class="cm">/* read from BootROM */</span>
	<span class="n">result</span> <span class="o">=</span> <span class="n">dc_read</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">SBE_2T3E3_21143_REG_BOOT_ROM_SERIAL_ROM_AND_MII_MANAGEMENT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>

	<span class="cm">/* reset CSR9 */</span>
	<span class="n">dc_write</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">SBE_2T3E3_21143_REG_BOOT_ROM_SERIAL_ROM_AND_MII_MANAGEMENT</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">result</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">bootrom_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="n">channel</span><span class="p">,</span> <span class="n">u32</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span> <span class="o">=</span> <span class="n">channel</span><span class="o">-&gt;</span><span class="n">card</span><span class="o">-&gt;</span><span class="n">bootrom_addr</span><span class="p">;</span>

	<span class="cm">/* select BootROM address */</span>
	<span class="n">dc_write</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">SBE_2T3E3_21143_REG_BOOT_ROM_PROGRAMMING_ADDRESS</span><span class="p">,</span> <span class="n">reg</span> <span class="o">&amp;</span> <span class="mh">0x3FFFF</span><span class="p">);</span>

	<span class="cm">/* select writting to BootROM */</span>
	<span class="n">dc_write</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">SBE_2T3E3_21143_REG_BOOT_ROM_SERIAL_ROM_AND_MII_MANAGEMENT</span><span class="p">,</span>
		 <span class="n">SBE_2T3E3_21143_VAL_WRITE_OPERATION</span> <span class="o">|</span>
		 <span class="n">SBE_2T3E3_21143_VAL_BOOT_ROM_SELECT</span> <span class="o">|</span>
		 <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">));</span>

	<span class="n">udelay</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span> <span class="cm">/* 20 PCI cycles */</span>

	<span class="cm">/* reset CSR9 */</span>
	<span class="n">dc_write</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">SBE_2T3E3_21143_REG_BOOT_ROM_SERIAL_ROM_AND_MII_MANAGEMENT</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>


<span class="cm">/****************************************</span>
<span class="cm"> * Access via Serial I/O port</span>
<span class="cm"> ****************************************/</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">serialrom_read_bit</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="n">channel</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span> <span class="o">=</span> <span class="n">channel</span><span class="o">-&gt;</span><span class="n">card</span><span class="o">-&gt;</span><span class="n">bootrom_addr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">bit</span><span class="p">;</span>

	<span class="n">dc_write</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">SBE_2T3E3_21143_REG_BOOT_ROM_SERIAL_ROM_AND_MII_MANAGEMENT</span><span class="p">,</span>
		 <span class="n">SBE_2T3E3_21143_VAL_READ_OPERATION</span> <span class="o">|</span>
		 <span class="n">SBE_2T3E3_21143_VAL_SERIAL_ROM_SELECT</span> <span class="o">|</span>
		 <span class="n">SBE_2T3E3_21143_VAL_SERIAL_ROM_CLOCK</span> <span class="o">|</span>
		 <span class="n">SBE_2T3E3_21143_VAL_SERIAL_ROM_CHIP_SELECT</span><span class="p">);</span>	<span class="cm">/* clock high */</span>

	<span class="n">bit</span> <span class="o">=</span> <span class="p">(</span><span class="n">dc_read</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">SBE_2T3E3_21143_REG_BOOT_ROM_SERIAL_ROM_AND_MII_MANAGEMENT</span><span class="p">)</span> <span class="o">&amp;</span>
	       <span class="n">SBE_2T3E3_21143_VAL_SERIAL_ROM_DATA_OUT</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">0</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">dc_write</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">SBE_2T3E3_21143_REG_BOOT_ROM_SERIAL_ROM_AND_MII_MANAGEMENT</span><span class="p">,</span>
		 <span class="n">SBE_2T3E3_21143_VAL_READ_OPERATION</span> <span class="o">|</span>
		 <span class="n">SBE_2T3E3_21143_VAL_SERIAL_ROM_SELECT</span> <span class="o">|</span>
		 <span class="n">SBE_2T3E3_21143_VAL_SERIAL_ROM_CHIP_SELECT</span><span class="p">);</span>	<span class="cm">/* clock low */</span>

	<span class="k">return</span> <span class="n">bit</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">serialrom_write_bit</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="n">channel</span><span class="p">,</span> <span class="n">u32</span> <span class="n">bit</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span> <span class="o">=</span> <span class="n">channel</span><span class="o">-&gt;</span><span class="n">card</span><span class="o">-&gt;</span><span class="n">bootrom_addr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">lastbit</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="n">bit</span> <span class="o">&amp;=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">bit</span> <span class="o">!=</span> <span class="n">lastbit</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dc_write</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">SBE_2T3E3_21143_REG_BOOT_ROM_SERIAL_ROM_AND_MII_MANAGEMENT</span><span class="p">,</span>
			 <span class="n">SBE_2T3E3_21143_VAL_WRITE_OPERATION</span> <span class="o">|</span>
			 <span class="n">SBE_2T3E3_21143_VAL_SERIAL_ROM_SELECT</span> <span class="o">|</span>
			 <span class="n">SBE_2T3E3_21143_VAL_SERIAL_ROM_CHIP_SELECT</span> <span class="o">|</span>
			 <span class="p">(</span><span class="n">bit</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">));</span> <span class="cm">/* clock low */</span>

		<span class="n">lastbit</span> <span class="o">=</span> <span class="n">bit</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dc_write</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">SBE_2T3E3_21143_REG_BOOT_ROM_SERIAL_ROM_AND_MII_MANAGEMENT</span><span class="p">,</span>
		 <span class="n">SBE_2T3E3_21143_VAL_WRITE_OPERATION</span> <span class="o">|</span>
		 <span class="n">SBE_2T3E3_21143_VAL_SERIAL_ROM_SELECT</span> <span class="o">|</span>
		 <span class="n">SBE_2T3E3_21143_VAL_SERIAL_ROM_CLOCK</span> <span class="o">|</span>
		 <span class="n">SBE_2T3E3_21143_VAL_SERIAL_ROM_CHIP_SELECT</span> <span class="o">|</span>
		 <span class="p">(</span><span class="n">bit</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">));</span> <span class="cm">/* clock high */</span>

	<span class="n">dc_write</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">SBE_2T3E3_21143_REG_BOOT_ROM_SERIAL_ROM_AND_MII_MANAGEMENT</span><span class="p">,</span>
		 <span class="n">SBE_2T3E3_21143_VAL_WRITE_OPERATION</span> <span class="o">|</span>
		 <span class="n">SBE_2T3E3_21143_VAL_SERIAL_ROM_SELECT</span> <span class="o">|</span>
		 <span class="n">SBE_2T3E3_21143_VAL_SERIAL_ROM_CHIP_SELECT</span> <span class="o">|</span>
		 <span class="p">(</span><span class="n">bit</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">));</span> <span class="cm">/* clock low */</span>
<span class="p">}</span>

<span class="cm">/****************************************</span>
<span class="cm"> * Access to SerialROM (eeprom)</span>
<span class="cm"> ****************************************/</span>

<span class="n">u32</span> <span class="nf">t3e3_eeprom_read_word</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="n">channel</span><span class="p">,</span> <span class="n">u32</span> <span class="n">address</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span> <span class="o">=</span> <span class="n">channel</span><span class="o">-&gt;</span><span class="n">card</span><span class="o">-&gt;</span><span class="n">bootrom_addr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">i</span><span class="p">,</span> <span class="n">val</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">address</span> <span class="o">&amp;=</span> <span class="mh">0x3f</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">channel</span><span class="o">-&gt;</span><span class="n">card</span><span class="o">-&gt;</span><span class="n">bootrom_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="cm">/* select correct Serial Chip */</span>
	<span class="n">cpld_write_nolock</span><span class="p">(</span><span class="n">channel</span><span class="p">,</span> <span class="n">SBE_2T3E3_CPLD_REG_SERIAL_CHIP_SELECT</span><span class="p">,</span>
			  <span class="n">SBE_2T3E3_CPLD_VAL_EEPROM_SELECT</span><span class="p">);</span>

	<span class="cm">/* select reading from Serial I/O Bus */</span>
	<span class="n">dc_write</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">SBE_2T3E3_21143_REG_BOOT_ROM_SERIAL_ROM_AND_MII_MANAGEMENT</span><span class="p">,</span>
		 <span class="n">SBE_2T3E3_21143_VAL_READ_OPERATION</span> <span class="o">|</span>
		 <span class="n">SBE_2T3E3_21143_VAL_SERIAL_ROM_SELECT</span> <span class="o">|</span>
		 <span class="n">SBE_2T3E3_21143_VAL_SERIAL_ROM_CHIP_SELECT</span><span class="p">);</span>        <span class="cm">/* clock low */</span>

	<span class="cm">/* select read operation */</span>
	<span class="n">serialrom_write_bit</span><span class="p">(</span><span class="n">channel</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">serialrom_write_bit</span><span class="p">(</span><span class="n">channel</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">serialrom_write_bit</span><span class="p">(</span><span class="n">channel</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">serialrom_write_bit</span><span class="p">(</span><span class="n">channel</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0x20</span><span class="p">;</span> <span class="n">i</span><span class="p">;</span> <span class="n">i</span> <span class="o">&gt;&gt;=</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">serialrom_write_bit</span><span class="p">(</span><span class="n">channel</span><span class="p">,</span> <span class="n">address</span> <span class="o">&amp;</span> <span class="n">i</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0x8000</span><span class="p">;</span> <span class="n">i</span><span class="p">;</span> <span class="n">i</span> <span class="o">&gt;&gt;=</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="p">(</span><span class="n">serialrom_read_bit</span><span class="p">(</span><span class="n">channel</span><span class="p">)</span> <span class="o">?</span> <span class="n">i</span> <span class="o">:</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Reset 21143&#39;s CSR9 */</span>
	<span class="n">dc_write</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">SBE_2T3E3_21143_REG_BOOT_ROM_SERIAL_ROM_AND_MII_MANAGEMENT</span><span class="p">,</span>
		 <span class="n">SBE_2T3E3_21143_VAL_READ_OPERATION</span> <span class="o">|</span>
		 <span class="n">SBE_2T3E3_21143_VAL_SERIAL_ROM_SELECT</span> <span class="o">|</span>
		 <span class="n">SBE_2T3E3_21143_VAL_SERIAL_ROM_CHIP_SELECT</span><span class="p">);</span>        <span class="cm">/* clock low */</span>
	<span class="n">dc_write</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">SBE_2T3E3_21143_REG_BOOT_ROM_SERIAL_ROM_AND_MII_MANAGEMENT</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Unselect Serial Chip */</span>
	<span class="n">cpld_write_nolock</span><span class="p">(</span><span class="n">channel</span><span class="p">,</span> <span class="n">SBE_2T3E3_CPLD_REG_SERIAL_CHIP_SELECT</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">channel</span><span class="o">-&gt;</span><span class="n">card</span><span class="o">-&gt;</span><span class="n">bootrom_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ntohs</span><span class="p">(</span><span class="n">val</span><span class="p">);</span>
<span class="p">}</span>


<span class="cm">/****************************************</span>
<span class="cm"> * Access to Framer</span>
<span class="cm"> ****************************************/</span>

<span class="n">u32</span> <span class="nf">exar7250_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="n">channel</span><span class="p">,</span> <span class="n">u32</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">result</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

<span class="cp">#if 0</span><span class="c"></span>
<span class="c">	switch (reg) {</span>
<span class="c">	case SBE_2T3E3_FRAMER_REG_OPERATING_MODE:</span>
<span class="c">		return channel-&gt;framer_regs[reg];</span>
<span class="c">		break;</span>
<span class="c">	default:</span>
<span class="c">	}</span>
<span class="cp">#endif</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">channel</span><span class="o">-&gt;</span><span class="n">card</span><span class="o">-&gt;</span><span class="n">bootrom_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">result</span> <span class="o">=</span> <span class="n">bootrom_read</span><span class="p">(</span><span class="n">channel</span><span class="p">,</span> <span class="n">cpld_reg_map</span><span class="p">[</span><span class="n">SBE_2T3E3_CPLD_REG_FRAMER_BASE_ADDRESS</span><span class="p">]</span>
			      <span class="p">[</span><span class="n">channel</span><span class="o">-&gt;</span><span class="n">h</span><span class="p">.</span><span class="n">slot</span><span class="p">]</span> <span class="o">+</span> <span class="p">(</span><span class="n">t3e3_framer_reg_map</span><span class="p">[</span><span class="n">reg</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">));</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">channel</span><span class="o">-&gt;</span><span class="n">card</span><span class="o">-&gt;</span><span class="n">bootrom_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">result</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exar7250_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="n">channel</span><span class="p">,</span> <span class="n">u32</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">&amp;=</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="n">channel</span><span class="o">-&gt;</span><span class="n">framer_regs</span><span class="p">[</span><span class="n">reg</span><span class="p">]</span> <span class="o">=</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">channel</span><span class="o">-&gt;</span><span class="n">card</span><span class="o">-&gt;</span><span class="n">bootrom_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">bootrom_write</span><span class="p">(</span><span class="n">channel</span><span class="p">,</span> <span class="n">cpld_reg_map</span><span class="p">[</span><span class="n">SBE_2T3E3_CPLD_REG_FRAMER_BASE_ADDRESS</span><span class="p">]</span>
		      <span class="p">[</span><span class="n">channel</span><span class="o">-&gt;</span><span class="n">h</span><span class="p">.</span><span class="n">slot</span><span class="p">]</span> <span class="o">+</span> <span class="p">(</span><span class="n">t3e3_framer_reg_map</span><span class="p">[</span><span class="n">reg</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span> <span class="n">val</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">channel</span><span class="o">-&gt;</span><span class="n">card</span><span class="o">-&gt;</span><span class="n">bootrom_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>


<span class="cm">/****************************************</span>
<span class="cm"> * Access to LIU</span>
<span class="cm"> ****************************************/</span>

<span class="n">u32</span> <span class="nf">exar7300_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="n">channel</span><span class="p">,</span> <span class="n">u32</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span> <span class="o">=</span> <span class="n">channel</span><span class="o">-&gt;</span><span class="n">card</span><span class="o">-&gt;</span><span class="n">bootrom_addr</span><span class="p">,</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">i</span><span class="p">,</span> <span class="n">val</span><span class="p">;</span>

<span class="cp">#if 0</span><span class="c"></span>
<span class="c">	switch (reg) {</span>
<span class="c">	case SBE_2T3E3_LIU_REG_REG1:</span>
<span class="c">	case SBE_2T3E3_LIU_REG_REG2:</span>
<span class="c">	case SBE_2T3E3_LIU_REG_REG3:</span>
<span class="c">	case SBE_2T3E3_LIU_REG_REG4:</span>
<span class="c">		return channel-&gt;liu_regs[reg];</span>
<span class="c">		break;</span>
<span class="c">	default:</span>
<span class="c">	}</span>
<span class="cp">#endif</span>

	<span class="cm">/* select correct Serial Chip */</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">channel</span><span class="o">-&gt;</span><span class="n">card</span><span class="o">-&gt;</span><span class="n">bootrom_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">cpld_write_nolock</span><span class="p">(</span><span class="n">channel</span><span class="p">,</span> <span class="n">SBE_2T3E3_CPLD_REG_SERIAL_CHIP_SELECT</span><span class="p">,</span>
			  <span class="n">cpld_val_map</span><span class="p">[</span><span class="n">SBE_2T3E3_CPLD_VAL_LIU_SELECT</span><span class="p">][</span><span class="n">channel</span><span class="o">-&gt;</span><span class="n">h</span><span class="p">.</span><span class="n">slot</span><span class="p">]);</span>

	<span class="cm">/* select reading from Serial I/O Bus */</span>
	<span class="n">dc_write</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">SBE_2T3E3_21143_REG_BOOT_ROM_SERIAL_ROM_AND_MII_MANAGEMENT</span><span class="p">,</span>
		 <span class="n">SBE_2T3E3_21143_VAL_READ_OPERATION</span> <span class="o">|</span>
		 <span class="n">SBE_2T3E3_21143_VAL_SERIAL_ROM_SELECT</span> <span class="o">|</span>
		 <span class="n">SBE_2T3E3_21143_VAL_SERIAL_ROM_CHIP_SELECT</span><span class="p">);</span>	<span class="cm">/* clock low */</span>

	<span class="cm">/* select read operation */</span>
	<span class="n">serialrom_write_bit</span><span class="p">(</span><span class="n">channel</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="cm">/* Exar7300 register address is 4 bit long */</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">t3e3_liu_reg_map</span><span class="p">[</span><span class="n">reg</span><span class="p">];</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">,</span> <span class="n">reg</span> <span class="o">&gt;&gt;=</span> <span class="mi">1</span><span class="p">)</span> <span class="cm">/* 4 bits of SerialROM address */</span>
		<span class="n">serialrom_write_bit</span><span class="p">(</span><span class="n">channel</span><span class="p">,</span> <span class="n">reg</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">3</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>	<span class="cm">/* remaining 3 bits of SerialROM address */</span>
		<span class="n">serialrom_write_bit</span><span class="p">(</span><span class="n">channel</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="cm">/* Exar7300 register value is 5 bit long */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>	<span class="cm">/* 8 bits of SerialROM value */</span>
		<span class="n">val</span> <span class="o">+=</span> <span class="p">(</span><span class="n">serialrom_read_bit</span><span class="p">(</span><span class="n">channel</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">i</span><span class="p">);</span>

	<span class="cm">/* Reset 21143&#39;s CSR9 */</span>
	<span class="n">dc_write</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">SBE_2T3E3_21143_REG_BOOT_ROM_SERIAL_ROM_AND_MII_MANAGEMENT</span><span class="p">,</span>
		 <span class="n">SBE_2T3E3_21143_VAL_READ_OPERATION</span> <span class="o">|</span>
		 <span class="n">SBE_2T3E3_21143_VAL_SERIAL_ROM_SELECT</span> <span class="o">|</span>
		 <span class="n">SBE_2T3E3_21143_VAL_SERIAL_ROM_CHIP_SELECT</span><span class="p">);</span>	<span class="cm">/* clock low */</span>
	<span class="n">dc_write</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">SBE_2T3E3_21143_REG_BOOT_ROM_SERIAL_ROM_AND_MII_MANAGEMENT</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Unselect Serial Chip */</span>
	<span class="n">cpld_write_nolock</span><span class="p">(</span><span class="n">channel</span><span class="p">,</span> <span class="n">SBE_2T3E3_CPLD_REG_SERIAL_CHIP_SELECT</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">channel</span><span class="o">-&gt;</span><span class="n">card</span><span class="o">-&gt;</span><span class="n">bootrom_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">val</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exar7300_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="n">channel</span><span class="p">,</span> <span class="n">u32</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span> <span class="o">=</span> <span class="n">channel</span><span class="o">-&gt;</span><span class="n">card</span><span class="o">-&gt;</span><span class="n">bootrom_addr</span><span class="p">,</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">channel</span><span class="o">-&gt;</span><span class="n">liu_regs</span><span class="p">[</span><span class="n">reg</span><span class="p">]</span> <span class="o">=</span> <span class="n">val</span><span class="p">;</span>

	<span class="cm">/* select correct Serial Chip */</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">channel</span><span class="o">-&gt;</span><span class="n">card</span><span class="o">-&gt;</span><span class="n">bootrom_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">cpld_write_nolock</span><span class="p">(</span><span class="n">channel</span><span class="p">,</span> <span class="n">SBE_2T3E3_CPLD_REG_SERIAL_CHIP_SELECT</span><span class="p">,</span>
			  <span class="n">cpld_val_map</span><span class="p">[</span><span class="n">SBE_2T3E3_CPLD_VAL_LIU_SELECT</span><span class="p">][</span><span class="n">channel</span><span class="o">-&gt;</span><span class="n">h</span><span class="p">.</span><span class="n">slot</span><span class="p">]);</span>

	<span class="cm">/* select writting to Serial I/O Bus */</span>
	<span class="n">dc_write</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">SBE_2T3E3_21143_REG_BOOT_ROM_SERIAL_ROM_AND_MII_MANAGEMENT</span><span class="p">,</span>
		 <span class="n">SBE_2T3E3_21143_VAL_WRITE_OPERATION</span> <span class="o">|</span>
		 <span class="n">SBE_2T3E3_21143_VAL_SERIAL_ROM_SELECT</span> <span class="o">|</span>
		 <span class="n">SBE_2T3E3_21143_VAL_SERIAL_ROM_CHIP_SELECT</span><span class="p">);</span>	<span class="cm">/* clock low */</span>

	<span class="cm">/* select write operation */</span>
	<span class="n">serialrom_write_bit</span><span class="p">(</span><span class="n">channel</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Exar7300 register address is 4 bit long */</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">t3e3_liu_reg_map</span><span class="p">[</span><span class="n">reg</span><span class="p">];</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>	<span class="cm">/* 4 bits */</span>
		<span class="n">serialrom_write_bit</span><span class="p">(</span><span class="n">channel</span><span class="p">,</span> <span class="n">reg</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">&gt;&gt;=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">3</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>	<span class="cm">/* remaining 3 bits of SerialROM address */</span>
		<span class="n">serialrom_write_bit</span><span class="p">(</span><span class="n">channel</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Exar7300 register value is 5 bit long */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">5</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">serialrom_write_bit</span><span class="p">(</span><span class="n">channel</span><span class="p">,</span> <span class="n">val</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">val</span> <span class="o">&gt;&gt;=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">3</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>	<span class="cm">/* remaining 3 bits of SerialROM value */</span>
		<span class="n">serialrom_write_bit</span><span class="p">(</span><span class="n">channel</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Reset 21143_CSR9 */</span>
	<span class="n">dc_write</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">SBE_2T3E3_21143_REG_BOOT_ROM_SERIAL_ROM_AND_MII_MANAGEMENT</span><span class="p">,</span>
		 <span class="n">SBE_2T3E3_21143_VAL_WRITE_OPERATION</span> <span class="o">|</span>
		 <span class="n">SBE_2T3E3_21143_VAL_SERIAL_ROM_SELECT</span> <span class="o">|</span>
		 <span class="n">SBE_2T3E3_21143_VAL_SERIAL_ROM_CHIP_SELECT</span><span class="p">);</span>	<span class="cm">/* clock low */</span>
	<span class="n">dc_write</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">SBE_2T3E3_21143_REG_BOOT_ROM_SERIAL_ROM_AND_MII_MANAGEMENT</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Unselect Serial Chip */</span>
	<span class="n">cpld_write_nolock</span><span class="p">(</span><span class="n">channel</span><span class="p">,</span> <span class="n">SBE_2T3E3_CPLD_REG_SERIAL_CHIP_SELECT</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">channel</span><span class="o">-&gt;</span><span class="n">card</span><span class="o">-&gt;</span><span class="n">bootrom_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
