design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="$ref_dir/../../../../AMNS_arith_co_design.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../AMNS_arith_co_design.gen/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../AMNS_arith_co_design.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AMNS_arith_co_design.gen/sources_1/bd/design_1/ipshared/34f8/hdl"
design_1_rst_ps7_0_25M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_ps7_0_25M_0/sim/design_1_rst_ps7_0_25M_0.vhd,incdir="$ref_dir/../../../../AMNS_arith_co_design.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../AMNS_arith_co_design.gen/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../AMNS_arith_co_design.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AMNS_arith_co_design.gen/sources_1/bd/design_1/ipshared/34f8/hdl"
amns_package.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/4666/src/amns_package.vhd,incdir="$ref_dir/../../../../AMNS_arith_co_design.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../AMNS_arith_co_design.gen/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../AMNS_arith_co_design.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AMNS_arith_co_design.gen/sources_1/bd/design_1/ipshared/34f8/hdl"
ALU_multiple_stage.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/4666/src/ALU_multiple_stage.vhd,incdir="$ref_dir/../../../../AMNS_arith_co_design.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../AMNS_arith_co_design.gen/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../AMNS_arith_co_design.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AMNS_arith_co_design.gen/sources_1/bd/design_1/ipshared/34f8/hdl"
AMNS_arith_ip_v1_0_S00_AXI.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/4666/hdl/AMNS_arith_ip_v1_0_S00_AXI.vhd,incdir="$ref_dir/../../../../AMNS_arith_co_design.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../AMNS_arith_co_design.gen/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../AMNS_arith_co_design.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AMNS_arith_co_design.gen/sources_1/bd/design_1/ipshared/34f8/hdl"
AMNS_arith_multiple_stage.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/4666/src/AMNS_arith_multiple_stage.vhd,incdir="$ref_dir/../../../../AMNS_arith_co_design.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../AMNS_arith_co_design.gen/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../AMNS_arith_co_design.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AMNS_arith_co_design.gen/sources_1/bd/design_1/ipshared/34f8/hdl"
FSM.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/4666/src/FSM.vhd,incdir="$ref_dir/../../../../AMNS_arith_co_design.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../AMNS_arith_co_design.gen/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../AMNS_arith_co_design.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AMNS_arith_co_design.gen/sources_1/bd/design_1/ipshared/34f8/hdl"
counter.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/4666/src/counter.vhd,incdir="$ref_dir/../../../../AMNS_arith_co_design.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../AMNS_arith_co_design.gen/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../AMNS_arith_co_design.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AMNS_arith_co_design.gen/sources_1/bd/design_1/ipshared/34f8/hdl"
poly_mem.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/4666/src/poly_mem.vhd,incdir="$ref_dir/../../../../AMNS_arith_co_design.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../AMNS_arith_co_design.gen/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../AMNS_arith_co_design.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AMNS_arith_co_design.gen/sources_1/bd/design_1/ipshared/34f8/hdl"
AMNS_arith_ip_v1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/4666/hdl/AMNS_arith_ip_v1_0.vhd,incdir="$ref_dir/../../../../AMNS_arith_co_design.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../AMNS_arith_co_design.gen/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../AMNS_arith_co_design.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AMNS_arith_co_design.gen/sources_1/bd/design_1/ipshared/34f8/hdl"
design_1_AMNS_arith_ip_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_AMNS_arith_ip_0_0/sim/design_1_AMNS_arith_ip_0_0.vhd,incdir="$ref_dir/../../../../AMNS_arith_co_design.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../AMNS_arith_co_design.gen/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../AMNS_arith_co_design.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AMNS_arith_co_design.gen/sources_1/bd/design_1/ipshared/34f8/hdl"
design_1_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,incdir="$ref_dir/../../../../AMNS_arith_co_design.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../AMNS_arith_co_design.gen/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../AMNS_arith_co_design.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AMNS_arith_co_design.gen/sources_1/bd/design_1/ipshared/34f8/hdl"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="$ref_dir/../../../../AMNS_arith_co_design.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../AMNS_arith_co_design.gen/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../AMNS_arith_co_design.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AMNS_arith_co_design.gen/sources_1/bd/design_1/ipshared/34f8/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
