// Seed: 4284757315
module module_0 (
    input id_0,
    output reg id_1
);
  assign id_1 = 1;
  type_8(
      'b0, 1
  );
  string id_2 = "";
  logic  id_4;
  assign id_1 = 1;
  always #1 begin
    id_1 <= id_0 - id_3;
  end
  supply0 id_5;
  type_12 id_6 (
      .id_0(1),
      .id_1(id_2),
      .id_2(id_5[1]),
      .id_3(1),
      .id_4(id_5)
  );
endmodule
