Introduction: This project is for maxtrix 3x3 multiply.

Algorithm: In the original code, it has higher latency and interval, My goal is to achieve min interval and latency for highest data throughput.

Reference: ~Xilinx/Vivado/2019.2/examples/design [xdesign] memory_porting_and_ii