
Session15.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002b70  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000026  00800060  00002b70  00002c04  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000000c  00800086  00800086  00002c2a  2**0
                  ALLOC
  3 .stab         00003204  00000000  00000000  00002c2c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000017ef  00000000  00000000  00005e30  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  0000761f  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  0000775f  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  000078cf  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  00009518  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  0000a403  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  0000b1b0  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  0000b310  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  0000b59d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000bd6b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 1e 0f 	jmp	0x1e3c	; 0x1e3c <__vector_1>
       8:	0c 94 4b 0f 	jmp	0x1e96	; 0x1e96 <__vector_2>
       c:	0c 94 78 0f 	jmp	0x1ef0	; 0x1ef0 <__vector_3>
      10:	0c 94 1c 0e 	jmp	0x1c38	; 0x1c38 <__vector_4>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e0 e7       	ldi	r30, 0x70	; 112
      68:	fb e2       	ldi	r31, 0x2B	; 43
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a6 38       	cpi	r26, 0x86	; 134
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	a6 e8       	ldi	r26, 0x86	; 134
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a2 39       	cpi	r26, 0x92	; 146
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 e1 05 	call	0xbc2	; 0xbc2 <main>
      8a:	0c 94 b6 15 	jmp	0x2b6c	; 0x2b6c <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 7f 15 	jmp	0x2afe	; 0x2afe <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 9b 15 	jmp	0x2b36	; 0x2b36 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 8b 15 	jmp	0x2b16	; 0x2b16 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 a7 15 	jmp	0x2b4e	; 0x2b4e <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 8b 15 	jmp	0x2b16	; 0x2b16 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 a7 15 	jmp	0x2b4e	; 0x2b4e <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 7f 15 	jmp	0x2afe	; 0x2afe <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 9b 15 	jmp	0x2b36	; 0x2b36 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 8b 15 	jmp	0x2b16	; 0x2b16 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 a7 15 	jmp	0x2b4e	; 0x2b4e <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 8b 15 	jmp	0x2b16	; 0x2b16 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 a7 15 	jmp	0x2b4e	; 0x2b4e <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 8b 15 	jmp	0x2b16	; 0x2b16 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 a7 15 	jmp	0x2b4e	; 0x2b4e <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 8f 15 	jmp	0x2b1e	; 0x2b1e <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 ab 15 	jmp	0x2b56	; 0x2b56 <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <TogLed>:

LED_Type led1 = {LED_PORTA, LED_PIN0, ACTIVE_HIGH};
u32 SW_Cnt = 0;
u8 time = 125;
void TogLed()
{
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	cd b7       	in	r28, 0x3d	; 61
     b4c:	de b7       	in	r29, 0x3e	; 62
	SW_Cnt++;
     b4e:	80 91 86 00 	lds	r24, 0x0086
     b52:	90 91 87 00 	lds	r25, 0x0087
     b56:	a0 91 88 00 	lds	r26, 0x0088
     b5a:	b0 91 89 00 	lds	r27, 0x0089
     b5e:	01 96       	adiw	r24, 0x01	; 1
     b60:	a1 1d       	adc	r26, r1
     b62:	b1 1d       	adc	r27, r1
     b64:	80 93 86 00 	sts	0x0086, r24
     b68:	90 93 87 00 	sts	0x0087, r25
     b6c:	a0 93 88 00 	sts	0x0088, r26
     b70:	b0 93 89 00 	sts	0x0089, r27
	if(SW_Cnt == 1000)
     b74:	80 91 86 00 	lds	r24, 0x0086
     b78:	90 91 87 00 	lds	r25, 0x0087
     b7c:	a0 91 88 00 	lds	r26, 0x0088
     b80:	b0 91 89 00 	lds	r27, 0x0089
     b84:	88 3e       	cpi	r24, 0xE8	; 232
     b86:	23 e0       	ldi	r18, 0x03	; 3
     b88:	92 07       	cpc	r25, r18
     b8a:	20 e0       	ldi	r18, 0x00	; 0
     b8c:	a2 07       	cpc	r26, r18
     b8e:	20 e0       	ldi	r18, 0x00	; 0
     b90:	b2 07       	cpc	r27, r18
     b92:	a1 f4       	brne	.+40     	; 0xbbc <TogLed+0x76>
	{
		TMR2_voidSetCTC(time);
     b94:	80 91 6b 00 	lds	r24, 0x006B
     b98:	0e 94 fc 0d 	call	0x1bf8	; 0x1bf8 <TMR2_voidSetCTC>
		LED_voidToggle(led1);
     b9c:	60 91 68 00 	lds	r22, 0x0068
     ba0:	70 91 69 00 	lds	r23, 0x0069
     ba4:	80 91 6a 00 	lds	r24, 0x006A
     ba8:	0e 94 89 0d 	call	0x1b12	; 0x1b12 <LED_voidToggle>
		SW_Cnt = 0;
     bac:	10 92 86 00 	sts	0x0086, r1
     bb0:	10 92 87 00 	sts	0x0087, r1
     bb4:	10 92 88 00 	sts	0x0088, r1
     bb8:	10 92 89 00 	sts	0x0089, r1
	}
}
     bbc:	cf 91       	pop	r28
     bbe:	df 91       	pop	r29
     bc0:	08 95       	ret

00000bc2 <main>:
int main()
{
     bc2:	df 93       	push	r29
     bc4:	cf 93       	push	r28
     bc6:	cd b7       	in	r28, 0x3d	; 61
     bc8:	de b7       	in	r29, 0x3e	; 62
	LED_voidInit(led1);
     bca:	60 91 68 00 	lds	r22, 0x0068
     bce:	70 91 69 00 	lds	r23, 0x0069
     bd2:	80 91 6a 00 	lds	r24, 0x006A
     bd6:	0e 94 33 0d 	call	0x1a66	; 0x1a66 <LED_voidInit>
	TMR2_voidInitCTC();
     bda:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <TMR2_voidInitCTC>
	TMR2_voidSetCallBackCTC(TogLed);
     bde:	83 ea       	ldi	r24, 0xA3	; 163
     be0:	95 e0       	ldi	r25, 0x05	; 5
     be2:	0e 94 0a 0e 	call	0x1c14	; 0x1c14 <TMR2_voidSetCallBackCTC>
	GIE_voidEnable();
     be6:	0e 94 9d 0d 	call	0x1b3a	; 0x1b3a <GIE_voidEnable>
     bea:	ff cf       	rjmp	.-2      	; 0xbea <main+0x28>

00000bec <KPD_voidInit>:
#include "KPD_interface.h"
#include "KPD_config.h"
#include "KPD_private.h"

void KPD_voidInit(void)
{
     bec:	df 93       	push	r29
     bee:	cf 93       	push	r28
     bf0:	cd b7       	in	r28, 0x3d	; 61
     bf2:	de b7       	in	r29, 0x3e	; 62
	/* ROWS -> INT_PULLUP */
	DIO_enumSetPinDirection(KPD_PORT, KPD_R0, DIO_PIN_INPUT);
     bf4:	82 e0       	ldi	r24, 0x02	; 2
     bf6:	60 e0       	ldi	r22, 0x00	; 0
     bf8:	40 e0       	ldi	r20, 0x00	; 0
     bfa:	0e 94 a5 0f 	call	0x1f4a	; 0x1f4a <DIO_enumSetPinDirection>
	DIO_enumSetPinValue(KPD_PORT, KPD_R0, DIO_PIN_HIGH);
     bfe:	82 e0       	ldi	r24, 0x02	; 2
     c00:	60 e0       	ldi	r22, 0x00	; 0
     c02:	41 e0       	ldi	r20, 0x01	; 1
     c04:	0e 94 b4 10 	call	0x2168	; 0x2168 <DIO_enumSetPinValue>
	
	DIO_enumSetPinDirection(KPD_PORT, KPD_R1, DIO_PIN_INPUT);
     c08:	82 e0       	ldi	r24, 0x02	; 2
     c0a:	61 e0       	ldi	r22, 0x01	; 1
     c0c:	40 e0       	ldi	r20, 0x00	; 0
     c0e:	0e 94 a5 0f 	call	0x1f4a	; 0x1f4a <DIO_enumSetPinDirection>
	DIO_enumSetPinValue(KPD_PORT, KPD_R1, DIO_PIN_HIGH);
     c12:	82 e0       	ldi	r24, 0x02	; 2
     c14:	61 e0       	ldi	r22, 0x01	; 1
     c16:	41 e0       	ldi	r20, 0x01	; 1
     c18:	0e 94 b4 10 	call	0x2168	; 0x2168 <DIO_enumSetPinValue>
	
	DIO_enumSetPinDirection(KPD_PORT, KPD_R2, DIO_PIN_INPUT);
     c1c:	82 e0       	ldi	r24, 0x02	; 2
     c1e:	62 e0       	ldi	r22, 0x02	; 2
     c20:	40 e0       	ldi	r20, 0x00	; 0
     c22:	0e 94 a5 0f 	call	0x1f4a	; 0x1f4a <DIO_enumSetPinDirection>
	DIO_enumSetPinValue(KPD_PORT, KPD_R2, DIO_PIN_HIGH);
     c26:	82 e0       	ldi	r24, 0x02	; 2
     c28:	62 e0       	ldi	r22, 0x02	; 2
     c2a:	41 e0       	ldi	r20, 0x01	; 1
     c2c:	0e 94 b4 10 	call	0x2168	; 0x2168 <DIO_enumSetPinValue>
	
	DIO_enumSetPinDirection(KPD_PORT, KPD_R3, DIO_PIN_INPUT);
     c30:	82 e0       	ldi	r24, 0x02	; 2
     c32:	63 e0       	ldi	r22, 0x03	; 3
     c34:	40 e0       	ldi	r20, 0x00	; 0
     c36:	0e 94 a5 0f 	call	0x1f4a	; 0x1f4a <DIO_enumSetPinDirection>
	DIO_enumSetPinValue(KPD_PORT, KPD_R3, DIO_PIN_HIGH);
     c3a:	82 e0       	ldi	r24, 0x02	; 2
     c3c:	63 e0       	ldi	r22, 0x03	; 3
     c3e:	41 e0       	ldi	r20, 0x01	; 1
     c40:	0e 94 b4 10 	call	0x2168	; 0x2168 <DIO_enumSetPinValue>
	
	/* COLS -> OUTPUT, HIGH */
	DIO_enumSetPinDirection(KPD_PORT, KPD_C0, DIO_PIN_OUTPUT);
     c44:	82 e0       	ldi	r24, 0x02	; 2
     c46:	64 e0       	ldi	r22, 0x04	; 4
     c48:	41 e0       	ldi	r20, 0x01	; 1
     c4a:	0e 94 a5 0f 	call	0x1f4a	; 0x1f4a <DIO_enumSetPinDirection>
	DIO_enumSetPinValue(KPD_PORT, KPD_C0, DIO_PIN_HIGH);
     c4e:	82 e0       	ldi	r24, 0x02	; 2
     c50:	64 e0       	ldi	r22, 0x04	; 4
     c52:	41 e0       	ldi	r20, 0x01	; 1
     c54:	0e 94 b4 10 	call	0x2168	; 0x2168 <DIO_enumSetPinValue>
	
	DIO_enumSetPinDirection(KPD_PORT, KPD_C1, DIO_PIN_OUTPUT);
     c58:	82 e0       	ldi	r24, 0x02	; 2
     c5a:	65 e0       	ldi	r22, 0x05	; 5
     c5c:	41 e0       	ldi	r20, 0x01	; 1
     c5e:	0e 94 a5 0f 	call	0x1f4a	; 0x1f4a <DIO_enumSetPinDirection>
	DIO_enumSetPinValue(KPD_PORT, KPD_C1, DIO_PIN_HIGH);
     c62:	82 e0       	ldi	r24, 0x02	; 2
     c64:	65 e0       	ldi	r22, 0x05	; 5
     c66:	41 e0       	ldi	r20, 0x01	; 1
     c68:	0e 94 b4 10 	call	0x2168	; 0x2168 <DIO_enumSetPinValue>
	
	DIO_enumSetPinDirection(KPD_PORT, KPD_C2, DIO_PIN_OUTPUT);
     c6c:	82 e0       	ldi	r24, 0x02	; 2
     c6e:	66 e0       	ldi	r22, 0x06	; 6
     c70:	41 e0       	ldi	r20, 0x01	; 1
     c72:	0e 94 a5 0f 	call	0x1f4a	; 0x1f4a <DIO_enumSetPinDirection>
	DIO_enumSetPinValue(KPD_PORT, KPD_C2, DIO_PIN_HIGH);
     c76:	82 e0       	ldi	r24, 0x02	; 2
     c78:	66 e0       	ldi	r22, 0x06	; 6
     c7a:	41 e0       	ldi	r20, 0x01	; 1
     c7c:	0e 94 b4 10 	call	0x2168	; 0x2168 <DIO_enumSetPinValue>
	
	DIO_enumSetPinDirection(KPD_PORT, KPD_C3, DIO_PIN_OUTPUT);
     c80:	82 e0       	ldi	r24, 0x02	; 2
     c82:	67 e0       	ldi	r22, 0x07	; 7
     c84:	41 e0       	ldi	r20, 0x01	; 1
     c86:	0e 94 a5 0f 	call	0x1f4a	; 0x1f4a <DIO_enumSetPinDirection>
	DIO_enumSetPinValue(KPD_PORT, KPD_C3, DIO_PIN_HIGH);
     c8a:	82 e0       	ldi	r24, 0x02	; 2
     c8c:	67 e0       	ldi	r22, 0x07	; 7
     c8e:	41 e0       	ldi	r20, 0x01	; 1
     c90:	0e 94 b4 10 	call	0x2168	; 0x2168 <DIO_enumSetPinValue>
	
	
	
}
     c94:	cf 91       	pop	r28
     c96:	df 91       	pop	r29
     c98:	08 95       	ret

00000c9a <KPD_u8GetPressed>:

u8 KPD_u8GetPressed(void)
{
     c9a:	df 93       	push	r29
     c9c:	cf 93       	push	r28
     c9e:	cd b7       	in	r28, 0x3d	; 61
     ca0:	de b7       	in	r29, 0x3e	; 62
     ca2:	a0 97       	sbiw	r28, 0x20	; 32
     ca4:	0f b6       	in	r0, 0x3f	; 63
     ca6:	f8 94       	cli
     ca8:	de bf       	out	0x3e, r29	; 62
     caa:	0f be       	out	0x3f, r0	; 63
     cac:	cd bf       	out	0x3d, r28	; 61
	u8 LOC_u8RetVal = NOT_PRESSED;
     cae:	8f ef       	ldi	r24, 0xFF	; 255
     cb0:	8f 8f       	std	Y+31, r24	; 0x1f
	u8 LOC_u8GetPressed;
	
	u8 LOC_u8ROW_Iterator;
	u8 LOC_u8COL_Iterator;
	
	for(LOC_u8COL_Iterator = KPD_COL_INIT; LOC_u8COL_Iterator < KPD_COL_END; LOC_u8COL_Iterator++)
     cb2:	84 e0       	ldi	r24, 0x04	; 4
     cb4:	8d 8f       	std	Y+29, r24	; 0x1d
     cb6:	27 c1       	rjmp	.+590    	; 0xf06 <KPD_u8GetPressed+0x26c>
	{
		DIO_enumSetPinValue(KPD_PORT, LOC_u8COL_Iterator, DIO_PIN_LOW);
     cb8:	82 e0       	ldi	r24, 0x02	; 2
     cba:	6d 8d       	ldd	r22, Y+29	; 0x1d
     cbc:	40 e0       	ldi	r20, 0x00	; 0
     cbe:	0e 94 b4 10 	call	0x2168	; 0x2168 <DIO_enumSetPinValue>
		for(LOC_u8ROW_Iterator = KPD_ROW_INIT; LOC_u8ROW_Iterator < KPD_ROW_END; LOC_u8ROW_Iterator++)
     cc2:	1e 8e       	std	Y+30, r1	; 0x1e
     cc4:	14 c1       	rjmp	.+552    	; 0xeee <KPD_u8GetPressed+0x254>
		{
			DIO_enumGetPinValue(KPD_PORT, LOC_u8ROW_Iterator, &LOC_u8GetPressed);
     cc6:	9e 01       	movw	r18, r28
     cc8:	20 5e       	subi	r18, 0xE0	; 224
     cca:	3f 4f       	sbci	r19, 0xFF	; 255
     ccc:	82 e0       	ldi	r24, 0x02	; 2
     cce:	6e 8d       	ldd	r22, Y+30	; 0x1e
     cd0:	a9 01       	movw	r20, r18
     cd2:	0e 94 c3 11 	call	0x2386	; 0x2386 <DIO_enumGetPinValue>
			
			if(LOC_u8GetPressed == 0)
     cd6:	88 a1       	ldd	r24, Y+32	; 0x20
     cd8:	88 23       	and	r24, r24
     cda:	09 f0       	breq	.+2      	; 0xcde <KPD_u8GetPressed+0x44>
     cdc:	05 c1       	rjmp	.+522    	; 0xee8 <KPD_u8GetPressed+0x24e>
     cde:	80 e0       	ldi	r24, 0x00	; 0
     ce0:	90 e0       	ldi	r25, 0x00	; 0
     ce2:	a8 e4       	ldi	r26, 0x48	; 72
     ce4:	b2 e4       	ldi	r27, 0x42	; 66
     ce6:	89 8f       	std	Y+25, r24	; 0x19
     ce8:	9a 8f       	std	Y+26, r25	; 0x1a
     cea:	ab 8f       	std	Y+27, r26	; 0x1b
     cec:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     cee:	69 8d       	ldd	r22, Y+25	; 0x19
     cf0:	7a 8d       	ldd	r23, Y+26	; 0x1a
     cf2:	8b 8d       	ldd	r24, Y+27	; 0x1b
     cf4:	9c 8d       	ldd	r25, Y+28	; 0x1c
     cf6:	20 e0       	ldi	r18, 0x00	; 0
     cf8:	30 e0       	ldi	r19, 0x00	; 0
     cfa:	4a ef       	ldi	r20, 0xFA	; 250
     cfc:	54 e4       	ldi	r21, 0x44	; 68
     cfe:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     d02:	dc 01       	movw	r26, r24
     d04:	cb 01       	movw	r24, r22
     d06:	8d 8b       	std	Y+21, r24	; 0x15
     d08:	9e 8b       	std	Y+22, r25	; 0x16
     d0a:	af 8b       	std	Y+23, r26	; 0x17
     d0c:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
     d0e:	6d 89       	ldd	r22, Y+21	; 0x15
     d10:	7e 89       	ldd	r23, Y+22	; 0x16
     d12:	8f 89       	ldd	r24, Y+23	; 0x17
     d14:	98 8d       	ldd	r25, Y+24	; 0x18
     d16:	20 e0       	ldi	r18, 0x00	; 0
     d18:	30 e0       	ldi	r19, 0x00	; 0
     d1a:	40 e8       	ldi	r20, 0x80	; 128
     d1c:	5f e3       	ldi	r21, 0x3F	; 63
     d1e:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     d22:	88 23       	and	r24, r24
     d24:	2c f4       	brge	.+10     	; 0xd30 <KPD_u8GetPressed+0x96>
		__ticks = 1;
     d26:	81 e0       	ldi	r24, 0x01	; 1
     d28:	90 e0       	ldi	r25, 0x00	; 0
     d2a:	9c 8b       	std	Y+20, r25	; 0x14
     d2c:	8b 8b       	std	Y+19, r24	; 0x13
     d2e:	3f c0       	rjmp	.+126    	; 0xdae <KPD_u8GetPressed+0x114>
	else if (__tmp > 65535)
     d30:	6d 89       	ldd	r22, Y+21	; 0x15
     d32:	7e 89       	ldd	r23, Y+22	; 0x16
     d34:	8f 89       	ldd	r24, Y+23	; 0x17
     d36:	98 8d       	ldd	r25, Y+24	; 0x18
     d38:	20 e0       	ldi	r18, 0x00	; 0
     d3a:	3f ef       	ldi	r19, 0xFF	; 255
     d3c:	4f e7       	ldi	r20, 0x7F	; 127
     d3e:	57 e4       	ldi	r21, 0x47	; 71
     d40:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     d44:	18 16       	cp	r1, r24
     d46:	4c f5       	brge	.+82     	; 0xd9a <KPD_u8GetPressed+0x100>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     d48:	69 8d       	ldd	r22, Y+25	; 0x19
     d4a:	7a 8d       	ldd	r23, Y+26	; 0x1a
     d4c:	8b 8d       	ldd	r24, Y+27	; 0x1b
     d4e:	9c 8d       	ldd	r25, Y+28	; 0x1c
     d50:	20 e0       	ldi	r18, 0x00	; 0
     d52:	30 e0       	ldi	r19, 0x00	; 0
     d54:	40 e2       	ldi	r20, 0x20	; 32
     d56:	51 e4       	ldi	r21, 0x41	; 65
     d58:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     d5c:	dc 01       	movw	r26, r24
     d5e:	cb 01       	movw	r24, r22
     d60:	bc 01       	movw	r22, r24
     d62:	cd 01       	movw	r24, r26
     d64:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     d68:	dc 01       	movw	r26, r24
     d6a:	cb 01       	movw	r24, r22
     d6c:	9c 8b       	std	Y+20, r25	; 0x14
     d6e:	8b 8b       	std	Y+19, r24	; 0x13
     d70:	0f c0       	rjmp	.+30     	; 0xd90 <KPD_u8GetPressed+0xf6>
     d72:	88 ec       	ldi	r24, 0xC8	; 200
     d74:	90 e0       	ldi	r25, 0x00	; 0
     d76:	9a 8b       	std	Y+18, r25	; 0x12
     d78:	89 8b       	std	Y+17, r24	; 0x11
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     d7a:	89 89       	ldd	r24, Y+17	; 0x11
     d7c:	9a 89       	ldd	r25, Y+18	; 0x12
     d7e:	01 97       	sbiw	r24, 0x01	; 1
     d80:	f1 f7       	brne	.-4      	; 0xd7e <KPD_u8GetPressed+0xe4>
     d82:	9a 8b       	std	Y+18, r25	; 0x12
     d84:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     d86:	8b 89       	ldd	r24, Y+19	; 0x13
     d88:	9c 89       	ldd	r25, Y+20	; 0x14
     d8a:	01 97       	sbiw	r24, 0x01	; 1
     d8c:	9c 8b       	std	Y+20, r25	; 0x14
     d8e:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     d90:	8b 89       	ldd	r24, Y+19	; 0x13
     d92:	9c 89       	ldd	r25, Y+20	; 0x14
     d94:	00 97       	sbiw	r24, 0x00	; 0
     d96:	69 f7       	brne	.-38     	; 0xd72 <KPD_u8GetPressed+0xd8>
     d98:	14 c0       	rjmp	.+40     	; 0xdc2 <KPD_u8GetPressed+0x128>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     d9a:	6d 89       	ldd	r22, Y+21	; 0x15
     d9c:	7e 89       	ldd	r23, Y+22	; 0x16
     d9e:	8f 89       	ldd	r24, Y+23	; 0x17
     da0:	98 8d       	ldd	r25, Y+24	; 0x18
     da2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     da6:	dc 01       	movw	r26, r24
     da8:	cb 01       	movw	r24, r22
     daa:	9c 8b       	std	Y+20, r25	; 0x14
     dac:	8b 8b       	std	Y+19, r24	; 0x13
     dae:	8b 89       	ldd	r24, Y+19	; 0x13
     db0:	9c 89       	ldd	r25, Y+20	; 0x14
     db2:	98 8b       	std	Y+16, r25	; 0x10
     db4:	8f 87       	std	Y+15, r24	; 0x0f
     db6:	8f 85       	ldd	r24, Y+15	; 0x0f
     db8:	98 89       	ldd	r25, Y+16	; 0x10
     dba:	01 97       	sbiw	r24, 0x01	; 1
     dbc:	f1 f7       	brne	.-4      	; 0xdba <KPD_u8GetPressed+0x120>
     dbe:	98 8b       	std	Y+16, r25	; 0x10
     dc0:	8f 87       	std	Y+15, r24	; 0x0f
			{
				_delay_ms(50); // bouncing
				DIO_enumGetPinValue(KPD_PORT, LOC_u8ROW_Iterator, &LOC_u8GetPressed);
     dc2:	9e 01       	movw	r18, r28
     dc4:	20 5e       	subi	r18, 0xE0	; 224
     dc6:	3f 4f       	sbci	r19, 0xFF	; 255
     dc8:	82 e0       	ldi	r24, 0x02	; 2
     dca:	6e 8d       	ldd	r22, Y+30	; 0x1e
     dcc:	a9 01       	movw	r20, r18
     dce:	0e 94 c3 11 	call	0x2386	; 0x2386 <DIO_enumGetPinValue>
				
				if(LOC_u8GetPressed == 0)
     dd2:	88 a1       	ldd	r24, Y+32	; 0x20
     dd4:	88 23       	and	r24, r24
     dd6:	a9 f4       	brne	.+42     	; 0xe02 <KPD_u8GetPressed+0x168>
				{
					LOC_u8RetVal = KPD_u8Buttons[LOC_u8ROW_Iterator - KPD_ROW_INIT][LOC_u8COL_Iterator - KPD_COL_INIT];
     dd8:	8e 8d       	ldd	r24, Y+30	; 0x1e
     dda:	48 2f       	mov	r20, r24
     ddc:	50 e0       	ldi	r21, 0x00	; 0
     dde:	8d 8d       	ldd	r24, Y+29	; 0x1d
     de0:	88 2f       	mov	r24, r24
     de2:	90 e0       	ldi	r25, 0x00	; 0
     de4:	9c 01       	movw	r18, r24
     de6:	24 50       	subi	r18, 0x04	; 4
     de8:	30 40       	sbci	r19, 0x00	; 0
     dea:	ca 01       	movw	r24, r20
     dec:	88 0f       	add	r24, r24
     dee:	99 1f       	adc	r25, r25
     df0:	88 0f       	add	r24, r24
     df2:	99 1f       	adc	r25, r25
     df4:	82 0f       	add	r24, r18
     df6:	93 1f       	adc	r25, r19
     df8:	fc 01       	movw	r30, r24
     dfa:	e4 59       	subi	r30, 0x94	; 148
     dfc:	ff 4f       	sbci	r31, 0xFF	; 255
     dfe:	80 81       	ld	r24, Z
     e00:	8f 8f       	std	Y+31, r24	; 0x1f
     e02:	80 e0       	ldi	r24, 0x00	; 0
     e04:	90 e0       	ldi	r25, 0x00	; 0
     e06:	a8 e4       	ldi	r26, 0x48	; 72
     e08:	b3 e4       	ldi	r27, 0x43	; 67
     e0a:	8b 87       	std	Y+11, r24	; 0x0b
     e0c:	9c 87       	std	Y+12, r25	; 0x0c
     e0e:	ad 87       	std	Y+13, r26	; 0x0d
     e10:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     e12:	6b 85       	ldd	r22, Y+11	; 0x0b
     e14:	7c 85       	ldd	r23, Y+12	; 0x0c
     e16:	8d 85       	ldd	r24, Y+13	; 0x0d
     e18:	9e 85       	ldd	r25, Y+14	; 0x0e
     e1a:	20 e0       	ldi	r18, 0x00	; 0
     e1c:	30 e0       	ldi	r19, 0x00	; 0
     e1e:	4a ef       	ldi	r20, 0xFA	; 250
     e20:	54 e4       	ldi	r21, 0x44	; 68
     e22:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     e26:	dc 01       	movw	r26, r24
     e28:	cb 01       	movw	r24, r22
     e2a:	8f 83       	std	Y+7, r24	; 0x07
     e2c:	98 87       	std	Y+8, r25	; 0x08
     e2e:	a9 87       	std	Y+9, r26	; 0x09
     e30:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
     e32:	6f 81       	ldd	r22, Y+7	; 0x07
     e34:	78 85       	ldd	r23, Y+8	; 0x08
     e36:	89 85       	ldd	r24, Y+9	; 0x09
     e38:	9a 85       	ldd	r25, Y+10	; 0x0a
     e3a:	20 e0       	ldi	r18, 0x00	; 0
     e3c:	30 e0       	ldi	r19, 0x00	; 0
     e3e:	40 e8       	ldi	r20, 0x80	; 128
     e40:	5f e3       	ldi	r21, 0x3F	; 63
     e42:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     e46:	88 23       	and	r24, r24
     e48:	2c f4       	brge	.+10     	; 0xe54 <KPD_u8GetPressed+0x1ba>
		__ticks = 1;
     e4a:	81 e0       	ldi	r24, 0x01	; 1
     e4c:	90 e0       	ldi	r25, 0x00	; 0
     e4e:	9e 83       	std	Y+6, r25	; 0x06
     e50:	8d 83       	std	Y+5, r24	; 0x05
     e52:	3f c0       	rjmp	.+126    	; 0xed2 <KPD_u8GetPressed+0x238>
	else if (__tmp > 65535)
     e54:	6f 81       	ldd	r22, Y+7	; 0x07
     e56:	78 85       	ldd	r23, Y+8	; 0x08
     e58:	89 85       	ldd	r24, Y+9	; 0x09
     e5a:	9a 85       	ldd	r25, Y+10	; 0x0a
     e5c:	20 e0       	ldi	r18, 0x00	; 0
     e5e:	3f ef       	ldi	r19, 0xFF	; 255
     e60:	4f e7       	ldi	r20, 0x7F	; 127
     e62:	57 e4       	ldi	r21, 0x47	; 71
     e64:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     e68:	18 16       	cp	r1, r24
     e6a:	4c f5       	brge	.+82     	; 0xebe <KPD_u8GetPressed+0x224>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     e6c:	6b 85       	ldd	r22, Y+11	; 0x0b
     e6e:	7c 85       	ldd	r23, Y+12	; 0x0c
     e70:	8d 85       	ldd	r24, Y+13	; 0x0d
     e72:	9e 85       	ldd	r25, Y+14	; 0x0e
     e74:	20 e0       	ldi	r18, 0x00	; 0
     e76:	30 e0       	ldi	r19, 0x00	; 0
     e78:	40 e2       	ldi	r20, 0x20	; 32
     e7a:	51 e4       	ldi	r21, 0x41	; 65
     e7c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     e80:	dc 01       	movw	r26, r24
     e82:	cb 01       	movw	r24, r22
     e84:	bc 01       	movw	r22, r24
     e86:	cd 01       	movw	r24, r26
     e88:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     e8c:	dc 01       	movw	r26, r24
     e8e:	cb 01       	movw	r24, r22
     e90:	9e 83       	std	Y+6, r25	; 0x06
     e92:	8d 83       	std	Y+5, r24	; 0x05
     e94:	0f c0       	rjmp	.+30     	; 0xeb4 <KPD_u8GetPressed+0x21a>
     e96:	88 ec       	ldi	r24, 0xC8	; 200
     e98:	90 e0       	ldi	r25, 0x00	; 0
     e9a:	9c 83       	std	Y+4, r25	; 0x04
     e9c:	8b 83       	std	Y+3, r24	; 0x03
     e9e:	8b 81       	ldd	r24, Y+3	; 0x03
     ea0:	9c 81       	ldd	r25, Y+4	; 0x04
     ea2:	01 97       	sbiw	r24, 0x01	; 1
     ea4:	f1 f7       	brne	.-4      	; 0xea2 <KPD_u8GetPressed+0x208>
     ea6:	9c 83       	std	Y+4, r25	; 0x04
     ea8:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     eaa:	8d 81       	ldd	r24, Y+5	; 0x05
     eac:	9e 81       	ldd	r25, Y+6	; 0x06
     eae:	01 97       	sbiw	r24, 0x01	; 1
     eb0:	9e 83       	std	Y+6, r25	; 0x06
     eb2:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     eb4:	8d 81       	ldd	r24, Y+5	; 0x05
     eb6:	9e 81       	ldd	r25, Y+6	; 0x06
     eb8:	00 97       	sbiw	r24, 0x00	; 0
     eba:	69 f7       	brne	.-38     	; 0xe96 <KPD_u8GetPressed+0x1fc>
     ebc:	1c c0       	rjmp	.+56     	; 0xef6 <KPD_u8GetPressed+0x25c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     ebe:	6f 81       	ldd	r22, Y+7	; 0x07
     ec0:	78 85       	ldd	r23, Y+8	; 0x08
     ec2:	89 85       	ldd	r24, Y+9	; 0x09
     ec4:	9a 85       	ldd	r25, Y+10	; 0x0a
     ec6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     eca:	dc 01       	movw	r26, r24
     ecc:	cb 01       	movw	r24, r22
     ece:	9e 83       	std	Y+6, r25	; 0x06
     ed0:	8d 83       	std	Y+5, r24	; 0x05
     ed2:	8d 81       	ldd	r24, Y+5	; 0x05
     ed4:	9e 81       	ldd	r25, Y+6	; 0x06
     ed6:	9a 83       	std	Y+2, r25	; 0x02
     ed8:	89 83       	std	Y+1, r24	; 0x01
     eda:	89 81       	ldd	r24, Y+1	; 0x01
     edc:	9a 81       	ldd	r25, Y+2	; 0x02
     ede:	01 97       	sbiw	r24, 0x01	; 1
     ee0:	f1 f7       	brne	.-4      	; 0xede <KPD_u8GetPressed+0x244>
     ee2:	9a 83       	std	Y+2, r25	; 0x02
     ee4:	89 83       	std	Y+1, r24	; 0x01
     ee6:	07 c0       	rjmp	.+14     	; 0xef6 <KPD_u8GetPressed+0x25c>
	u8 LOC_u8COL_Iterator;
	
	for(LOC_u8COL_Iterator = KPD_COL_INIT; LOC_u8COL_Iterator < KPD_COL_END; LOC_u8COL_Iterator++)
	{
		DIO_enumSetPinValue(KPD_PORT, LOC_u8COL_Iterator, DIO_PIN_LOW);
		for(LOC_u8ROW_Iterator = KPD_ROW_INIT; LOC_u8ROW_Iterator < KPD_ROW_END; LOC_u8ROW_Iterator++)
     ee8:	8e 8d       	ldd	r24, Y+30	; 0x1e
     eea:	8f 5f       	subi	r24, 0xFF	; 255
     eec:	8e 8f       	std	Y+30, r24	; 0x1e
     eee:	8e 8d       	ldd	r24, Y+30	; 0x1e
     ef0:	83 30       	cpi	r24, 0x03	; 3
     ef2:	08 f4       	brcc	.+2      	; 0xef6 <KPD_u8GetPressed+0x25c>
     ef4:	e8 ce       	rjmp	.-560    	; 0xcc6 <KPD_u8GetPressed+0x2c>
				_delay_ms(200); // if continuous pressing
				break;
			}
		}
		
		DIO_enumSetPinValue(KPD_PORT, LOC_u8COL_Iterator, DIO_PIN_HIGH);
     ef6:	82 e0       	ldi	r24, 0x02	; 2
     ef8:	6d 8d       	ldd	r22, Y+29	; 0x1d
     efa:	41 e0       	ldi	r20, 0x01	; 1
     efc:	0e 94 b4 10 	call	0x2168	; 0x2168 <DIO_enumSetPinValue>
	u8 LOC_u8GetPressed;
	
	u8 LOC_u8ROW_Iterator;
	u8 LOC_u8COL_Iterator;
	
	for(LOC_u8COL_Iterator = KPD_COL_INIT; LOC_u8COL_Iterator < KPD_COL_END; LOC_u8COL_Iterator++)
     f00:	8d 8d       	ldd	r24, Y+29	; 0x1d
     f02:	8f 5f       	subi	r24, 0xFF	; 255
     f04:	8d 8f       	std	Y+29, r24	; 0x1d
     f06:	8d 8d       	ldd	r24, Y+29	; 0x1d
     f08:	87 30       	cpi	r24, 0x07	; 7
     f0a:	08 f4       	brcc	.+2      	; 0xf0e <KPD_u8GetPressed+0x274>
     f0c:	d5 ce       	rjmp	.-598    	; 0xcb8 <KPD_u8GetPressed+0x1e>
		}
		
		DIO_enumSetPinValue(KPD_PORT, LOC_u8COL_Iterator, DIO_PIN_HIGH);
	}
	
	return LOC_u8RetVal;
     f0e:	8f 8d       	ldd	r24, Y+31	; 0x1f
}
     f10:	a0 96       	adiw	r28, 0x20	; 32
     f12:	0f b6       	in	r0, 0x3f	; 63
     f14:	f8 94       	cli
     f16:	de bf       	out	0x3e, r29	; 62
     f18:	0f be       	out	0x3f, r0	; 63
     f1a:	cd bf       	out	0x3d, r28	; 61
     f1c:	cf 91       	pop	r28
     f1e:	df 91       	pop	r29
     f20:	08 95       	ret

00000f22 <LCD_voidInit>:
#include "LCD_private.h"
#include "LCD_config.h"
#include "util/delay.h"

void LCD_voidInit()
{
     f22:	0f 93       	push	r16
     f24:	1f 93       	push	r17
     f26:	df 93       	push	r29
     f28:	cf 93       	push	r28
     f2a:	cd b7       	in	r28, 0x3d	; 61
     f2c:	de b7       	in	r29, 0x3e	; 62
     f2e:	c4 55       	subi	r28, 0x54	; 84
     f30:	d0 40       	sbci	r29, 0x00	; 0
     f32:	0f b6       	in	r0, 0x3f	; 63
     f34:	f8 94       	cli
     f36:	de bf       	out	0x3e, r29	; 62
     f38:	0f be       	out	0x3f, r0	; 63
     f3a:	cd bf       	out	0x3d, r28	; 61
	DIO_enumSetPortDirection(LCD_CTRL_PORT, DIO_PORT_OUTPUT);
     f3c:	83 e0       	ldi	r24, 0x03	; 3
     f3e:	6f ef       	ldi	r22, 0xFF	; 255
     f40:	0e 94 e5 14 	call	0x29ca	; 0x29ca <DIO_enumSetPortDirection>
	DIO_enumSetPortDirection(LCD_DATA_PORT, DIO_PORT_OUTPUT);
     f44:	80 e0       	ldi	r24, 0x00	; 0
     f46:	6f ef       	ldi	r22, 0xFF	; 255
     f48:	0e 94 e5 14 	call	0x29ca	; 0x29ca <DIO_enumSetPortDirection>
     f4c:	fe 01       	movw	r30, r28
     f4e:	ef 5a       	subi	r30, 0xAF	; 175
     f50:	ff 4f       	sbci	r31, 0xFF	; 255
     f52:	80 e0       	ldi	r24, 0x00	; 0
     f54:	90 e0       	ldi	r25, 0x00	; 0
     f56:	a0 ef       	ldi	r26, 0xF0	; 240
     f58:	b1 e4       	ldi	r27, 0x41	; 65
     f5a:	80 83       	st	Z, r24
     f5c:	91 83       	std	Z+1, r25	; 0x01
     f5e:	a2 83       	std	Z+2, r26	; 0x02
     f60:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     f62:	8e 01       	movw	r16, r28
     f64:	03 5b       	subi	r16, 0xB3	; 179
     f66:	1f 4f       	sbci	r17, 0xFF	; 255
     f68:	fe 01       	movw	r30, r28
     f6a:	ef 5a       	subi	r30, 0xAF	; 175
     f6c:	ff 4f       	sbci	r31, 0xFF	; 255
     f6e:	60 81       	ld	r22, Z
     f70:	71 81       	ldd	r23, Z+1	; 0x01
     f72:	82 81       	ldd	r24, Z+2	; 0x02
     f74:	93 81       	ldd	r25, Z+3	; 0x03
     f76:	20 e0       	ldi	r18, 0x00	; 0
     f78:	30 e0       	ldi	r19, 0x00	; 0
     f7a:	4a ef       	ldi	r20, 0xFA	; 250
     f7c:	54 e4       	ldi	r21, 0x44	; 68
     f7e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     f82:	dc 01       	movw	r26, r24
     f84:	cb 01       	movw	r24, r22
     f86:	f8 01       	movw	r30, r16
     f88:	80 83       	st	Z, r24
     f8a:	91 83       	std	Z+1, r25	; 0x01
     f8c:	a2 83       	std	Z+2, r26	; 0x02
     f8e:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
     f90:	fe 01       	movw	r30, r28
     f92:	e3 5b       	subi	r30, 0xB3	; 179
     f94:	ff 4f       	sbci	r31, 0xFF	; 255
     f96:	60 81       	ld	r22, Z
     f98:	71 81       	ldd	r23, Z+1	; 0x01
     f9a:	82 81       	ldd	r24, Z+2	; 0x02
     f9c:	93 81       	ldd	r25, Z+3	; 0x03
     f9e:	20 e0       	ldi	r18, 0x00	; 0
     fa0:	30 e0       	ldi	r19, 0x00	; 0
     fa2:	40 e8       	ldi	r20, 0x80	; 128
     fa4:	5f e3       	ldi	r21, 0x3F	; 63
     fa6:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     faa:	88 23       	and	r24, r24
     fac:	44 f4       	brge	.+16     	; 0xfbe <LCD_voidInit+0x9c>
		__ticks = 1;
     fae:	fe 01       	movw	r30, r28
     fb0:	e5 5b       	subi	r30, 0xB5	; 181
     fb2:	ff 4f       	sbci	r31, 0xFF	; 255
     fb4:	81 e0       	ldi	r24, 0x01	; 1
     fb6:	90 e0       	ldi	r25, 0x00	; 0
     fb8:	91 83       	std	Z+1, r25	; 0x01
     fba:	80 83       	st	Z, r24
     fbc:	64 c0       	rjmp	.+200    	; 0x1086 <LCD_voidInit+0x164>
	else if (__tmp > 65535)
     fbe:	fe 01       	movw	r30, r28
     fc0:	e3 5b       	subi	r30, 0xB3	; 179
     fc2:	ff 4f       	sbci	r31, 0xFF	; 255
     fc4:	60 81       	ld	r22, Z
     fc6:	71 81       	ldd	r23, Z+1	; 0x01
     fc8:	82 81       	ldd	r24, Z+2	; 0x02
     fca:	93 81       	ldd	r25, Z+3	; 0x03
     fcc:	20 e0       	ldi	r18, 0x00	; 0
     fce:	3f ef       	ldi	r19, 0xFF	; 255
     fd0:	4f e7       	ldi	r20, 0x7F	; 127
     fd2:	57 e4       	ldi	r21, 0x47	; 71
     fd4:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     fd8:	18 16       	cp	r1, r24
     fda:	0c f0       	brlt	.+2      	; 0xfde <LCD_voidInit+0xbc>
     fdc:	43 c0       	rjmp	.+134    	; 0x1064 <LCD_voidInit+0x142>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     fde:	fe 01       	movw	r30, r28
     fe0:	ef 5a       	subi	r30, 0xAF	; 175
     fe2:	ff 4f       	sbci	r31, 0xFF	; 255
     fe4:	60 81       	ld	r22, Z
     fe6:	71 81       	ldd	r23, Z+1	; 0x01
     fe8:	82 81       	ldd	r24, Z+2	; 0x02
     fea:	93 81       	ldd	r25, Z+3	; 0x03
     fec:	20 e0       	ldi	r18, 0x00	; 0
     fee:	30 e0       	ldi	r19, 0x00	; 0
     ff0:	40 e2       	ldi	r20, 0x20	; 32
     ff2:	51 e4       	ldi	r21, 0x41	; 65
     ff4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     ff8:	dc 01       	movw	r26, r24
     ffa:	cb 01       	movw	r24, r22
     ffc:	8e 01       	movw	r16, r28
     ffe:	05 5b       	subi	r16, 0xB5	; 181
    1000:	1f 4f       	sbci	r17, 0xFF	; 255
    1002:	bc 01       	movw	r22, r24
    1004:	cd 01       	movw	r24, r26
    1006:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    100a:	dc 01       	movw	r26, r24
    100c:	cb 01       	movw	r24, r22
    100e:	f8 01       	movw	r30, r16
    1010:	91 83       	std	Z+1, r25	; 0x01
    1012:	80 83       	st	Z, r24
    1014:	1f c0       	rjmp	.+62     	; 0x1054 <LCD_voidInit+0x132>
    1016:	fe 01       	movw	r30, r28
    1018:	e7 5b       	subi	r30, 0xB7	; 183
    101a:	ff 4f       	sbci	r31, 0xFF	; 255
    101c:	88 ec       	ldi	r24, 0xC8	; 200
    101e:	90 e0       	ldi	r25, 0x00	; 0
    1020:	91 83       	std	Z+1, r25	; 0x01
    1022:	80 83       	st	Z, r24
    1024:	fe 01       	movw	r30, r28
    1026:	e7 5b       	subi	r30, 0xB7	; 183
    1028:	ff 4f       	sbci	r31, 0xFF	; 255
    102a:	80 81       	ld	r24, Z
    102c:	91 81       	ldd	r25, Z+1	; 0x01
    102e:	01 97       	sbiw	r24, 0x01	; 1
    1030:	f1 f7       	brne	.-4      	; 0x102e <LCD_voidInit+0x10c>
    1032:	fe 01       	movw	r30, r28
    1034:	e7 5b       	subi	r30, 0xB7	; 183
    1036:	ff 4f       	sbci	r31, 0xFF	; 255
    1038:	91 83       	std	Z+1, r25	; 0x01
    103a:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    103c:	de 01       	movw	r26, r28
    103e:	a5 5b       	subi	r26, 0xB5	; 181
    1040:	bf 4f       	sbci	r27, 0xFF	; 255
    1042:	fe 01       	movw	r30, r28
    1044:	e5 5b       	subi	r30, 0xB5	; 181
    1046:	ff 4f       	sbci	r31, 0xFF	; 255
    1048:	80 81       	ld	r24, Z
    104a:	91 81       	ldd	r25, Z+1	; 0x01
    104c:	01 97       	sbiw	r24, 0x01	; 1
    104e:	11 96       	adiw	r26, 0x01	; 1
    1050:	9c 93       	st	X, r25
    1052:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1054:	fe 01       	movw	r30, r28
    1056:	e5 5b       	subi	r30, 0xB5	; 181
    1058:	ff 4f       	sbci	r31, 0xFF	; 255
    105a:	80 81       	ld	r24, Z
    105c:	91 81       	ldd	r25, Z+1	; 0x01
    105e:	00 97       	sbiw	r24, 0x00	; 0
    1060:	d1 f6       	brne	.-76     	; 0x1016 <LCD_voidInit+0xf4>
    1062:	27 c0       	rjmp	.+78     	; 0x10b2 <LCD_voidInit+0x190>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1064:	8e 01       	movw	r16, r28
    1066:	05 5b       	subi	r16, 0xB5	; 181
    1068:	1f 4f       	sbci	r17, 0xFF	; 255
    106a:	fe 01       	movw	r30, r28
    106c:	e3 5b       	subi	r30, 0xB3	; 179
    106e:	ff 4f       	sbci	r31, 0xFF	; 255
    1070:	60 81       	ld	r22, Z
    1072:	71 81       	ldd	r23, Z+1	; 0x01
    1074:	82 81       	ldd	r24, Z+2	; 0x02
    1076:	93 81       	ldd	r25, Z+3	; 0x03
    1078:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    107c:	dc 01       	movw	r26, r24
    107e:	cb 01       	movw	r24, r22
    1080:	f8 01       	movw	r30, r16
    1082:	91 83       	std	Z+1, r25	; 0x01
    1084:	80 83       	st	Z, r24
    1086:	de 01       	movw	r26, r28
    1088:	a9 5b       	subi	r26, 0xB9	; 185
    108a:	bf 4f       	sbci	r27, 0xFF	; 255
    108c:	fe 01       	movw	r30, r28
    108e:	e5 5b       	subi	r30, 0xB5	; 181
    1090:	ff 4f       	sbci	r31, 0xFF	; 255
    1092:	80 81       	ld	r24, Z
    1094:	91 81       	ldd	r25, Z+1	; 0x01
    1096:	8d 93       	st	X+, r24
    1098:	9c 93       	st	X, r25
    109a:	fe 01       	movw	r30, r28
    109c:	e9 5b       	subi	r30, 0xB9	; 185
    109e:	ff 4f       	sbci	r31, 0xFF	; 255
    10a0:	80 81       	ld	r24, Z
    10a2:	91 81       	ldd	r25, Z+1	; 0x01
    10a4:	01 97       	sbiw	r24, 0x01	; 1
    10a6:	f1 f7       	brne	.-4      	; 0x10a4 <LCD_voidInit+0x182>
    10a8:	fe 01       	movw	r30, r28
    10aa:	e9 5b       	subi	r30, 0xB9	; 185
    10ac:	ff 4f       	sbci	r31, 0xFF	; 255
    10ae:	91 83       	std	Z+1, r25	; 0x01
    10b0:	80 83       	st	Z, r24
	//DIO_enumSetPortValue(LCD_CTRL_PORT, DIO_PORT_HIGH);
	_delay_ms(30);

	LCD_voidSendCommand(LCD_HOME);
    10b2:	82 e0       	ldi	r24, 0x02	; 2
    10b4:	0e 94 c1 0a 	call	0x1582	; 0x1582 <LCD_voidSendCommand>
    10b8:	fe 01       	movw	r30, r28
    10ba:	ed 5b       	subi	r30, 0xBD	; 189
    10bc:	ff 4f       	sbci	r31, 0xFF	; 255
    10be:	80 e0       	ldi	r24, 0x00	; 0
    10c0:	90 e0       	ldi	r25, 0x00	; 0
    10c2:	a0 e8       	ldi	r26, 0x80	; 128
    10c4:	bf e3       	ldi	r27, 0x3F	; 63
    10c6:	80 83       	st	Z, r24
    10c8:	91 83       	std	Z+1, r25	; 0x01
    10ca:	a2 83       	std	Z+2, r26	; 0x02
    10cc:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    10ce:	8e 01       	movw	r16, r28
    10d0:	01 5c       	subi	r16, 0xC1	; 193
    10d2:	1f 4f       	sbci	r17, 0xFF	; 255
    10d4:	fe 01       	movw	r30, r28
    10d6:	ed 5b       	subi	r30, 0xBD	; 189
    10d8:	ff 4f       	sbci	r31, 0xFF	; 255
    10da:	60 81       	ld	r22, Z
    10dc:	71 81       	ldd	r23, Z+1	; 0x01
    10de:	82 81       	ldd	r24, Z+2	; 0x02
    10e0:	93 81       	ldd	r25, Z+3	; 0x03
    10e2:	20 e0       	ldi	r18, 0x00	; 0
    10e4:	30 e0       	ldi	r19, 0x00	; 0
    10e6:	4a ef       	ldi	r20, 0xFA	; 250
    10e8:	54 e4       	ldi	r21, 0x44	; 68
    10ea:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    10ee:	dc 01       	movw	r26, r24
    10f0:	cb 01       	movw	r24, r22
    10f2:	f8 01       	movw	r30, r16
    10f4:	80 83       	st	Z, r24
    10f6:	91 83       	std	Z+1, r25	; 0x01
    10f8:	a2 83       	std	Z+2, r26	; 0x02
    10fa:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    10fc:	fe 01       	movw	r30, r28
    10fe:	ff 96       	adiw	r30, 0x3f	; 63
    1100:	60 81       	ld	r22, Z
    1102:	71 81       	ldd	r23, Z+1	; 0x01
    1104:	82 81       	ldd	r24, Z+2	; 0x02
    1106:	93 81       	ldd	r25, Z+3	; 0x03
    1108:	20 e0       	ldi	r18, 0x00	; 0
    110a:	30 e0       	ldi	r19, 0x00	; 0
    110c:	40 e8       	ldi	r20, 0x80	; 128
    110e:	5f e3       	ldi	r21, 0x3F	; 63
    1110:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1114:	88 23       	and	r24, r24
    1116:	2c f4       	brge	.+10     	; 0x1122 <LCD_voidInit+0x200>
		__ticks = 1;
    1118:	81 e0       	ldi	r24, 0x01	; 1
    111a:	90 e0       	ldi	r25, 0x00	; 0
    111c:	9e af       	std	Y+62, r25	; 0x3e
    111e:	8d af       	std	Y+61, r24	; 0x3d
    1120:	46 c0       	rjmp	.+140    	; 0x11ae <LCD_voidInit+0x28c>
	else if (__tmp > 65535)
    1122:	fe 01       	movw	r30, r28
    1124:	ff 96       	adiw	r30, 0x3f	; 63
    1126:	60 81       	ld	r22, Z
    1128:	71 81       	ldd	r23, Z+1	; 0x01
    112a:	82 81       	ldd	r24, Z+2	; 0x02
    112c:	93 81       	ldd	r25, Z+3	; 0x03
    112e:	20 e0       	ldi	r18, 0x00	; 0
    1130:	3f ef       	ldi	r19, 0xFF	; 255
    1132:	4f e7       	ldi	r20, 0x7F	; 127
    1134:	57 e4       	ldi	r21, 0x47	; 71
    1136:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    113a:	18 16       	cp	r1, r24
    113c:	64 f5       	brge	.+88     	; 0x1196 <LCD_voidInit+0x274>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    113e:	fe 01       	movw	r30, r28
    1140:	ed 5b       	subi	r30, 0xBD	; 189
    1142:	ff 4f       	sbci	r31, 0xFF	; 255
    1144:	60 81       	ld	r22, Z
    1146:	71 81       	ldd	r23, Z+1	; 0x01
    1148:	82 81       	ldd	r24, Z+2	; 0x02
    114a:	93 81       	ldd	r25, Z+3	; 0x03
    114c:	20 e0       	ldi	r18, 0x00	; 0
    114e:	30 e0       	ldi	r19, 0x00	; 0
    1150:	40 e2       	ldi	r20, 0x20	; 32
    1152:	51 e4       	ldi	r21, 0x41	; 65
    1154:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1158:	dc 01       	movw	r26, r24
    115a:	cb 01       	movw	r24, r22
    115c:	bc 01       	movw	r22, r24
    115e:	cd 01       	movw	r24, r26
    1160:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1164:	dc 01       	movw	r26, r24
    1166:	cb 01       	movw	r24, r22
    1168:	9e af       	std	Y+62, r25	; 0x3e
    116a:	8d af       	std	Y+61, r24	; 0x3d
    116c:	0f c0       	rjmp	.+30     	; 0x118c <LCD_voidInit+0x26a>
    116e:	88 ec       	ldi	r24, 0xC8	; 200
    1170:	90 e0       	ldi	r25, 0x00	; 0
    1172:	9c af       	std	Y+60, r25	; 0x3c
    1174:	8b af       	std	Y+59, r24	; 0x3b
    1176:	8b ad       	ldd	r24, Y+59	; 0x3b
    1178:	9c ad       	ldd	r25, Y+60	; 0x3c
    117a:	01 97       	sbiw	r24, 0x01	; 1
    117c:	f1 f7       	brne	.-4      	; 0x117a <LCD_voidInit+0x258>
    117e:	9c af       	std	Y+60, r25	; 0x3c
    1180:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1182:	8d ad       	ldd	r24, Y+61	; 0x3d
    1184:	9e ad       	ldd	r25, Y+62	; 0x3e
    1186:	01 97       	sbiw	r24, 0x01	; 1
    1188:	9e af       	std	Y+62, r25	; 0x3e
    118a:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    118c:	8d ad       	ldd	r24, Y+61	; 0x3d
    118e:	9e ad       	ldd	r25, Y+62	; 0x3e
    1190:	00 97       	sbiw	r24, 0x00	; 0
    1192:	69 f7       	brne	.-38     	; 0x116e <LCD_voidInit+0x24c>
    1194:	16 c0       	rjmp	.+44     	; 0x11c2 <LCD_voidInit+0x2a0>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1196:	fe 01       	movw	r30, r28
    1198:	ff 96       	adiw	r30, 0x3f	; 63
    119a:	60 81       	ld	r22, Z
    119c:	71 81       	ldd	r23, Z+1	; 0x01
    119e:	82 81       	ldd	r24, Z+2	; 0x02
    11a0:	93 81       	ldd	r25, Z+3	; 0x03
    11a2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    11a6:	dc 01       	movw	r26, r24
    11a8:	cb 01       	movw	r24, r22
    11aa:	9e af       	std	Y+62, r25	; 0x3e
    11ac:	8d af       	std	Y+61, r24	; 0x3d
    11ae:	8d ad       	ldd	r24, Y+61	; 0x3d
    11b0:	9e ad       	ldd	r25, Y+62	; 0x3e
    11b2:	9a af       	std	Y+58, r25	; 0x3a
    11b4:	89 af       	std	Y+57, r24	; 0x39
    11b6:	89 ad       	ldd	r24, Y+57	; 0x39
    11b8:	9a ad       	ldd	r25, Y+58	; 0x3a
    11ba:	01 97       	sbiw	r24, 0x01	; 1
    11bc:	f1 f7       	brne	.-4      	; 0x11ba <LCD_voidInit+0x298>
    11be:	9a af       	std	Y+58, r25	; 0x3a
    11c0:	89 af       	std	Y+57, r24	; 0x39
	_delay_ms(1);

	LCD_voidSendCommand(0X38);
    11c2:	88 e3       	ldi	r24, 0x38	; 56
    11c4:	0e 94 c1 0a 	call	0x1582	; 0x1582 <LCD_voidSendCommand>
    11c8:	80 e0       	ldi	r24, 0x00	; 0
    11ca:	90 e0       	ldi	r25, 0x00	; 0
    11cc:	a0 e8       	ldi	r26, 0x80	; 128
    11ce:	bf e3       	ldi	r27, 0x3F	; 63
    11d0:	8d ab       	std	Y+53, r24	; 0x35
    11d2:	9e ab       	std	Y+54, r25	; 0x36
    11d4:	af ab       	std	Y+55, r26	; 0x37
    11d6:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    11d8:	6d a9       	ldd	r22, Y+53	; 0x35
    11da:	7e a9       	ldd	r23, Y+54	; 0x36
    11dc:	8f a9       	ldd	r24, Y+55	; 0x37
    11de:	98 ad       	ldd	r25, Y+56	; 0x38
    11e0:	20 e0       	ldi	r18, 0x00	; 0
    11e2:	30 e0       	ldi	r19, 0x00	; 0
    11e4:	4a ef       	ldi	r20, 0xFA	; 250
    11e6:	54 e4       	ldi	r21, 0x44	; 68
    11e8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    11ec:	dc 01       	movw	r26, r24
    11ee:	cb 01       	movw	r24, r22
    11f0:	89 ab       	std	Y+49, r24	; 0x31
    11f2:	9a ab       	std	Y+50, r25	; 0x32
    11f4:	ab ab       	std	Y+51, r26	; 0x33
    11f6:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    11f8:	69 a9       	ldd	r22, Y+49	; 0x31
    11fa:	7a a9       	ldd	r23, Y+50	; 0x32
    11fc:	8b a9       	ldd	r24, Y+51	; 0x33
    11fe:	9c a9       	ldd	r25, Y+52	; 0x34
    1200:	20 e0       	ldi	r18, 0x00	; 0
    1202:	30 e0       	ldi	r19, 0x00	; 0
    1204:	40 e8       	ldi	r20, 0x80	; 128
    1206:	5f e3       	ldi	r21, 0x3F	; 63
    1208:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    120c:	88 23       	and	r24, r24
    120e:	2c f4       	brge	.+10     	; 0x121a <LCD_voidInit+0x2f8>
		__ticks = 1;
    1210:	81 e0       	ldi	r24, 0x01	; 1
    1212:	90 e0       	ldi	r25, 0x00	; 0
    1214:	98 ab       	std	Y+48, r25	; 0x30
    1216:	8f a7       	std	Y+47, r24	; 0x2f
    1218:	3f c0       	rjmp	.+126    	; 0x1298 <LCD_voidInit+0x376>
	else if (__tmp > 65535)
    121a:	69 a9       	ldd	r22, Y+49	; 0x31
    121c:	7a a9       	ldd	r23, Y+50	; 0x32
    121e:	8b a9       	ldd	r24, Y+51	; 0x33
    1220:	9c a9       	ldd	r25, Y+52	; 0x34
    1222:	20 e0       	ldi	r18, 0x00	; 0
    1224:	3f ef       	ldi	r19, 0xFF	; 255
    1226:	4f e7       	ldi	r20, 0x7F	; 127
    1228:	57 e4       	ldi	r21, 0x47	; 71
    122a:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    122e:	18 16       	cp	r1, r24
    1230:	4c f5       	brge	.+82     	; 0x1284 <LCD_voidInit+0x362>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1232:	6d a9       	ldd	r22, Y+53	; 0x35
    1234:	7e a9       	ldd	r23, Y+54	; 0x36
    1236:	8f a9       	ldd	r24, Y+55	; 0x37
    1238:	98 ad       	ldd	r25, Y+56	; 0x38
    123a:	20 e0       	ldi	r18, 0x00	; 0
    123c:	30 e0       	ldi	r19, 0x00	; 0
    123e:	40 e2       	ldi	r20, 0x20	; 32
    1240:	51 e4       	ldi	r21, 0x41	; 65
    1242:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1246:	dc 01       	movw	r26, r24
    1248:	cb 01       	movw	r24, r22
    124a:	bc 01       	movw	r22, r24
    124c:	cd 01       	movw	r24, r26
    124e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1252:	dc 01       	movw	r26, r24
    1254:	cb 01       	movw	r24, r22
    1256:	98 ab       	std	Y+48, r25	; 0x30
    1258:	8f a7       	std	Y+47, r24	; 0x2f
    125a:	0f c0       	rjmp	.+30     	; 0x127a <LCD_voidInit+0x358>
    125c:	88 ec       	ldi	r24, 0xC8	; 200
    125e:	90 e0       	ldi	r25, 0x00	; 0
    1260:	9e a7       	std	Y+46, r25	; 0x2e
    1262:	8d a7       	std	Y+45, r24	; 0x2d
    1264:	8d a5       	ldd	r24, Y+45	; 0x2d
    1266:	9e a5       	ldd	r25, Y+46	; 0x2e
    1268:	01 97       	sbiw	r24, 0x01	; 1
    126a:	f1 f7       	brne	.-4      	; 0x1268 <LCD_voidInit+0x346>
    126c:	9e a7       	std	Y+46, r25	; 0x2e
    126e:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1270:	8f a5       	ldd	r24, Y+47	; 0x2f
    1272:	98 a9       	ldd	r25, Y+48	; 0x30
    1274:	01 97       	sbiw	r24, 0x01	; 1
    1276:	98 ab       	std	Y+48, r25	; 0x30
    1278:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    127a:	8f a5       	ldd	r24, Y+47	; 0x2f
    127c:	98 a9       	ldd	r25, Y+48	; 0x30
    127e:	00 97       	sbiw	r24, 0x00	; 0
    1280:	69 f7       	brne	.-38     	; 0x125c <LCD_voidInit+0x33a>
    1282:	14 c0       	rjmp	.+40     	; 0x12ac <LCD_voidInit+0x38a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1284:	69 a9       	ldd	r22, Y+49	; 0x31
    1286:	7a a9       	ldd	r23, Y+50	; 0x32
    1288:	8b a9       	ldd	r24, Y+51	; 0x33
    128a:	9c a9       	ldd	r25, Y+52	; 0x34
    128c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1290:	dc 01       	movw	r26, r24
    1292:	cb 01       	movw	r24, r22
    1294:	98 ab       	std	Y+48, r25	; 0x30
    1296:	8f a7       	std	Y+47, r24	; 0x2f
    1298:	8f a5       	ldd	r24, Y+47	; 0x2f
    129a:	98 a9       	ldd	r25, Y+48	; 0x30
    129c:	9c a7       	std	Y+44, r25	; 0x2c
    129e:	8b a7       	std	Y+43, r24	; 0x2b
    12a0:	8b a5       	ldd	r24, Y+43	; 0x2b
    12a2:	9c a5       	ldd	r25, Y+44	; 0x2c
    12a4:	01 97       	sbiw	r24, 0x01	; 1
    12a6:	f1 f7       	brne	.-4      	; 0x12a4 <LCD_voidInit+0x382>
    12a8:	9c a7       	std	Y+44, r25	; 0x2c
    12aa:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(1);

	LCD_voidSendCommand(LCD_DISPLAY_ON_CURSOR_OFF);
    12ac:	8c e0       	ldi	r24, 0x0C	; 12
    12ae:	0e 94 c1 0a 	call	0x1582	; 0x1582 <LCD_voidSendCommand>
    12b2:	80 e0       	ldi	r24, 0x00	; 0
    12b4:	90 e0       	ldi	r25, 0x00	; 0
    12b6:	a0 e8       	ldi	r26, 0x80	; 128
    12b8:	bf e3       	ldi	r27, 0x3F	; 63
    12ba:	8f a3       	std	Y+39, r24	; 0x27
    12bc:	98 a7       	std	Y+40, r25	; 0x28
    12be:	a9 a7       	std	Y+41, r26	; 0x29
    12c0:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    12c2:	6f a1       	ldd	r22, Y+39	; 0x27
    12c4:	78 a5       	ldd	r23, Y+40	; 0x28
    12c6:	89 a5       	ldd	r24, Y+41	; 0x29
    12c8:	9a a5       	ldd	r25, Y+42	; 0x2a
    12ca:	20 e0       	ldi	r18, 0x00	; 0
    12cc:	30 e0       	ldi	r19, 0x00	; 0
    12ce:	4a ef       	ldi	r20, 0xFA	; 250
    12d0:	54 e4       	ldi	r21, 0x44	; 68
    12d2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    12d6:	dc 01       	movw	r26, r24
    12d8:	cb 01       	movw	r24, r22
    12da:	8b a3       	std	Y+35, r24	; 0x23
    12dc:	9c a3       	std	Y+36, r25	; 0x24
    12de:	ad a3       	std	Y+37, r26	; 0x25
    12e0:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    12e2:	6b a1       	ldd	r22, Y+35	; 0x23
    12e4:	7c a1       	ldd	r23, Y+36	; 0x24
    12e6:	8d a1       	ldd	r24, Y+37	; 0x25
    12e8:	9e a1       	ldd	r25, Y+38	; 0x26
    12ea:	20 e0       	ldi	r18, 0x00	; 0
    12ec:	30 e0       	ldi	r19, 0x00	; 0
    12ee:	40 e8       	ldi	r20, 0x80	; 128
    12f0:	5f e3       	ldi	r21, 0x3F	; 63
    12f2:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    12f6:	88 23       	and	r24, r24
    12f8:	2c f4       	brge	.+10     	; 0x1304 <LCD_voidInit+0x3e2>
		__ticks = 1;
    12fa:	81 e0       	ldi	r24, 0x01	; 1
    12fc:	90 e0       	ldi	r25, 0x00	; 0
    12fe:	9a a3       	std	Y+34, r25	; 0x22
    1300:	89 a3       	std	Y+33, r24	; 0x21
    1302:	3f c0       	rjmp	.+126    	; 0x1382 <LCD_voidInit+0x460>
	else if (__tmp > 65535)
    1304:	6b a1       	ldd	r22, Y+35	; 0x23
    1306:	7c a1       	ldd	r23, Y+36	; 0x24
    1308:	8d a1       	ldd	r24, Y+37	; 0x25
    130a:	9e a1       	ldd	r25, Y+38	; 0x26
    130c:	20 e0       	ldi	r18, 0x00	; 0
    130e:	3f ef       	ldi	r19, 0xFF	; 255
    1310:	4f e7       	ldi	r20, 0x7F	; 127
    1312:	57 e4       	ldi	r21, 0x47	; 71
    1314:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1318:	18 16       	cp	r1, r24
    131a:	4c f5       	brge	.+82     	; 0x136e <LCD_voidInit+0x44c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    131c:	6f a1       	ldd	r22, Y+39	; 0x27
    131e:	78 a5       	ldd	r23, Y+40	; 0x28
    1320:	89 a5       	ldd	r24, Y+41	; 0x29
    1322:	9a a5       	ldd	r25, Y+42	; 0x2a
    1324:	20 e0       	ldi	r18, 0x00	; 0
    1326:	30 e0       	ldi	r19, 0x00	; 0
    1328:	40 e2       	ldi	r20, 0x20	; 32
    132a:	51 e4       	ldi	r21, 0x41	; 65
    132c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1330:	dc 01       	movw	r26, r24
    1332:	cb 01       	movw	r24, r22
    1334:	bc 01       	movw	r22, r24
    1336:	cd 01       	movw	r24, r26
    1338:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    133c:	dc 01       	movw	r26, r24
    133e:	cb 01       	movw	r24, r22
    1340:	9a a3       	std	Y+34, r25	; 0x22
    1342:	89 a3       	std	Y+33, r24	; 0x21
    1344:	0f c0       	rjmp	.+30     	; 0x1364 <LCD_voidInit+0x442>
    1346:	88 ec       	ldi	r24, 0xC8	; 200
    1348:	90 e0       	ldi	r25, 0x00	; 0
    134a:	98 a3       	std	Y+32, r25	; 0x20
    134c:	8f 8f       	std	Y+31, r24	; 0x1f
    134e:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1350:	98 a1       	ldd	r25, Y+32	; 0x20
    1352:	01 97       	sbiw	r24, 0x01	; 1
    1354:	f1 f7       	brne	.-4      	; 0x1352 <LCD_voidInit+0x430>
    1356:	98 a3       	std	Y+32, r25	; 0x20
    1358:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    135a:	89 a1       	ldd	r24, Y+33	; 0x21
    135c:	9a a1       	ldd	r25, Y+34	; 0x22
    135e:	01 97       	sbiw	r24, 0x01	; 1
    1360:	9a a3       	std	Y+34, r25	; 0x22
    1362:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1364:	89 a1       	ldd	r24, Y+33	; 0x21
    1366:	9a a1       	ldd	r25, Y+34	; 0x22
    1368:	00 97       	sbiw	r24, 0x00	; 0
    136a:	69 f7       	brne	.-38     	; 0x1346 <LCD_voidInit+0x424>
    136c:	14 c0       	rjmp	.+40     	; 0x1396 <LCD_voidInit+0x474>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    136e:	6b a1       	ldd	r22, Y+35	; 0x23
    1370:	7c a1       	ldd	r23, Y+36	; 0x24
    1372:	8d a1       	ldd	r24, Y+37	; 0x25
    1374:	9e a1       	ldd	r25, Y+38	; 0x26
    1376:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    137a:	dc 01       	movw	r26, r24
    137c:	cb 01       	movw	r24, r22
    137e:	9a a3       	std	Y+34, r25	; 0x22
    1380:	89 a3       	std	Y+33, r24	; 0x21
    1382:	89 a1       	ldd	r24, Y+33	; 0x21
    1384:	9a a1       	ldd	r25, Y+34	; 0x22
    1386:	9e 8f       	std	Y+30, r25	; 0x1e
    1388:	8d 8f       	std	Y+29, r24	; 0x1d
    138a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    138c:	9e 8d       	ldd	r25, Y+30	; 0x1e
    138e:	01 97       	sbiw	r24, 0x01	; 1
    1390:	f1 f7       	brne	.-4      	; 0x138e <LCD_voidInit+0x46c>
    1392:	9e 8f       	std	Y+30, r25	; 0x1e
    1394:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1);

	LCD_voidSendCommand(LCD_CLEAR);
    1396:	81 e0       	ldi	r24, 0x01	; 1
    1398:	0e 94 c1 0a 	call	0x1582	; 0x1582 <LCD_voidSendCommand>
    139c:	80 e0       	ldi	r24, 0x00	; 0
    139e:	90 e0       	ldi	r25, 0x00	; 0
    13a0:	a0 e0       	ldi	r26, 0x00	; 0
    13a2:	b0 e4       	ldi	r27, 0x40	; 64
    13a4:	89 8f       	std	Y+25, r24	; 0x19
    13a6:	9a 8f       	std	Y+26, r25	; 0x1a
    13a8:	ab 8f       	std	Y+27, r26	; 0x1b
    13aa:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    13ac:	69 8d       	ldd	r22, Y+25	; 0x19
    13ae:	7a 8d       	ldd	r23, Y+26	; 0x1a
    13b0:	8b 8d       	ldd	r24, Y+27	; 0x1b
    13b2:	9c 8d       	ldd	r25, Y+28	; 0x1c
    13b4:	20 e0       	ldi	r18, 0x00	; 0
    13b6:	30 e0       	ldi	r19, 0x00	; 0
    13b8:	4a ef       	ldi	r20, 0xFA	; 250
    13ba:	54 e4       	ldi	r21, 0x44	; 68
    13bc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    13c0:	dc 01       	movw	r26, r24
    13c2:	cb 01       	movw	r24, r22
    13c4:	8d 8b       	std	Y+21, r24	; 0x15
    13c6:	9e 8b       	std	Y+22, r25	; 0x16
    13c8:	af 8b       	std	Y+23, r26	; 0x17
    13ca:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    13cc:	6d 89       	ldd	r22, Y+21	; 0x15
    13ce:	7e 89       	ldd	r23, Y+22	; 0x16
    13d0:	8f 89       	ldd	r24, Y+23	; 0x17
    13d2:	98 8d       	ldd	r25, Y+24	; 0x18
    13d4:	20 e0       	ldi	r18, 0x00	; 0
    13d6:	30 e0       	ldi	r19, 0x00	; 0
    13d8:	40 e8       	ldi	r20, 0x80	; 128
    13da:	5f e3       	ldi	r21, 0x3F	; 63
    13dc:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    13e0:	88 23       	and	r24, r24
    13e2:	2c f4       	brge	.+10     	; 0x13ee <LCD_voidInit+0x4cc>
		__ticks = 1;
    13e4:	81 e0       	ldi	r24, 0x01	; 1
    13e6:	90 e0       	ldi	r25, 0x00	; 0
    13e8:	9c 8b       	std	Y+20, r25	; 0x14
    13ea:	8b 8b       	std	Y+19, r24	; 0x13
    13ec:	3f c0       	rjmp	.+126    	; 0x146c <LCD_voidInit+0x54a>
	else if (__tmp > 65535)
    13ee:	6d 89       	ldd	r22, Y+21	; 0x15
    13f0:	7e 89       	ldd	r23, Y+22	; 0x16
    13f2:	8f 89       	ldd	r24, Y+23	; 0x17
    13f4:	98 8d       	ldd	r25, Y+24	; 0x18
    13f6:	20 e0       	ldi	r18, 0x00	; 0
    13f8:	3f ef       	ldi	r19, 0xFF	; 255
    13fa:	4f e7       	ldi	r20, 0x7F	; 127
    13fc:	57 e4       	ldi	r21, 0x47	; 71
    13fe:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1402:	18 16       	cp	r1, r24
    1404:	4c f5       	brge	.+82     	; 0x1458 <LCD_voidInit+0x536>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1406:	69 8d       	ldd	r22, Y+25	; 0x19
    1408:	7a 8d       	ldd	r23, Y+26	; 0x1a
    140a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    140c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    140e:	20 e0       	ldi	r18, 0x00	; 0
    1410:	30 e0       	ldi	r19, 0x00	; 0
    1412:	40 e2       	ldi	r20, 0x20	; 32
    1414:	51 e4       	ldi	r21, 0x41	; 65
    1416:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    141a:	dc 01       	movw	r26, r24
    141c:	cb 01       	movw	r24, r22
    141e:	bc 01       	movw	r22, r24
    1420:	cd 01       	movw	r24, r26
    1422:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1426:	dc 01       	movw	r26, r24
    1428:	cb 01       	movw	r24, r22
    142a:	9c 8b       	std	Y+20, r25	; 0x14
    142c:	8b 8b       	std	Y+19, r24	; 0x13
    142e:	0f c0       	rjmp	.+30     	; 0x144e <LCD_voidInit+0x52c>
    1430:	88 ec       	ldi	r24, 0xC8	; 200
    1432:	90 e0       	ldi	r25, 0x00	; 0
    1434:	9a 8b       	std	Y+18, r25	; 0x12
    1436:	89 8b       	std	Y+17, r24	; 0x11
    1438:	89 89       	ldd	r24, Y+17	; 0x11
    143a:	9a 89       	ldd	r25, Y+18	; 0x12
    143c:	01 97       	sbiw	r24, 0x01	; 1
    143e:	f1 f7       	brne	.-4      	; 0x143c <LCD_voidInit+0x51a>
    1440:	9a 8b       	std	Y+18, r25	; 0x12
    1442:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1444:	8b 89       	ldd	r24, Y+19	; 0x13
    1446:	9c 89       	ldd	r25, Y+20	; 0x14
    1448:	01 97       	sbiw	r24, 0x01	; 1
    144a:	9c 8b       	std	Y+20, r25	; 0x14
    144c:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    144e:	8b 89       	ldd	r24, Y+19	; 0x13
    1450:	9c 89       	ldd	r25, Y+20	; 0x14
    1452:	00 97       	sbiw	r24, 0x00	; 0
    1454:	69 f7       	brne	.-38     	; 0x1430 <LCD_voidInit+0x50e>
    1456:	14 c0       	rjmp	.+40     	; 0x1480 <LCD_voidInit+0x55e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1458:	6d 89       	ldd	r22, Y+21	; 0x15
    145a:	7e 89       	ldd	r23, Y+22	; 0x16
    145c:	8f 89       	ldd	r24, Y+23	; 0x17
    145e:	98 8d       	ldd	r25, Y+24	; 0x18
    1460:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1464:	dc 01       	movw	r26, r24
    1466:	cb 01       	movw	r24, r22
    1468:	9c 8b       	std	Y+20, r25	; 0x14
    146a:	8b 8b       	std	Y+19, r24	; 0x13
    146c:	8b 89       	ldd	r24, Y+19	; 0x13
    146e:	9c 89       	ldd	r25, Y+20	; 0x14
    1470:	98 8b       	std	Y+16, r25	; 0x10
    1472:	8f 87       	std	Y+15, r24	; 0x0f
    1474:	8f 85       	ldd	r24, Y+15	; 0x0f
    1476:	98 89       	ldd	r25, Y+16	; 0x10
    1478:	01 97       	sbiw	r24, 0x01	; 1
    147a:	f1 f7       	brne	.-4      	; 0x1478 <LCD_voidInit+0x556>
    147c:	98 8b       	std	Y+16, r25	; 0x10
    147e:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(2);

	LCD_voidSendCommand(LCD_ENTRY_MODE);
    1480:	86 e0       	ldi	r24, 0x06	; 6
    1482:	0e 94 c1 0a 	call	0x1582	; 0x1582 <LCD_voidSendCommand>
    1486:	80 e0       	ldi	r24, 0x00	; 0
    1488:	90 e0       	ldi	r25, 0x00	; 0
    148a:	a0 e8       	ldi	r26, 0x80	; 128
    148c:	bf e3       	ldi	r27, 0x3F	; 63
    148e:	8b 87       	std	Y+11, r24	; 0x0b
    1490:	9c 87       	std	Y+12, r25	; 0x0c
    1492:	ad 87       	std	Y+13, r26	; 0x0d
    1494:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1496:	6b 85       	ldd	r22, Y+11	; 0x0b
    1498:	7c 85       	ldd	r23, Y+12	; 0x0c
    149a:	8d 85       	ldd	r24, Y+13	; 0x0d
    149c:	9e 85       	ldd	r25, Y+14	; 0x0e
    149e:	20 e0       	ldi	r18, 0x00	; 0
    14a0:	30 e0       	ldi	r19, 0x00	; 0
    14a2:	4a ef       	ldi	r20, 0xFA	; 250
    14a4:	54 e4       	ldi	r21, 0x44	; 68
    14a6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    14aa:	dc 01       	movw	r26, r24
    14ac:	cb 01       	movw	r24, r22
    14ae:	8f 83       	std	Y+7, r24	; 0x07
    14b0:	98 87       	std	Y+8, r25	; 0x08
    14b2:	a9 87       	std	Y+9, r26	; 0x09
    14b4:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    14b6:	6f 81       	ldd	r22, Y+7	; 0x07
    14b8:	78 85       	ldd	r23, Y+8	; 0x08
    14ba:	89 85       	ldd	r24, Y+9	; 0x09
    14bc:	9a 85       	ldd	r25, Y+10	; 0x0a
    14be:	20 e0       	ldi	r18, 0x00	; 0
    14c0:	30 e0       	ldi	r19, 0x00	; 0
    14c2:	40 e8       	ldi	r20, 0x80	; 128
    14c4:	5f e3       	ldi	r21, 0x3F	; 63
    14c6:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    14ca:	88 23       	and	r24, r24
    14cc:	2c f4       	brge	.+10     	; 0x14d8 <LCD_voidInit+0x5b6>
		__ticks = 1;
    14ce:	81 e0       	ldi	r24, 0x01	; 1
    14d0:	90 e0       	ldi	r25, 0x00	; 0
    14d2:	9e 83       	std	Y+6, r25	; 0x06
    14d4:	8d 83       	std	Y+5, r24	; 0x05
    14d6:	3f c0       	rjmp	.+126    	; 0x1556 <LCD_voidInit+0x634>
	else if (__tmp > 65535)
    14d8:	6f 81       	ldd	r22, Y+7	; 0x07
    14da:	78 85       	ldd	r23, Y+8	; 0x08
    14dc:	89 85       	ldd	r24, Y+9	; 0x09
    14de:	9a 85       	ldd	r25, Y+10	; 0x0a
    14e0:	20 e0       	ldi	r18, 0x00	; 0
    14e2:	3f ef       	ldi	r19, 0xFF	; 255
    14e4:	4f e7       	ldi	r20, 0x7F	; 127
    14e6:	57 e4       	ldi	r21, 0x47	; 71
    14e8:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    14ec:	18 16       	cp	r1, r24
    14ee:	4c f5       	brge	.+82     	; 0x1542 <LCD_voidInit+0x620>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    14f0:	6b 85       	ldd	r22, Y+11	; 0x0b
    14f2:	7c 85       	ldd	r23, Y+12	; 0x0c
    14f4:	8d 85       	ldd	r24, Y+13	; 0x0d
    14f6:	9e 85       	ldd	r25, Y+14	; 0x0e
    14f8:	20 e0       	ldi	r18, 0x00	; 0
    14fa:	30 e0       	ldi	r19, 0x00	; 0
    14fc:	40 e2       	ldi	r20, 0x20	; 32
    14fe:	51 e4       	ldi	r21, 0x41	; 65
    1500:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1504:	dc 01       	movw	r26, r24
    1506:	cb 01       	movw	r24, r22
    1508:	bc 01       	movw	r22, r24
    150a:	cd 01       	movw	r24, r26
    150c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1510:	dc 01       	movw	r26, r24
    1512:	cb 01       	movw	r24, r22
    1514:	9e 83       	std	Y+6, r25	; 0x06
    1516:	8d 83       	std	Y+5, r24	; 0x05
    1518:	0f c0       	rjmp	.+30     	; 0x1538 <LCD_voidInit+0x616>
    151a:	88 ec       	ldi	r24, 0xC8	; 200
    151c:	90 e0       	ldi	r25, 0x00	; 0
    151e:	9c 83       	std	Y+4, r25	; 0x04
    1520:	8b 83       	std	Y+3, r24	; 0x03
    1522:	8b 81       	ldd	r24, Y+3	; 0x03
    1524:	9c 81       	ldd	r25, Y+4	; 0x04
    1526:	01 97       	sbiw	r24, 0x01	; 1
    1528:	f1 f7       	brne	.-4      	; 0x1526 <LCD_voidInit+0x604>
    152a:	9c 83       	std	Y+4, r25	; 0x04
    152c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    152e:	8d 81       	ldd	r24, Y+5	; 0x05
    1530:	9e 81       	ldd	r25, Y+6	; 0x06
    1532:	01 97       	sbiw	r24, 0x01	; 1
    1534:	9e 83       	std	Y+6, r25	; 0x06
    1536:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1538:	8d 81       	ldd	r24, Y+5	; 0x05
    153a:	9e 81       	ldd	r25, Y+6	; 0x06
    153c:	00 97       	sbiw	r24, 0x00	; 0
    153e:	69 f7       	brne	.-38     	; 0x151a <LCD_voidInit+0x5f8>
    1540:	14 c0       	rjmp	.+40     	; 0x156a <LCD_voidInit+0x648>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1542:	6f 81       	ldd	r22, Y+7	; 0x07
    1544:	78 85       	ldd	r23, Y+8	; 0x08
    1546:	89 85       	ldd	r24, Y+9	; 0x09
    1548:	9a 85       	ldd	r25, Y+10	; 0x0a
    154a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    154e:	dc 01       	movw	r26, r24
    1550:	cb 01       	movw	r24, r22
    1552:	9e 83       	std	Y+6, r25	; 0x06
    1554:	8d 83       	std	Y+5, r24	; 0x05
    1556:	8d 81       	ldd	r24, Y+5	; 0x05
    1558:	9e 81       	ldd	r25, Y+6	; 0x06
    155a:	9a 83       	std	Y+2, r25	; 0x02
    155c:	89 83       	std	Y+1, r24	; 0x01
    155e:	89 81       	ldd	r24, Y+1	; 0x01
    1560:	9a 81       	ldd	r25, Y+2	; 0x02
    1562:	01 97       	sbiw	r24, 0x01	; 1
    1564:	f1 f7       	brne	.-4      	; 0x1562 <LCD_voidInit+0x640>
    1566:	9a 83       	std	Y+2, r25	; 0x02
    1568:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);
}
    156a:	cc 5a       	subi	r28, 0xAC	; 172
    156c:	df 4f       	sbci	r29, 0xFF	; 255
    156e:	0f b6       	in	r0, 0x3f	; 63
    1570:	f8 94       	cli
    1572:	de bf       	out	0x3e, r29	; 62
    1574:	0f be       	out	0x3f, r0	; 63
    1576:	cd bf       	out	0x3d, r28	; 61
    1578:	cf 91       	pop	r28
    157a:	df 91       	pop	r29
    157c:	1f 91       	pop	r17
    157e:	0f 91       	pop	r16
    1580:	08 95       	ret

00001582 <LCD_voidSendCommand>:

void LCD_voidSendCommand(u8 command)
{
    1582:	df 93       	push	r29
    1584:	cf 93       	push	r28
    1586:	0f 92       	push	r0
    1588:	cd b7       	in	r28, 0x3d	; 61
    158a:	de b7       	in	r29, 0x3e	; 62
    158c:	89 83       	std	Y+1, r24	; 0x01
	DIO_enumSetPortValue(LCD_DATA_PORT, command);
    158e:	80 e0       	ldi	r24, 0x00	; 0
    1590:	69 81       	ldd	r22, Y+1	; 0x01
    1592:	0e 94 32 15 	call	0x2a64	; 0x2a64 <DIO_enumSetPortValue>
	DIO_enumSetPinValue(LCD_CTRL_PORT, LCD_RS, DIO_PIN_LOW);
    1596:	83 e0       	ldi	r24, 0x03	; 3
    1598:	60 e0       	ldi	r22, 0x00	; 0
    159a:	40 e0       	ldi	r20, 0x00	; 0
    159c:	0e 94 b4 10 	call	0x2168	; 0x2168 <DIO_enumSetPinValue>
	DIO_enumSetPinValue(LCD_CTRL_PORT, LCD_RW, DIO_PIN_LOW);
    15a0:	83 e0       	ldi	r24, 0x03	; 3
    15a2:	61 e0       	ldi	r22, 0x01	; 1
    15a4:	40 e0       	ldi	r20, 0x00	; 0
    15a6:	0e 94 b4 10 	call	0x2168	; 0x2168 <DIO_enumSetPinValue>

	//Send Pulse
	LCD_voidSendPulse();
    15aa:	0e 94 39 0b 	call	0x1672	; 0x1672 <LCD_voidSendPulse>
}
    15ae:	0f 90       	pop	r0
    15b0:	cf 91       	pop	r28
    15b2:	df 91       	pop	r29
    15b4:	08 95       	ret

000015b6 <LCD_voidSendData>:

void LCD_voidSendData(u8 data)
{
    15b6:	df 93       	push	r29
    15b8:	cf 93       	push	r28
    15ba:	0f 92       	push	r0
    15bc:	cd b7       	in	r28, 0x3d	; 61
    15be:	de b7       	in	r29, 0x3e	; 62
    15c0:	89 83       	std	Y+1, r24	; 0x01
	DIO_enumSetPinValue(LCD_CTRL_PORT, LCD_RS, DIO_PIN_HIGH);
    15c2:	83 e0       	ldi	r24, 0x03	; 3
    15c4:	60 e0       	ldi	r22, 0x00	; 0
    15c6:	41 e0       	ldi	r20, 0x01	; 1
    15c8:	0e 94 b4 10 	call	0x2168	; 0x2168 <DIO_enumSetPinValue>
	DIO_enumSetPinValue(LCD_CTRL_PORT, LCD_RW, DIO_PIN_LOW);
    15cc:	83 e0       	ldi	r24, 0x03	; 3
    15ce:	61 e0       	ldi	r22, 0x01	; 1
    15d0:	40 e0       	ldi	r20, 0x00	; 0
    15d2:	0e 94 b4 10 	call	0x2168	; 0x2168 <DIO_enumSetPinValue>
	DIO_enumSetPortValue(LCD_DATA_PORT, data);
    15d6:	80 e0       	ldi	r24, 0x00	; 0
    15d8:	69 81       	ldd	r22, Y+1	; 0x01
    15da:	0e 94 32 15 	call	0x2a64	; 0x2a64 <DIO_enumSetPortValue>

	//Send Pulse
	LCD_voidSendPulse();
    15de:	0e 94 39 0b 	call	0x1672	; 0x1672 <LCD_voidSendPulse>
}
    15e2:	0f 90       	pop	r0
    15e4:	cf 91       	pop	r28
    15e6:	df 91       	pop	r29
    15e8:	08 95       	ret

000015ea <LCD_voidSetCursorPosition>:

void LCD_voidSetCursorPosition(u8 row, u8 col)
{
    15ea:	df 93       	push	r29
    15ec:	cf 93       	push	r28
    15ee:	00 d0       	rcall	.+0      	; 0x15f0 <LCD_voidSetCursorPosition+0x6>
    15f0:	0f 92       	push	r0
    15f2:	cd b7       	in	r28, 0x3d	; 61
    15f4:	de b7       	in	r29, 0x3e	; 62
    15f6:	8a 83       	std	Y+2, r24	; 0x02
    15f8:	6b 83       	std	Y+3, r22	; 0x03
	u8 pos;
	if(row == 1)
    15fa:	8a 81       	ldd	r24, Y+2	; 0x02
    15fc:	81 30       	cpi	r24, 0x01	; 1
    15fe:	21 f4       	brne	.+8      	; 0x1608 <LCD_voidSetCursorPosition+0x1e>
		pos = LCD_CURSOR + (col - 1);
    1600:	8b 81       	ldd	r24, Y+3	; 0x03
    1602:	81 58       	subi	r24, 0x81	; 129
    1604:	89 83       	std	Y+1, r24	; 0x01
    1606:	03 c0       	rjmp	.+6      	; 0x160e <LCD_voidSetCursorPosition+0x24>
	else
		pos = LCD_CURSOR + (col - 1) + 64;
    1608:	8b 81       	ldd	r24, Y+3	; 0x03
    160a:	81 54       	subi	r24, 0x41	; 65
    160c:	89 83       	std	Y+1, r24	; 0x01

	LCD_voidSendCommand(pos);
    160e:	89 81       	ldd	r24, Y+1	; 0x01
    1610:	0e 94 c1 0a 	call	0x1582	; 0x1582 <LCD_voidSendCommand>
}
    1614:	0f 90       	pop	r0
    1616:	0f 90       	pop	r0
    1618:	0f 90       	pop	r0
    161a:	cf 91       	pop	r28
    161c:	df 91       	pop	r29
    161e:	08 95       	ret

00001620 <LCD_voidSendString>:

void LCD_voidSendString(u8* str)
{
    1620:	df 93       	push	r29
    1622:	cf 93       	push	r28
    1624:	00 d0       	rcall	.+0      	; 0x1626 <LCD_voidSendString+0x6>
    1626:	0f 92       	push	r0
    1628:	cd b7       	in	r28, 0x3d	; 61
    162a:	de b7       	in	r29, 0x3e	; 62
    162c:	9b 83       	std	Y+3, r25	; 0x03
    162e:	8a 83       	std	Y+2, r24	; 0x02
	u8 ptr = 0;
    1630:	19 82       	std	Y+1, r1	; 0x01
    1632:	0e c0       	rjmp	.+28     	; 0x1650 <LCD_voidSendString+0x30>
	while(str[ptr] != '\0')
	{
		LCD_voidSendData(str[ptr]);
    1634:	89 81       	ldd	r24, Y+1	; 0x01
    1636:	28 2f       	mov	r18, r24
    1638:	30 e0       	ldi	r19, 0x00	; 0
    163a:	8a 81       	ldd	r24, Y+2	; 0x02
    163c:	9b 81       	ldd	r25, Y+3	; 0x03
    163e:	fc 01       	movw	r30, r24
    1640:	e2 0f       	add	r30, r18
    1642:	f3 1f       	adc	r31, r19
    1644:	80 81       	ld	r24, Z
    1646:	0e 94 db 0a 	call	0x15b6	; 0x15b6 <LCD_voidSendData>
		ptr++;
    164a:	89 81       	ldd	r24, Y+1	; 0x01
    164c:	8f 5f       	subi	r24, 0xFF	; 255
    164e:	89 83       	std	Y+1, r24	; 0x01
}

void LCD_voidSendString(u8* str)
{
	u8 ptr = 0;
	while(str[ptr] != '\0')
    1650:	89 81       	ldd	r24, Y+1	; 0x01
    1652:	28 2f       	mov	r18, r24
    1654:	30 e0       	ldi	r19, 0x00	; 0
    1656:	8a 81       	ldd	r24, Y+2	; 0x02
    1658:	9b 81       	ldd	r25, Y+3	; 0x03
    165a:	fc 01       	movw	r30, r24
    165c:	e2 0f       	add	r30, r18
    165e:	f3 1f       	adc	r31, r19
    1660:	80 81       	ld	r24, Z
    1662:	88 23       	and	r24, r24
    1664:	39 f7       	brne	.-50     	; 0x1634 <LCD_voidSendString+0x14>
	{
		LCD_voidSendData(str[ptr]);
		ptr++;
	}
}
    1666:	0f 90       	pop	r0
    1668:	0f 90       	pop	r0
    166a:	0f 90       	pop	r0
    166c:	cf 91       	pop	r28
    166e:	df 91       	pop	r29
    1670:	08 95       	ret

00001672 <LCD_voidSendPulse>:
static void LCD_voidSendPulse()
{
    1672:	df 93       	push	r29
    1674:	cf 93       	push	r28
    1676:	cd b7       	in	r28, 0x3d	; 61
    1678:	de b7       	in	r29, 0x3e	; 62
    167a:	2e 97       	sbiw	r28, 0x0e	; 14
    167c:	0f b6       	in	r0, 0x3f	; 63
    167e:	f8 94       	cli
    1680:	de bf       	out	0x3e, r29	; 62
    1682:	0f be       	out	0x3f, r0	; 63
    1684:	cd bf       	out	0x3d, r28	; 61
	DIO_enumSetPinValue(LCD_CTRL_PORT, LCD_EN, DIO_PIN_HIGH);
    1686:	83 e0       	ldi	r24, 0x03	; 3
    1688:	62 e0       	ldi	r22, 0x02	; 2
    168a:	41 e0       	ldi	r20, 0x01	; 1
    168c:	0e 94 b4 10 	call	0x2168	; 0x2168 <DIO_enumSetPinValue>
    1690:	80 e0       	ldi	r24, 0x00	; 0
    1692:	90 e0       	ldi	r25, 0x00	; 0
    1694:	a0 e8       	ldi	r26, 0x80	; 128
    1696:	bf e3       	ldi	r27, 0x3F	; 63
    1698:	8b 87       	std	Y+11, r24	; 0x0b
    169a:	9c 87       	std	Y+12, r25	; 0x0c
    169c:	ad 87       	std	Y+13, r26	; 0x0d
    169e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    16a0:	6b 85       	ldd	r22, Y+11	; 0x0b
    16a2:	7c 85       	ldd	r23, Y+12	; 0x0c
    16a4:	8d 85       	ldd	r24, Y+13	; 0x0d
    16a6:	9e 85       	ldd	r25, Y+14	; 0x0e
    16a8:	20 e0       	ldi	r18, 0x00	; 0
    16aa:	30 e0       	ldi	r19, 0x00	; 0
    16ac:	4a ef       	ldi	r20, 0xFA	; 250
    16ae:	54 e4       	ldi	r21, 0x44	; 68
    16b0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    16b4:	dc 01       	movw	r26, r24
    16b6:	cb 01       	movw	r24, r22
    16b8:	8f 83       	std	Y+7, r24	; 0x07
    16ba:	98 87       	std	Y+8, r25	; 0x08
    16bc:	a9 87       	std	Y+9, r26	; 0x09
    16be:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    16c0:	6f 81       	ldd	r22, Y+7	; 0x07
    16c2:	78 85       	ldd	r23, Y+8	; 0x08
    16c4:	89 85       	ldd	r24, Y+9	; 0x09
    16c6:	9a 85       	ldd	r25, Y+10	; 0x0a
    16c8:	20 e0       	ldi	r18, 0x00	; 0
    16ca:	30 e0       	ldi	r19, 0x00	; 0
    16cc:	40 e8       	ldi	r20, 0x80	; 128
    16ce:	5f e3       	ldi	r21, 0x3F	; 63
    16d0:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    16d4:	88 23       	and	r24, r24
    16d6:	2c f4       	brge	.+10     	; 0x16e2 <LCD_voidSendPulse+0x70>
		__ticks = 1;
    16d8:	81 e0       	ldi	r24, 0x01	; 1
    16da:	90 e0       	ldi	r25, 0x00	; 0
    16dc:	9e 83       	std	Y+6, r25	; 0x06
    16de:	8d 83       	std	Y+5, r24	; 0x05
    16e0:	3f c0       	rjmp	.+126    	; 0x1760 <LCD_voidSendPulse+0xee>
	else if (__tmp > 65535)
    16e2:	6f 81       	ldd	r22, Y+7	; 0x07
    16e4:	78 85       	ldd	r23, Y+8	; 0x08
    16e6:	89 85       	ldd	r24, Y+9	; 0x09
    16e8:	9a 85       	ldd	r25, Y+10	; 0x0a
    16ea:	20 e0       	ldi	r18, 0x00	; 0
    16ec:	3f ef       	ldi	r19, 0xFF	; 255
    16ee:	4f e7       	ldi	r20, 0x7F	; 127
    16f0:	57 e4       	ldi	r21, 0x47	; 71
    16f2:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    16f6:	18 16       	cp	r1, r24
    16f8:	4c f5       	brge	.+82     	; 0x174c <LCD_voidSendPulse+0xda>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    16fa:	6b 85       	ldd	r22, Y+11	; 0x0b
    16fc:	7c 85       	ldd	r23, Y+12	; 0x0c
    16fe:	8d 85       	ldd	r24, Y+13	; 0x0d
    1700:	9e 85       	ldd	r25, Y+14	; 0x0e
    1702:	20 e0       	ldi	r18, 0x00	; 0
    1704:	30 e0       	ldi	r19, 0x00	; 0
    1706:	40 e2       	ldi	r20, 0x20	; 32
    1708:	51 e4       	ldi	r21, 0x41	; 65
    170a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    170e:	dc 01       	movw	r26, r24
    1710:	cb 01       	movw	r24, r22
    1712:	bc 01       	movw	r22, r24
    1714:	cd 01       	movw	r24, r26
    1716:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    171a:	dc 01       	movw	r26, r24
    171c:	cb 01       	movw	r24, r22
    171e:	9e 83       	std	Y+6, r25	; 0x06
    1720:	8d 83       	std	Y+5, r24	; 0x05
    1722:	0f c0       	rjmp	.+30     	; 0x1742 <LCD_voidSendPulse+0xd0>
    1724:	88 ec       	ldi	r24, 0xC8	; 200
    1726:	90 e0       	ldi	r25, 0x00	; 0
    1728:	9c 83       	std	Y+4, r25	; 0x04
    172a:	8b 83       	std	Y+3, r24	; 0x03
    172c:	8b 81       	ldd	r24, Y+3	; 0x03
    172e:	9c 81       	ldd	r25, Y+4	; 0x04
    1730:	01 97       	sbiw	r24, 0x01	; 1
    1732:	f1 f7       	brne	.-4      	; 0x1730 <LCD_voidSendPulse+0xbe>
    1734:	9c 83       	std	Y+4, r25	; 0x04
    1736:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1738:	8d 81       	ldd	r24, Y+5	; 0x05
    173a:	9e 81       	ldd	r25, Y+6	; 0x06
    173c:	01 97       	sbiw	r24, 0x01	; 1
    173e:	9e 83       	std	Y+6, r25	; 0x06
    1740:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1742:	8d 81       	ldd	r24, Y+5	; 0x05
    1744:	9e 81       	ldd	r25, Y+6	; 0x06
    1746:	00 97       	sbiw	r24, 0x00	; 0
    1748:	69 f7       	brne	.-38     	; 0x1724 <LCD_voidSendPulse+0xb2>
    174a:	14 c0       	rjmp	.+40     	; 0x1774 <LCD_voidSendPulse+0x102>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    174c:	6f 81       	ldd	r22, Y+7	; 0x07
    174e:	78 85       	ldd	r23, Y+8	; 0x08
    1750:	89 85       	ldd	r24, Y+9	; 0x09
    1752:	9a 85       	ldd	r25, Y+10	; 0x0a
    1754:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1758:	dc 01       	movw	r26, r24
    175a:	cb 01       	movw	r24, r22
    175c:	9e 83       	std	Y+6, r25	; 0x06
    175e:	8d 83       	std	Y+5, r24	; 0x05
    1760:	8d 81       	ldd	r24, Y+5	; 0x05
    1762:	9e 81       	ldd	r25, Y+6	; 0x06
    1764:	9a 83       	std	Y+2, r25	; 0x02
    1766:	89 83       	std	Y+1, r24	; 0x01
    1768:	89 81       	ldd	r24, Y+1	; 0x01
    176a:	9a 81       	ldd	r25, Y+2	; 0x02
    176c:	01 97       	sbiw	r24, 0x01	; 1
    176e:	f1 f7       	brne	.-4      	; 0x176c <LCD_voidSendPulse+0xfa>
    1770:	9a 83       	std	Y+2, r25	; 0x02
    1772:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);
	DIO_enumSetPinValue(LCD_CTRL_PORT, LCD_EN, DIO_PIN_LOW);
    1774:	83 e0       	ldi	r24, 0x03	; 3
    1776:	62 e0       	ldi	r22, 0x02	; 2
    1778:	40 e0       	ldi	r20, 0x00	; 0
    177a:	0e 94 b4 10 	call	0x2168	; 0x2168 <DIO_enumSetPinValue>

}
    177e:	2e 96       	adiw	r28, 0x0e	; 14
    1780:	0f b6       	in	r0, 0x3f	; 63
    1782:	f8 94       	cli
    1784:	de bf       	out	0x3e, r29	; 62
    1786:	0f be       	out	0x3f, r0	; 63
    1788:	cd bf       	out	0x3d, r28	; 61
    178a:	cf 91       	pop	r28
    178c:	df 91       	pop	r29
    178e:	08 95       	ret

00001790 <SSD_voidInit>:
#include "SSD_config.h"

static u8 Local_u8SSDNums[10] = SSD_ArrNums;

void SSD_voidInit(SSD_Type SSD_Configuration)
{
    1790:	df 93       	push	r29
    1792:	cf 93       	push	r28
    1794:	00 d0       	rcall	.+0      	; 0x1796 <SSD_voidInit+0x6>
    1796:	00 d0       	rcall	.+0      	; 0x1798 <SSD_voidInit+0x8>
    1798:	cd b7       	in	r28, 0x3d	; 61
    179a:	de b7       	in	r29, 0x3e	; 62
    179c:	69 83       	std	Y+1, r22	; 0x01
    179e:	7a 83       	std	Y+2, r23	; 0x02
    17a0:	8b 83       	std	Y+3, r24	; 0x03
    17a2:	9c 83       	std	Y+4, r25	; 0x04
	DIO_enumSetPortDirection (SSD_Configuration.DataPort, DIO_PORT_OUTPUT);
    17a4:	8a 81       	ldd	r24, Y+2	; 0x02
    17a6:	6f ef       	ldi	r22, 0xFF	; 255
    17a8:	0e 94 e5 14 	call	0x29ca	; 0x29ca <DIO_enumSetPortDirection>
}
    17ac:	0f 90       	pop	r0
    17ae:	0f 90       	pop	r0
    17b0:	0f 90       	pop	r0
    17b2:	0f 90       	pop	r0
    17b4:	cf 91       	pop	r28
    17b6:	df 91       	pop	r29
    17b8:	08 95       	ret

000017ba <SSD_voidSendNumber>:

void SSD_voidSendNumber(SSD_Type SSD_Configuration, u8 Copy_u8Number)
{
    17ba:	df 93       	push	r29
    17bc:	cf 93       	push	r28
    17be:	00 d0       	rcall	.+0      	; 0x17c0 <SSD_voidSendNumber+0x6>
    17c0:	00 d0       	rcall	.+0      	; 0x17c2 <SSD_voidSendNumber+0x8>
    17c2:	0f 92       	push	r0
    17c4:	cd b7       	in	r28, 0x3d	; 61
    17c6:	de b7       	in	r29, 0x3e	; 62
    17c8:	69 83       	std	Y+1, r22	; 0x01
    17ca:	7a 83       	std	Y+2, r23	; 0x02
    17cc:	8b 83       	std	Y+3, r24	; 0x03
    17ce:	9c 83       	std	Y+4, r25	; 0x04
    17d0:	4d 83       	std	Y+5, r20	; 0x05
	if(SSD_Configuration.Type == SSD_COMM_CAT)
    17d2:	89 81       	ldd	r24, Y+1	; 0x01
    17d4:	88 23       	and	r24, r24
    17d6:	69 f4       	brne	.+26     	; 0x17f2 <SSD_voidSendNumber+0x38>
	{
		DIO_enumSetPortValue(SSD_Configuration.DataPort, Local_u8SSDNums[Copy_u8Number] );
    17d8:	2a 81       	ldd	r18, Y+2	; 0x02
    17da:	8d 81       	ldd	r24, Y+5	; 0x05
    17dc:	88 2f       	mov	r24, r24
    17de:	90 e0       	ldi	r25, 0x00	; 0
    17e0:	fc 01       	movw	r30, r24
    17e2:	e4 58       	subi	r30, 0x84	; 132
    17e4:	ff 4f       	sbci	r31, 0xFF	; 255
    17e6:	90 81       	ld	r25, Z
    17e8:	82 2f       	mov	r24, r18
    17ea:	69 2f       	mov	r22, r25
    17ec:	0e 94 32 15 	call	0x2a64	; 0x2a64 <DIO_enumSetPortValue>
    17f0:	11 c0       	rjmp	.+34     	; 0x1814 <SSD_voidSendNumber+0x5a>
	}
	else if(SSD_Configuration.Type == SSD_COMM_AND)
    17f2:	89 81       	ldd	r24, Y+1	; 0x01
    17f4:	81 30       	cpi	r24, 0x01	; 1
    17f6:	71 f4       	brne	.+28     	; 0x1814 <SSD_voidSendNumber+0x5a>
	{
		DIO_enumSetPortValue(SSD_Configuration.DataPort, ~Local_u8SSDNums[Copy_u8Number]);
    17f8:	2a 81       	ldd	r18, Y+2	; 0x02
    17fa:	8d 81       	ldd	r24, Y+5	; 0x05
    17fc:	88 2f       	mov	r24, r24
    17fe:	90 e0       	ldi	r25, 0x00	; 0
    1800:	fc 01       	movw	r30, r24
    1802:	e4 58       	subi	r30, 0x84	; 132
    1804:	ff 4f       	sbci	r31, 0xFF	; 255
    1806:	80 81       	ld	r24, Z
    1808:	98 2f       	mov	r25, r24
    180a:	90 95       	com	r25
    180c:	82 2f       	mov	r24, r18
    180e:	69 2f       	mov	r22, r25
    1810:	0e 94 32 15 	call	0x2a64	; 0x2a64 <DIO_enumSetPortValue>
	}
}
    1814:	0f 90       	pop	r0
    1816:	0f 90       	pop	r0
    1818:	0f 90       	pop	r0
    181a:	0f 90       	pop	r0
    181c:	0f 90       	pop	r0
    181e:	cf 91       	pop	r28
    1820:	df 91       	pop	r29
    1822:	08 95       	ret

00001824 <SSD_voidEnable>:

void SSD_voidEnable(SSD_Type SSD_Configuration)
{
    1824:	df 93       	push	r29
    1826:	cf 93       	push	r28
    1828:	00 d0       	rcall	.+0      	; 0x182a <SSD_voidEnable+0x6>
    182a:	00 d0       	rcall	.+0      	; 0x182c <SSD_voidEnable+0x8>
    182c:	cd b7       	in	r28, 0x3d	; 61
    182e:	de b7       	in	r29, 0x3e	; 62
    1830:	69 83       	std	Y+1, r22	; 0x01
    1832:	7a 83       	std	Y+2, r23	; 0x02
    1834:	8b 83       	std	Y+3, r24	; 0x03
    1836:	9c 83       	std	Y+4, r25	; 0x04
	DIO_enumSetPinDirection(SSD_Configuration.DataPort, SSD_Configuration.EnPin, DIO_PIN_OUTPUT);
    1838:	8a 81       	ldd	r24, Y+2	; 0x02
    183a:	9c 81       	ldd	r25, Y+4	; 0x04
    183c:	69 2f       	mov	r22, r25
    183e:	41 e0       	ldi	r20, 0x01	; 1
    1840:	0e 94 a5 0f 	call	0x1f4a	; 0x1f4a <DIO_enumSetPinDirection>
	if(SSD_Configuration.Type == SSD_COMM_CAT)
    1844:	89 81       	ldd	r24, Y+1	; 0x01
    1846:	88 23       	and	r24, r24
    1848:	39 f4       	brne	.+14     	; 0x1858 <SSD_voidEnable+0x34>
	{
		DIO_enumSetPinValue(SSD_Configuration.DataPort, SSD_Configuration.EnPin, DIO_PIN_LOW);
    184a:	8a 81       	ldd	r24, Y+2	; 0x02
    184c:	9c 81       	ldd	r25, Y+4	; 0x04
    184e:	69 2f       	mov	r22, r25
    1850:	40 e0       	ldi	r20, 0x00	; 0
    1852:	0e 94 b4 10 	call	0x2168	; 0x2168 <DIO_enumSetPinValue>
    1856:	09 c0       	rjmp	.+18     	; 0x186a <SSD_voidEnable+0x46>
	}
	else if(SSD_Configuration.Type == SSD_COMM_AND)
    1858:	89 81       	ldd	r24, Y+1	; 0x01
    185a:	81 30       	cpi	r24, 0x01	; 1
    185c:	31 f4       	brne	.+12     	; 0x186a <SSD_voidEnable+0x46>
	{
		DIO_enumSetPinValue(SSD_Configuration.DataPort, SSD_Configuration.EnPin, DIO_PIN_HIGH);
    185e:	8a 81       	ldd	r24, Y+2	; 0x02
    1860:	9c 81       	ldd	r25, Y+4	; 0x04
    1862:	69 2f       	mov	r22, r25
    1864:	41 e0       	ldi	r20, 0x01	; 1
    1866:	0e 94 b4 10 	call	0x2168	; 0x2168 <DIO_enumSetPinValue>
	}
}
    186a:	0f 90       	pop	r0
    186c:	0f 90       	pop	r0
    186e:	0f 90       	pop	r0
    1870:	0f 90       	pop	r0
    1872:	cf 91       	pop	r28
    1874:	df 91       	pop	r29
    1876:	08 95       	ret

00001878 <SSD_voidDisable>:

void SSD_voidDisable(SSD_Type SSD_Configuration)
{
    1878:	df 93       	push	r29
    187a:	cf 93       	push	r28
    187c:	00 d0       	rcall	.+0      	; 0x187e <SSD_voidDisable+0x6>
    187e:	00 d0       	rcall	.+0      	; 0x1880 <SSD_voidDisable+0x8>
    1880:	cd b7       	in	r28, 0x3d	; 61
    1882:	de b7       	in	r29, 0x3e	; 62
    1884:	69 83       	std	Y+1, r22	; 0x01
    1886:	7a 83       	std	Y+2, r23	; 0x02
    1888:	8b 83       	std	Y+3, r24	; 0x03
    188a:	9c 83       	std	Y+4, r25	; 0x04
	DIO_enumSetPinDirection(SSD_Configuration.DataPort, SSD_Configuration.EnPin, DIO_PIN_OUTPUT);
    188c:	8a 81       	ldd	r24, Y+2	; 0x02
    188e:	9c 81       	ldd	r25, Y+4	; 0x04
    1890:	69 2f       	mov	r22, r25
    1892:	41 e0       	ldi	r20, 0x01	; 1
    1894:	0e 94 a5 0f 	call	0x1f4a	; 0x1f4a <DIO_enumSetPinDirection>
	if(SSD_Configuration.Type == SSD_COMM_CAT)
    1898:	89 81       	ldd	r24, Y+1	; 0x01
    189a:	88 23       	and	r24, r24
    189c:	39 f4       	brne	.+14     	; 0x18ac <SSD_voidDisable+0x34>
	{
		DIO_enumSetPinValue(SSD_Configuration.DataPort, SSD_Configuration.EnPin, DIO_PIN_HIGH);
    189e:	8a 81       	ldd	r24, Y+2	; 0x02
    18a0:	9c 81       	ldd	r25, Y+4	; 0x04
    18a2:	69 2f       	mov	r22, r25
    18a4:	41 e0       	ldi	r20, 0x01	; 1
    18a6:	0e 94 b4 10 	call	0x2168	; 0x2168 <DIO_enumSetPinValue>
    18aa:	09 c0       	rjmp	.+18     	; 0x18be <SSD_voidDisable+0x46>
	}
	else if(SSD_Configuration.Type == SSD_COMM_AND)
    18ac:	89 81       	ldd	r24, Y+1	; 0x01
    18ae:	81 30       	cpi	r24, 0x01	; 1
    18b0:	31 f4       	brne	.+12     	; 0x18be <SSD_voidDisable+0x46>
	{
		DIO_enumSetPinValue(SSD_Configuration.DataPort, SSD_Configuration.EnPin, DIO_PIN_LOW);
    18b2:	8a 81       	ldd	r24, Y+2	; 0x02
    18b4:	9c 81       	ldd	r25, Y+4	; 0x04
    18b6:	69 2f       	mov	r22, r25
    18b8:	40 e0       	ldi	r20, 0x00	; 0
    18ba:	0e 94 b4 10 	call	0x2168	; 0x2168 <DIO_enumSetPinValue>
	}
}
    18be:	0f 90       	pop	r0
    18c0:	0f 90       	pop	r0
    18c2:	0f 90       	pop	r0
    18c4:	0f 90       	pop	r0
    18c6:	cf 91       	pop	r28
    18c8:	df 91       	pop	r29
    18ca:	08 95       	ret

000018cc <SW_voidInit>:
#include "SW_interface.h"
#include "SW_config.h"
#include "SW_private.h"

void SW_voidInit(SW_Type SW_Config)
{
    18cc:	df 93       	push	r29
    18ce:	cf 93       	push	r28
    18d0:	00 d0       	rcall	.+0      	; 0x18d2 <SW_voidInit+0x6>
    18d2:	0f 92       	push	r0
    18d4:	cd b7       	in	r28, 0x3d	; 61
    18d6:	de b7       	in	r29, 0x3e	; 62
    18d8:	69 83       	std	Y+1, r22	; 0x01
    18da:	7a 83       	std	Y+2, r23	; 0x02
    18dc:	8b 83       	std	Y+3, r24	; 0x03
	DIO_enumSetPinDirection(SW_Config.PORT, SW_Config.PIN, DIO_PIN_INPUT);
    18de:	89 81       	ldd	r24, Y+1	; 0x01
    18e0:	9a 81       	ldd	r25, Y+2	; 0x02
    18e2:	69 2f       	mov	r22, r25
    18e4:	40 e0       	ldi	r20, 0x00	; 0
    18e6:	0e 94 a5 0f 	call	0x1f4a	; 0x1f4a <DIO_enumSetPinDirection>
	if(SW_Config.PULL_STATE == SW_INT_PULL_UP)
    18ea:	8b 81       	ldd	r24, Y+3	; 0x03
    18ec:	88 23       	and	r24, r24
    18ee:	31 f4       	brne	.+12     	; 0x18fc <SW_voidInit+0x30>
		DIO_enumSetPinValue(SW_Config.PORT, SW_Config.PIN, DIO_PIN_OUTPUT);
    18f0:	89 81       	ldd	r24, Y+1	; 0x01
    18f2:	9a 81       	ldd	r25, Y+2	; 0x02
    18f4:	69 2f       	mov	r22, r25
    18f6:	41 e0       	ldi	r20, 0x01	; 1
    18f8:	0e 94 b4 10 	call	0x2168	; 0x2168 <DIO_enumSetPinValue>
}
    18fc:	0f 90       	pop	r0
    18fe:	0f 90       	pop	r0
    1900:	0f 90       	pop	r0
    1902:	cf 91       	pop	r28
    1904:	df 91       	pop	r29
    1906:	08 95       	ret

00001908 <SW_u8GetPressed>:

u8 SW_u8GetPressed (SW_Type SW_Config){
    1908:	df 93       	push	r29
    190a:	cf 93       	push	r28
    190c:	00 d0       	rcall	.+0      	; 0x190e <SW_u8GetPressed+0x6>
    190e:	00 d0       	rcall	.+0      	; 0x1910 <SW_u8GetPressed+0x8>
    1910:	0f 92       	push	r0
    1912:	cd b7       	in	r28, 0x3d	; 61
    1914:	de b7       	in	r29, 0x3e	; 62
    1916:	6b 83       	std	Y+3, r22	; 0x03
    1918:	7c 83       	std	Y+4, r23	; 0x04
    191a:	8d 83       	std	Y+5, r24	; 0x05
	
	u8 LOC_u8Result = SW_NOT_PRESSED ;
    191c:	19 82       	std	Y+1, r1	; 0x01
	u8 LOC_u8PinVal = SW_NOT_PRESSED ;
    191e:	1a 82       	std	Y+2, r1	; 0x02
	
	if ( (SW_Config.PULL_STATE == SW_INT_PULL_UP) || (SW_Config.PULL_STATE == SW_EXT_PULL_UP) )
    1920:	8d 81       	ldd	r24, Y+5	; 0x05
    1922:	88 23       	and	r24, r24
    1924:	19 f0       	breq	.+6      	; 0x192c <SW_u8GetPressed+0x24>
    1926:	8d 81       	ldd	r24, Y+5	; 0x05
    1928:	81 30       	cpi	r24, 0x01	; 1
    192a:	a1 f4       	brne	.+40     	; 0x1954 <SW_u8GetPressed+0x4c>
	{
		DIO_enumGetPinValue( SW_Config.PORT , SW_Config.PIN , &LOC_u8PinVal );
    192c:	8b 81       	ldd	r24, Y+3	; 0x03
    192e:	9c 81       	ldd	r25, Y+4	; 0x04
    1930:	9e 01       	movw	r18, r28
    1932:	2e 5f       	subi	r18, 0xFE	; 254
    1934:	3f 4f       	sbci	r19, 0xFF	; 255
    1936:	69 2f       	mov	r22, r25
    1938:	a9 01       	movw	r20, r18
    193a:	0e 94 c3 11 	call	0x2386	; 0x2386 <DIO_enumGetPinValue>
		
		if (LOC_u8PinVal==0)
    193e:	8a 81       	ldd	r24, Y+2	; 0x02
    1940:	88 23       	and	r24, r24
    1942:	19 f4       	brne	.+6      	; 0x194a <SW_u8GetPressed+0x42>
		{
			LOC_u8Result = SW_PRESSED ;
    1944:	81 e0       	ldi	r24, 0x01	; 1
    1946:	89 83       	std	Y+1, r24	; 0x01
    1948:	1b c0       	rjmp	.+54     	; 0x1980 <SW_u8GetPressed+0x78>
		}
		else if (LOC_u8PinVal==1)
    194a:	8a 81       	ldd	r24, Y+2	; 0x02
    194c:	81 30       	cpi	r24, 0x01	; 1
    194e:	c1 f4       	brne	.+48     	; 0x1980 <SW_u8GetPressed+0x78>
		{
			LOC_u8Result = SW_NOT_PRESSED ;
    1950:	19 82       	std	Y+1, r1	; 0x01
    1952:	16 c0       	rjmp	.+44     	; 0x1980 <SW_u8GetPressed+0x78>
		}

	}
	else if (SW_Config.PULL_STATE == SW_EXT_PULL_DOWN)
    1954:	8d 81       	ldd	r24, Y+5	; 0x05
    1956:	82 30       	cpi	r24, 0x02	; 2
    1958:	99 f4       	brne	.+38     	; 0x1980 <SW_u8GetPressed+0x78>
	{
		DIO_enumGetPinValue( SW_Config.PORT , SW_Config.PIN , &LOC_u8PinVal );
    195a:	8b 81       	ldd	r24, Y+3	; 0x03
    195c:	9c 81       	ldd	r25, Y+4	; 0x04
    195e:	9e 01       	movw	r18, r28
    1960:	2e 5f       	subi	r18, 0xFE	; 254
    1962:	3f 4f       	sbci	r19, 0xFF	; 255
    1964:	69 2f       	mov	r22, r25
    1966:	a9 01       	movw	r20, r18
    1968:	0e 94 c3 11 	call	0x2386	; 0x2386 <DIO_enumGetPinValue>
		
		if (LOC_u8PinVal==0)
    196c:	8a 81       	ldd	r24, Y+2	; 0x02
    196e:	88 23       	and	r24, r24
    1970:	11 f4       	brne	.+4      	; 0x1976 <SW_u8GetPressed+0x6e>
		{
			LOC_u8Result = SW_NOT_PRESSED ;
    1972:	19 82       	std	Y+1, r1	; 0x01
    1974:	05 c0       	rjmp	.+10     	; 0x1980 <SW_u8GetPressed+0x78>
		}
		else if (LOC_u8PinVal==1)
    1976:	8a 81       	ldd	r24, Y+2	; 0x02
    1978:	81 30       	cpi	r24, 0x01	; 1
    197a:	11 f4       	brne	.+4      	; 0x1980 <SW_u8GetPressed+0x78>
		{
			LOC_u8Result = SW_PRESSED ;
    197c:	81 e0       	ldi	r24, 0x01	; 1
    197e:	89 83       	std	Y+1, r24	; 0x01
		}
	}
		
	return LOC_u8Result ;
    1980:	89 81       	ldd	r24, Y+1	; 0x01
	
}
    1982:	0f 90       	pop	r0
    1984:	0f 90       	pop	r0
    1986:	0f 90       	pop	r0
    1988:	0f 90       	pop	r0
    198a:	0f 90       	pop	r0
    198c:	cf 91       	pop	r28
    198e:	df 91       	pop	r29
    1990:	08 95       	ret

00001992 <BUZ_voidInit>:


#include "BUZ_interface.h"

void BUZ_voidInit(BUZ_Type BUZ_Configuration)
{
    1992:	df 93       	push	r29
    1994:	cf 93       	push	r28
    1996:	00 d0       	rcall	.+0      	; 0x1998 <BUZ_voidInit+0x6>
    1998:	0f 92       	push	r0
    199a:	cd b7       	in	r28, 0x3d	; 61
    199c:	de b7       	in	r29, 0x3e	; 62
    199e:	69 83       	std	Y+1, r22	; 0x01
    19a0:	7a 83       	std	Y+2, r23	; 0x02
    19a2:	8b 83       	std	Y+3, r24	; 0x03
	DIO_enumSetPinDirection(BUZ_Configuration.Port, BUZ_Configuration.Pin, DIO_PIN_OUTPUT);
    19a4:	89 81       	ldd	r24, Y+1	; 0x01
    19a6:	9a 81       	ldd	r25, Y+2	; 0x02
    19a8:	69 2f       	mov	r22, r25
    19aa:	41 e0       	ldi	r20, 0x01	; 1
    19ac:	0e 94 a5 0f 	call	0x1f4a	; 0x1f4a <DIO_enumSetPinDirection>
}
    19b0:	0f 90       	pop	r0
    19b2:	0f 90       	pop	r0
    19b4:	0f 90       	pop	r0
    19b6:	cf 91       	pop	r28
    19b8:	df 91       	pop	r29
    19ba:	08 95       	ret

000019bc <BUZ_voidON>:

void BUZ_voidON(BUZ_Type BUZ_Configuration)
{
    19bc:	df 93       	push	r29
    19be:	cf 93       	push	r28
    19c0:	00 d0       	rcall	.+0      	; 0x19c2 <BUZ_voidON+0x6>
    19c2:	0f 92       	push	r0
    19c4:	cd b7       	in	r28, 0x3d	; 61
    19c6:	de b7       	in	r29, 0x3e	; 62
    19c8:	69 83       	std	Y+1, r22	; 0x01
    19ca:	7a 83       	std	Y+2, r23	; 0x02
    19cc:	8b 83       	std	Y+3, r24	; 0x03
	if(BUZ_Configuration.Active_State == ACTIVE_HIGH)
    19ce:	8b 81       	ldd	r24, Y+3	; 0x03
    19d0:	81 30       	cpi	r24, 0x01	; 1
    19d2:	39 f4       	brne	.+14     	; 0x19e2 <BUZ_voidON+0x26>
	{
		DIO_enumSetPinValue(BUZ_Configuration.Port, BUZ_Configuration.Pin, DIO_PIN_HIGH);
    19d4:	89 81       	ldd	r24, Y+1	; 0x01
    19d6:	9a 81       	ldd	r25, Y+2	; 0x02
    19d8:	69 2f       	mov	r22, r25
    19da:	41 e0       	ldi	r20, 0x01	; 1
    19dc:	0e 94 b4 10 	call	0x2168	; 0x2168 <DIO_enumSetPinValue>
    19e0:	06 c0       	rjmp	.+12     	; 0x19ee <BUZ_voidON+0x32>
	}
	
	else
	{
		DIO_enumSetPinValue(BUZ_Configuration.Port, BUZ_Configuration.Pin, DIO_PIN_LOW);
    19e2:	89 81       	ldd	r24, Y+1	; 0x01
    19e4:	9a 81       	ldd	r25, Y+2	; 0x02
    19e6:	69 2f       	mov	r22, r25
    19e8:	40 e0       	ldi	r20, 0x00	; 0
    19ea:	0e 94 b4 10 	call	0x2168	; 0x2168 <DIO_enumSetPinValue>
	}
}
    19ee:	0f 90       	pop	r0
    19f0:	0f 90       	pop	r0
    19f2:	0f 90       	pop	r0
    19f4:	cf 91       	pop	r28
    19f6:	df 91       	pop	r29
    19f8:	08 95       	ret

000019fa <BUZ_voidOff>:

void BUZ_voidOff ( BUZ_Type BUZ_Configuration )
{
    19fa:	df 93       	push	r29
    19fc:	cf 93       	push	r28
    19fe:	00 d0       	rcall	.+0      	; 0x1a00 <BUZ_voidOff+0x6>
    1a00:	0f 92       	push	r0
    1a02:	cd b7       	in	r28, 0x3d	; 61
    1a04:	de b7       	in	r29, 0x3e	; 62
    1a06:	69 83       	std	Y+1, r22	; 0x01
    1a08:	7a 83       	std	Y+2, r23	; 0x02
    1a0a:	8b 83       	std	Y+3, r24	; 0x03

	if( BUZ_Configuration.Active_State == ACTIVE_HIGH ){
    1a0c:	8b 81       	ldd	r24, Y+3	; 0x03
    1a0e:	81 30       	cpi	r24, 0x01	; 1
    1a10:	39 f4       	brne	.+14     	; 0x1a20 <BUZ_voidOff+0x26>

		DIO_enumSetPinValue( BUZ_Configuration.Port , BUZ_Configuration.Pin , DIO_PIN_LOW  );
    1a12:	89 81       	ldd	r24, Y+1	; 0x01
    1a14:	9a 81       	ldd	r25, Y+2	; 0x02
    1a16:	69 2f       	mov	r22, r25
    1a18:	40 e0       	ldi	r20, 0x00	; 0
    1a1a:	0e 94 b4 10 	call	0x2168	; 0x2168 <DIO_enumSetPinValue>
    1a1e:	09 c0       	rjmp	.+18     	; 0x1a32 <BUZ_voidOff+0x38>

	}else if( BUZ_Configuration.Active_State == ACTIVE_LOW ){
    1a20:	8b 81       	ldd	r24, Y+3	; 0x03
    1a22:	88 23       	and	r24, r24
    1a24:	31 f4       	brne	.+12     	; 0x1a32 <BUZ_voidOff+0x38>

		DIO_enumSetPinValue( BUZ_Configuration.Port , BUZ_Configuration.Pin , DIO_PIN_HIGH  );
    1a26:	89 81       	ldd	r24, Y+1	; 0x01
    1a28:	9a 81       	ldd	r25, Y+2	; 0x02
    1a2a:	69 2f       	mov	r22, r25
    1a2c:	41 e0       	ldi	r20, 0x01	; 1
    1a2e:	0e 94 b4 10 	call	0x2168	; 0x2168 <DIO_enumSetPinValue>

	}

}
    1a32:	0f 90       	pop	r0
    1a34:	0f 90       	pop	r0
    1a36:	0f 90       	pop	r0
    1a38:	cf 91       	pop	r28
    1a3a:	df 91       	pop	r29
    1a3c:	08 95       	ret

00001a3e <BUZ_voidToggle>:


void BUZ_voidToggle(BUZ_Type BUZ_Configuration)
{
    1a3e:	df 93       	push	r29
    1a40:	cf 93       	push	r28
    1a42:	00 d0       	rcall	.+0      	; 0x1a44 <BUZ_voidToggle+0x6>
    1a44:	0f 92       	push	r0
    1a46:	cd b7       	in	r28, 0x3d	; 61
    1a48:	de b7       	in	r29, 0x3e	; 62
    1a4a:	69 83       	std	Y+1, r22	; 0x01
    1a4c:	7a 83       	std	Y+2, r23	; 0x02
    1a4e:	8b 83       	std	Y+3, r24	; 0x03
	DIO_enumTogglePinValue(BUZ_Configuration.Port, BUZ_Configuration.Pin);
    1a50:	89 81       	ldd	r24, Y+1	; 0x01
    1a52:	9a 81       	ldd	r25, Y+2	; 0x02
    1a54:	69 2f       	mov	r22, r25
    1a56:	0e 94 88 12 	call	0x2510	; 0x2510 <DIO_enumTogglePinValue>
}
    1a5a:	0f 90       	pop	r0
    1a5c:	0f 90       	pop	r0
    1a5e:	0f 90       	pop	r0
    1a60:	cf 91       	pop	r28
    1a62:	df 91       	pop	r29
    1a64:	08 95       	ret

00001a66 <LED_voidInit>:
#include "LED_interface.h"



void LED_voidInit(LED_Type LED_Configuration)
{
    1a66:	df 93       	push	r29
    1a68:	cf 93       	push	r28
    1a6a:	00 d0       	rcall	.+0      	; 0x1a6c <LED_voidInit+0x6>
    1a6c:	0f 92       	push	r0
    1a6e:	cd b7       	in	r28, 0x3d	; 61
    1a70:	de b7       	in	r29, 0x3e	; 62
    1a72:	69 83       	std	Y+1, r22	; 0x01
    1a74:	7a 83       	std	Y+2, r23	; 0x02
    1a76:	8b 83       	std	Y+3, r24	; 0x03
	DIO_enumSetPinDirection(LED_Configuration.port, LED_Configuration.pin, DIO_PIN_OUTPUT);
    1a78:	89 81       	ldd	r24, Y+1	; 0x01
    1a7a:	9a 81       	ldd	r25, Y+2	; 0x02
    1a7c:	69 2f       	mov	r22, r25
    1a7e:	41 e0       	ldi	r20, 0x01	; 1
    1a80:	0e 94 a5 0f 	call	0x1f4a	; 0x1f4a <DIO_enumSetPinDirection>
}
    1a84:	0f 90       	pop	r0
    1a86:	0f 90       	pop	r0
    1a88:	0f 90       	pop	r0
    1a8a:	cf 91       	pop	r28
    1a8c:	df 91       	pop	r29
    1a8e:	08 95       	ret

00001a90 <LED_voidON>:

void LED_voidON(LED_Type LED_Configuration)
{
    1a90:	df 93       	push	r29
    1a92:	cf 93       	push	r28
    1a94:	00 d0       	rcall	.+0      	; 0x1a96 <LED_voidON+0x6>
    1a96:	0f 92       	push	r0
    1a98:	cd b7       	in	r28, 0x3d	; 61
    1a9a:	de b7       	in	r29, 0x3e	; 62
    1a9c:	69 83       	std	Y+1, r22	; 0x01
    1a9e:	7a 83       	std	Y+2, r23	; 0x02
    1aa0:	8b 83       	std	Y+3, r24	; 0x03
	if(LED_Configuration.Active_State == ACTIVE_HIGH)
    1aa2:	8b 81       	ldd	r24, Y+3	; 0x03
    1aa4:	81 30       	cpi	r24, 0x01	; 1
    1aa6:	39 f4       	brne	.+14     	; 0x1ab6 <LED_voidON+0x26>
	{
		DIO_enumSetPinValue(LED_Configuration.port, LED_Configuration.pin, DIO_PIN_HIGH);
    1aa8:	89 81       	ldd	r24, Y+1	; 0x01
    1aaa:	9a 81       	ldd	r25, Y+2	; 0x02
    1aac:	69 2f       	mov	r22, r25
    1aae:	41 e0       	ldi	r20, 0x01	; 1
    1ab0:	0e 94 b4 10 	call	0x2168	; 0x2168 <DIO_enumSetPinValue>
    1ab4:	06 c0       	rjmp	.+12     	; 0x1ac2 <LED_voidON+0x32>
	}
	
	else
	{
		DIO_enumSetPinValue(LED_Configuration.port, LED_Configuration.pin, DIO_PIN_LOW);
    1ab6:	89 81       	ldd	r24, Y+1	; 0x01
    1ab8:	9a 81       	ldd	r25, Y+2	; 0x02
    1aba:	69 2f       	mov	r22, r25
    1abc:	40 e0       	ldi	r20, 0x00	; 0
    1abe:	0e 94 b4 10 	call	0x2168	; 0x2168 <DIO_enumSetPinValue>
	}
}
    1ac2:	0f 90       	pop	r0
    1ac4:	0f 90       	pop	r0
    1ac6:	0f 90       	pop	r0
    1ac8:	cf 91       	pop	r28
    1aca:	df 91       	pop	r29
    1acc:	08 95       	ret

00001ace <LED_voidOff>:

void LED_voidOff ( LED_Type LED_Configuration )
{
    1ace:	df 93       	push	r29
    1ad0:	cf 93       	push	r28
    1ad2:	00 d0       	rcall	.+0      	; 0x1ad4 <LED_voidOff+0x6>
    1ad4:	0f 92       	push	r0
    1ad6:	cd b7       	in	r28, 0x3d	; 61
    1ad8:	de b7       	in	r29, 0x3e	; 62
    1ada:	69 83       	std	Y+1, r22	; 0x01
    1adc:	7a 83       	std	Y+2, r23	; 0x02
    1ade:	8b 83       	std	Y+3, r24	; 0x03

	if( LED_Configuration.Active_State == ACTIVE_HIGH ){
    1ae0:	8b 81       	ldd	r24, Y+3	; 0x03
    1ae2:	81 30       	cpi	r24, 0x01	; 1
    1ae4:	39 f4       	brne	.+14     	; 0x1af4 <LED_voidOff+0x26>

		DIO_enumSetPinValue( LED_Configuration.port , LED_Configuration.pin , DIO_PIN_LOW  );
    1ae6:	89 81       	ldd	r24, Y+1	; 0x01
    1ae8:	9a 81       	ldd	r25, Y+2	; 0x02
    1aea:	69 2f       	mov	r22, r25
    1aec:	40 e0       	ldi	r20, 0x00	; 0
    1aee:	0e 94 b4 10 	call	0x2168	; 0x2168 <DIO_enumSetPinValue>
    1af2:	09 c0       	rjmp	.+18     	; 0x1b06 <LED_voidOff+0x38>

	}else if( LED_Configuration.Active_State == ACTIVE_LOW ){
    1af4:	8b 81       	ldd	r24, Y+3	; 0x03
    1af6:	88 23       	and	r24, r24
    1af8:	31 f4       	brne	.+12     	; 0x1b06 <LED_voidOff+0x38>

		DIO_enumSetPinValue( LED_Configuration.port , LED_Configuration.pin , DIO_PIN_HIGH  );
    1afa:	89 81       	ldd	r24, Y+1	; 0x01
    1afc:	9a 81       	ldd	r25, Y+2	; 0x02
    1afe:	69 2f       	mov	r22, r25
    1b00:	41 e0       	ldi	r20, 0x01	; 1
    1b02:	0e 94 b4 10 	call	0x2168	; 0x2168 <DIO_enumSetPinValue>

	}

}
    1b06:	0f 90       	pop	r0
    1b08:	0f 90       	pop	r0
    1b0a:	0f 90       	pop	r0
    1b0c:	cf 91       	pop	r28
    1b0e:	df 91       	pop	r29
    1b10:	08 95       	ret

00001b12 <LED_voidToggle>:


void LED_voidToggle(LED_Type LED_Configuration)
{
    1b12:	df 93       	push	r29
    1b14:	cf 93       	push	r28
    1b16:	00 d0       	rcall	.+0      	; 0x1b18 <LED_voidToggle+0x6>
    1b18:	0f 92       	push	r0
    1b1a:	cd b7       	in	r28, 0x3d	; 61
    1b1c:	de b7       	in	r29, 0x3e	; 62
    1b1e:	69 83       	std	Y+1, r22	; 0x01
    1b20:	7a 83       	std	Y+2, r23	; 0x02
    1b22:	8b 83       	std	Y+3, r24	; 0x03
	DIO_enumTogglePinValue(LED_Configuration.port, LED_Configuration.pin);
    1b24:	89 81       	ldd	r24, Y+1	; 0x01
    1b26:	9a 81       	ldd	r25, Y+2	; 0x02
    1b28:	69 2f       	mov	r22, r25
    1b2a:	0e 94 88 12 	call	0x2510	; 0x2510 <DIO_enumTogglePinValue>
}
    1b2e:	0f 90       	pop	r0
    1b30:	0f 90       	pop	r0
    1b32:	0f 90       	pop	r0
    1b34:	cf 91       	pop	r28
    1b36:	df 91       	pop	r29
    1b38:	08 95       	ret

00001b3a <GIE_voidEnable>:
#include "../../4-LIB/BIT_MATH.h"
#include "GIE_private.h"
#include "GIE_interface.h"

void GIE_voidEnable(void)
{
    1b3a:	df 93       	push	r29
    1b3c:	cf 93       	push	r28
    1b3e:	cd b7       	in	r28, 0x3d	; 61
    1b40:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(SREG, I_Bit);
    1b42:	af e5       	ldi	r26, 0x5F	; 95
    1b44:	b0 e0       	ldi	r27, 0x00	; 0
    1b46:	ef e5       	ldi	r30, 0x5F	; 95
    1b48:	f0 e0       	ldi	r31, 0x00	; 0
    1b4a:	80 81       	ld	r24, Z
    1b4c:	80 68       	ori	r24, 0x80	; 128
    1b4e:	8c 93       	st	X, r24
}
    1b50:	cf 91       	pop	r28
    1b52:	df 91       	pop	r29
    1b54:	08 95       	ret

00001b56 <GIE_voidDisable>:

void GIE_voidDisable(void)
{
    1b56:	df 93       	push	r29
    1b58:	cf 93       	push	r28
    1b5a:	cd b7       	in	r28, 0x3d	; 61
    1b5c:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(SREG, I_Bit);
    1b5e:	af e5       	ldi	r26, 0x5F	; 95
    1b60:	b0 e0       	ldi	r27, 0x00	; 0
    1b62:	ef e5       	ldi	r30, 0x5F	; 95
    1b64:	f0 e0       	ldi	r31, 0x00	; 0
    1b66:	80 81       	ld	r24, Z
    1b68:	8f 77       	andi	r24, 0x7F	; 127
    1b6a:	8c 93       	st	X, r24
}
    1b6c:	cf 91       	pop	r28
    1b6e:	df 91       	pop	r29
    1b70:	08 95       	ret

00001b72 <TMR2_voidInitCTC>:
#include "TMR2_config.h"

static void (*TMR2_CALL_BACK_PF)(void) = NULL;

void TMR2_voidInitCTC(void)
{
    1b72:	df 93       	push	r29
    1b74:	cf 93       	push	r28
    1b76:	cd b7       	in	r28, 0x3d	; 61
    1b78:	de b7       	in	r29, 0x3e	; 62
	/* CTC MODE */
	SET_BIT(TCCR2, WGM21);
    1b7a:	a5 e4       	ldi	r26, 0x45	; 69
    1b7c:	b0 e0       	ldi	r27, 0x00	; 0
    1b7e:	e5 e4       	ldi	r30, 0x45	; 69
    1b80:	f0 e0       	ldi	r31, 0x00	; 0
    1b82:	80 81       	ld	r24, Z
    1b84:	88 60       	ori	r24, 0x08	; 8
    1b86:	8c 93       	st	X, r24
	CLR_BIT(TCCR2, WGM20);
    1b88:	a5 e4       	ldi	r26, 0x45	; 69
    1b8a:	b0 e0       	ldi	r27, 0x00	; 0
    1b8c:	e5 e4       	ldi	r30, 0x45	; 69
    1b8e:	f0 e0       	ldi	r31, 0x00	; 0
    1b90:	80 81       	ld	r24, Z
    1b92:	8f 7b       	andi	r24, 0xBF	; 191
    1b94:	8c 93       	st	X, r24
	
	/* SET REQUIRED CTC VAL */
	OCR2 = CTC_VAL;
    1b96:	e3 e4       	ldi	r30, 0x43	; 67
    1b98:	f0 e0       	ldi	r31, 0x00	; 0
    1b9a:	8d e7       	ldi	r24, 0x7D	; 125
    1b9c:	80 83       	st	Z, r24

	/*  Normal port operation, OC2 disconnected */
	CLR_BIT(TCCR2, COM20);
    1b9e:	a5 e4       	ldi	r26, 0x45	; 69
    1ba0:	b0 e0       	ldi	r27, 0x00	; 0
    1ba2:	e5 e4       	ldi	r30, 0x45	; 69
    1ba4:	f0 e0       	ldi	r31, 0x00	; 0
    1ba6:	80 81       	ld	r24, Z
    1ba8:	8f 7e       	andi	r24, 0xEF	; 239
    1baa:	8c 93       	st	X, r24
	CLR_BIT(TCCR2, COM21);
    1bac:	a5 e4       	ldi	r26, 0x45	; 69
    1bae:	b0 e0       	ldi	r27, 0x00	; 0
    1bb0:	e5 e4       	ldi	r30, 0x45	; 69
    1bb2:	f0 e0       	ldi	r31, 0x00	; 0
    1bb4:	80 81       	ld	r24, Z
    1bb6:	8f 7d       	andi	r24, 0xDF	; 223
    1bb8:	8c 93       	st	X, r24
	
	/* ENABLE INT*/
	SET_BIT(TIMSK , OCIE2) ;
    1bba:	a9 e5       	ldi	r26, 0x59	; 89
    1bbc:	b0 e0       	ldi	r27, 0x00	; 0
    1bbe:	e9 e5       	ldi	r30, 0x59	; 89
    1bc0:	f0 e0       	ldi	r31, 0x00	; 0
    1bc2:	80 81       	ld	r24, Z
    1bc4:	80 68       	ori	r24, 0x80	; 128
    1bc6:	8c 93       	st	X, r24

	/* CLOCK SELECT F/64 */
	SET_BIT(TCCR2, CS22);
    1bc8:	a5 e4       	ldi	r26, 0x45	; 69
    1bca:	b0 e0       	ldi	r27, 0x00	; 0
    1bcc:	e5 e4       	ldi	r30, 0x45	; 69
    1bce:	f0 e0       	ldi	r31, 0x00	; 0
    1bd0:	80 81       	ld	r24, Z
    1bd2:	82 60       	ori	r24, 0x02	; 2
    1bd4:	8c 93       	st	X, r24
	CLR_BIT(TCCR2, CS21);
    1bd6:	a5 e4       	ldi	r26, 0x45	; 69
    1bd8:	b0 e0       	ldi	r27, 0x00	; 0
    1bda:	e5 e4       	ldi	r30, 0x45	; 69
    1bdc:	f0 e0       	ldi	r31, 0x00	; 0
    1bde:	80 81       	ld	r24, Z
    1be0:	8b 7f       	andi	r24, 0xFB	; 251
    1be2:	8c 93       	st	X, r24
	CLR_BIT(TCCR2, CS20);
    1be4:	a5 e4       	ldi	r26, 0x45	; 69
    1be6:	b0 e0       	ldi	r27, 0x00	; 0
    1be8:	e5 e4       	ldi	r30, 0x45	; 69
    1bea:	f0 e0       	ldi	r31, 0x00	; 0
    1bec:	80 81       	ld	r24, Z
    1bee:	8e 7f       	andi	r24, 0xFE	; 254
    1bf0:	8c 93       	st	X, r24
}
    1bf2:	cf 91       	pop	r28
    1bf4:	df 91       	pop	r29
    1bf6:	08 95       	ret

00001bf8 <TMR2_voidSetCTC>:

void TMR2_voidSetCTC(u8 time)
{
    1bf8:	df 93       	push	r29
    1bfa:	cf 93       	push	r28
    1bfc:	0f 92       	push	r0
    1bfe:	cd b7       	in	r28, 0x3d	; 61
    1c00:	de b7       	in	r29, 0x3e	; 62
    1c02:	89 83       	std	Y+1, r24	; 0x01
	OCR2 = time;
    1c04:	e3 e4       	ldi	r30, 0x43	; 67
    1c06:	f0 e0       	ldi	r31, 0x00	; 0
    1c08:	89 81       	ldd	r24, Y+1	; 0x01
    1c0a:	80 83       	st	Z, r24
}
    1c0c:	0f 90       	pop	r0
    1c0e:	cf 91       	pop	r28
    1c10:	df 91       	pop	r29
    1c12:	08 95       	ret

00001c14 <TMR2_voidSetCallBackCTC>:

void TMR2_voidSetCallBackCTC(void (*pf)(void))
{
    1c14:	df 93       	push	r29
    1c16:	cf 93       	push	r28
    1c18:	00 d0       	rcall	.+0      	; 0x1c1a <TMR2_voidSetCallBackCTC+0x6>
    1c1a:	cd b7       	in	r28, 0x3d	; 61
    1c1c:	de b7       	in	r29, 0x3e	; 62
    1c1e:	9a 83       	std	Y+2, r25	; 0x02
    1c20:	89 83       	std	Y+1, r24	; 0x01
	 TMR2_CALL_BACK_PF = pf;
    1c22:	89 81       	ldd	r24, Y+1	; 0x01
    1c24:	9a 81       	ldd	r25, Y+2	; 0x02
    1c26:	90 93 8b 00 	sts	0x008B, r25
    1c2a:	80 93 8a 00 	sts	0x008A, r24
}
    1c2e:	0f 90       	pop	r0
    1c30:	0f 90       	pop	r0
    1c32:	cf 91       	pop	r28
    1c34:	df 91       	pop	r29
    1c36:	08 95       	ret

00001c38 <__vector_4>:

void __vector_4(void) __attribute__((signal));
void __vector_4(void)
{
    1c38:	1f 92       	push	r1
    1c3a:	0f 92       	push	r0
    1c3c:	0f b6       	in	r0, 0x3f	; 63
    1c3e:	0f 92       	push	r0
    1c40:	11 24       	eor	r1, r1
    1c42:	2f 93       	push	r18
    1c44:	3f 93       	push	r19
    1c46:	4f 93       	push	r20
    1c48:	5f 93       	push	r21
    1c4a:	6f 93       	push	r22
    1c4c:	7f 93       	push	r23
    1c4e:	8f 93       	push	r24
    1c50:	9f 93       	push	r25
    1c52:	af 93       	push	r26
    1c54:	bf 93       	push	r27
    1c56:	ef 93       	push	r30
    1c58:	ff 93       	push	r31
    1c5a:	df 93       	push	r29
    1c5c:	cf 93       	push	r28
    1c5e:	cd b7       	in	r28, 0x3d	; 61
    1c60:	de b7       	in	r29, 0x3e	; 62
	TMR2_CALL_BACK_PF();
    1c62:	e0 91 8a 00 	lds	r30, 0x008A
    1c66:	f0 91 8b 00 	lds	r31, 0x008B
    1c6a:	09 95       	icall
}
    1c6c:	cf 91       	pop	r28
    1c6e:	df 91       	pop	r29
    1c70:	ff 91       	pop	r31
    1c72:	ef 91       	pop	r30
    1c74:	bf 91       	pop	r27
    1c76:	af 91       	pop	r26
    1c78:	9f 91       	pop	r25
    1c7a:	8f 91       	pop	r24
    1c7c:	7f 91       	pop	r23
    1c7e:	6f 91       	pop	r22
    1c80:	5f 91       	pop	r21
    1c82:	4f 91       	pop	r20
    1c84:	3f 91       	pop	r19
    1c86:	2f 91       	pop	r18
    1c88:	0f 90       	pop	r0
    1c8a:	0f be       	out	0x3f, r0	; 63
    1c8c:	0f 90       	pop	r0
    1c8e:	1f 90       	pop	r1
    1c90:	18 95       	reti

00001c92 <EXTI_Init>:
void (* ptr3)();



void EXTI_Init(void)
{
    1c92:	df 93       	push	r29
    1c94:	cf 93       	push	r28
    1c96:	cd b7       	in	r28, 0x3d	; 61
    1c98:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(MCUCR_Register, ISC01);
#elif EXTI0_MODE == EXTI_FALLING
	CLR_BIT(MCUCR_Register, ISC00);
	SET_BIT(MCUCR_Register, ISC01);
#elif EXTI0_MODE == EXTI_RISING
	SET_BIT(MCUCR_Register, ISC00);
    1c9a:	a5 e5       	ldi	r26, 0x55	; 85
    1c9c:	b0 e0       	ldi	r27, 0x00	; 0
    1c9e:	e5 e5       	ldi	r30, 0x55	; 85
    1ca0:	f0 e0       	ldi	r31, 0x00	; 0
    1ca2:	80 81       	ld	r24, Z
    1ca4:	81 60       	ori	r24, 0x01	; 1
    1ca6:	8c 93       	st	X, r24
	SET_BIT(MCUCR_Register, ISC01);
    1ca8:	a5 e5       	ldi	r26, 0x55	; 85
    1caa:	b0 e0       	ldi	r27, 0x00	; 0
    1cac:	e5 e5       	ldi	r30, 0x55	; 85
    1cae:	f0 e0       	ldi	r31, 0x00	; 0
    1cb0:	80 81       	ld	r24, Z
    1cb2:	82 60       	ori	r24, 0x02	; 2
    1cb4:	8c 93       	st	X, r24
	CLR_BIT(MCUCR_Register, ISC11);
#elif EXTI1_MODE == EXTI_ON_CHANGE
	SET_BIT(MCUCR_Register, ISC10);
	CLR_BIT(MCUCR_Register, ISC11);
#elif EXTI1_MODE == EXTI_FALLING
	CLR_BIT(MCUCR_Register, ISC10);
    1cb6:	a5 e5       	ldi	r26, 0x55	; 85
    1cb8:	b0 e0       	ldi	r27, 0x00	; 0
    1cba:	e5 e5       	ldi	r30, 0x55	; 85
    1cbc:	f0 e0       	ldi	r31, 0x00	; 0
    1cbe:	80 81       	ld	r24, Z
    1cc0:	8b 7f       	andi	r24, 0xFB	; 251
    1cc2:	8c 93       	st	X, r24
	SET_BIT(MCUCR_Register, ISC11);
    1cc4:	a5 e5       	ldi	r26, 0x55	; 85
    1cc6:	b0 e0       	ldi	r27, 0x00	; 0
    1cc8:	e5 e5       	ldi	r30, 0x55	; 85
    1cca:	f0 e0       	ldi	r31, 0x00	; 0
    1ccc:	80 81       	ld	r24, Z
    1cce:	88 60       	ori	r24, 0x08	; 8
    1cd0:	8c 93       	st	X, r24
	SET_BIT(MCUCR_Register, ISC10);
	SET_BIT(MCUCR_Register, ISC11);
#endif

#if EXTI2_MODE == EXTI_FALLING
	CLR_BIT(MCUCSR_Register, ISC2);
    1cd2:	a4 e5       	ldi	r26, 0x54	; 84
    1cd4:	b0 e0       	ldi	r27, 0x00	; 0
    1cd6:	e4 e5       	ldi	r30, 0x54	; 84
    1cd8:	f0 e0       	ldi	r31, 0x00	; 0
    1cda:	80 81       	ld	r24, Z
    1cdc:	8f 7b       	andi	r24, 0xBF	; 191
    1cde:	8c 93       	st	X, r24
#elif EXTI2_MODE == EXTI_RISING
	SET_BIT(MCUCSR_Register, ISC2);
#endif
}
    1ce0:	cf 91       	pop	r28
    1ce2:	df 91       	pop	r29
    1ce4:	08 95       	ret

00001ce6 <EXTI_Enable>:

void EXTI_Enable(u8 L_u8EXTI_Num)
{
    1ce6:	df 93       	push	r29
    1ce8:	cf 93       	push	r28
    1cea:	00 d0       	rcall	.+0      	; 0x1cec <EXTI_Enable+0x6>
    1cec:	0f 92       	push	r0
    1cee:	cd b7       	in	r28, 0x3d	; 61
    1cf0:	de b7       	in	r29, 0x3e	; 62
    1cf2:	89 83       	std	Y+1, r24	; 0x01
	switch(L_u8EXTI_Num)
    1cf4:	89 81       	ldd	r24, Y+1	; 0x01
    1cf6:	28 2f       	mov	r18, r24
    1cf8:	30 e0       	ldi	r19, 0x00	; 0
    1cfa:	3b 83       	std	Y+3, r19	; 0x03
    1cfc:	2a 83       	std	Y+2, r18	; 0x02
    1cfe:	8a 81       	ldd	r24, Y+2	; 0x02
    1d00:	9b 81       	ldd	r25, Y+3	; 0x03
    1d02:	81 30       	cpi	r24, 0x01	; 1
    1d04:	91 05       	cpc	r25, r1
    1d06:	89 f0       	breq	.+34     	; 0x1d2a <EXTI_Enable+0x44>
    1d08:	2a 81       	ldd	r18, Y+2	; 0x02
    1d0a:	3b 81       	ldd	r19, Y+3	; 0x03
    1d0c:	22 30       	cpi	r18, 0x02	; 2
    1d0e:	31 05       	cpc	r19, r1
    1d10:	a1 f0       	breq	.+40     	; 0x1d3a <EXTI_Enable+0x54>
    1d12:	8a 81       	ldd	r24, Y+2	; 0x02
    1d14:	9b 81       	ldd	r25, Y+3	; 0x03
    1d16:	00 97       	sbiw	r24, 0x00	; 0
    1d18:	b9 f4       	brne	.+46     	; 0x1d48 <EXTI_Enable+0x62>
	{
	case EXTI0: SET_BIT(GICR_Register, INT0); break;
    1d1a:	ab e5       	ldi	r26, 0x5B	; 91
    1d1c:	b0 e0       	ldi	r27, 0x00	; 0
    1d1e:	eb e5       	ldi	r30, 0x5B	; 91
    1d20:	f0 e0       	ldi	r31, 0x00	; 0
    1d22:	80 81       	ld	r24, Z
    1d24:	80 64       	ori	r24, 0x40	; 64
    1d26:	8c 93       	st	X, r24
    1d28:	0f c0       	rjmp	.+30     	; 0x1d48 <EXTI_Enable+0x62>
	case EXTI1: SET_BIT(GICR_Register, INT1); break;
    1d2a:	ab e5       	ldi	r26, 0x5B	; 91
    1d2c:	b0 e0       	ldi	r27, 0x00	; 0
    1d2e:	eb e5       	ldi	r30, 0x5B	; 91
    1d30:	f0 e0       	ldi	r31, 0x00	; 0
    1d32:	80 81       	ld	r24, Z
    1d34:	80 68       	ori	r24, 0x80	; 128
    1d36:	8c 93       	st	X, r24
    1d38:	07 c0       	rjmp	.+14     	; 0x1d48 <EXTI_Enable+0x62>
	case EXTI2: SET_BIT(GICR_Register, INT2); break;
    1d3a:	ab e5       	ldi	r26, 0x5B	; 91
    1d3c:	b0 e0       	ldi	r27, 0x00	; 0
    1d3e:	eb e5       	ldi	r30, 0x5B	; 91
    1d40:	f0 e0       	ldi	r31, 0x00	; 0
    1d42:	80 81       	ld	r24, Z
    1d44:	80 62       	ori	r24, 0x20	; 32
    1d46:	8c 93       	st	X, r24
	}
}
    1d48:	0f 90       	pop	r0
    1d4a:	0f 90       	pop	r0
    1d4c:	0f 90       	pop	r0
    1d4e:	cf 91       	pop	r28
    1d50:	df 91       	pop	r29
    1d52:	08 95       	ret

00001d54 <EXTI_Disable>:

void EXTI_Disable(u8 L_u8EXTI_Num)
{
    1d54:	df 93       	push	r29
    1d56:	cf 93       	push	r28
    1d58:	00 d0       	rcall	.+0      	; 0x1d5a <EXTI_Disable+0x6>
    1d5a:	0f 92       	push	r0
    1d5c:	cd b7       	in	r28, 0x3d	; 61
    1d5e:	de b7       	in	r29, 0x3e	; 62
    1d60:	89 83       	std	Y+1, r24	; 0x01
	switch(L_u8EXTI_Num)
    1d62:	89 81       	ldd	r24, Y+1	; 0x01
    1d64:	28 2f       	mov	r18, r24
    1d66:	30 e0       	ldi	r19, 0x00	; 0
    1d68:	3b 83       	std	Y+3, r19	; 0x03
    1d6a:	2a 83       	std	Y+2, r18	; 0x02
    1d6c:	8a 81       	ldd	r24, Y+2	; 0x02
    1d6e:	9b 81       	ldd	r25, Y+3	; 0x03
    1d70:	81 30       	cpi	r24, 0x01	; 1
    1d72:	91 05       	cpc	r25, r1
    1d74:	89 f0       	breq	.+34     	; 0x1d98 <EXTI_Disable+0x44>
    1d76:	2a 81       	ldd	r18, Y+2	; 0x02
    1d78:	3b 81       	ldd	r19, Y+3	; 0x03
    1d7a:	22 30       	cpi	r18, 0x02	; 2
    1d7c:	31 05       	cpc	r19, r1
    1d7e:	a1 f0       	breq	.+40     	; 0x1da8 <EXTI_Disable+0x54>
    1d80:	8a 81       	ldd	r24, Y+2	; 0x02
    1d82:	9b 81       	ldd	r25, Y+3	; 0x03
    1d84:	00 97       	sbiw	r24, 0x00	; 0
    1d86:	b9 f4       	brne	.+46     	; 0x1db6 <EXTI_Disable+0x62>
	{
	case EXTI0: CLR_BIT(GICR_Register, INT0); break;
    1d88:	ab e5       	ldi	r26, 0x5B	; 91
    1d8a:	b0 e0       	ldi	r27, 0x00	; 0
    1d8c:	eb e5       	ldi	r30, 0x5B	; 91
    1d8e:	f0 e0       	ldi	r31, 0x00	; 0
    1d90:	80 81       	ld	r24, Z
    1d92:	8f 7b       	andi	r24, 0xBF	; 191
    1d94:	8c 93       	st	X, r24
    1d96:	0f c0       	rjmp	.+30     	; 0x1db6 <EXTI_Disable+0x62>
	case EXTI1: CLR_BIT(GICR_Register, INT1); break;
    1d98:	ab e5       	ldi	r26, 0x5B	; 91
    1d9a:	b0 e0       	ldi	r27, 0x00	; 0
    1d9c:	eb e5       	ldi	r30, 0x5B	; 91
    1d9e:	f0 e0       	ldi	r31, 0x00	; 0
    1da0:	80 81       	ld	r24, Z
    1da2:	8f 77       	andi	r24, 0x7F	; 127
    1da4:	8c 93       	st	X, r24
    1da6:	07 c0       	rjmp	.+14     	; 0x1db6 <EXTI_Disable+0x62>
	case EXTI2: CLR_BIT(GICR_Register, INT2); break;
    1da8:	ab e5       	ldi	r26, 0x5B	; 91
    1daa:	b0 e0       	ldi	r27, 0x00	; 0
    1dac:	eb e5       	ldi	r30, 0x5B	; 91
    1dae:	f0 e0       	ldi	r31, 0x00	; 0
    1db0:	80 81       	ld	r24, Z
    1db2:	8f 7d       	andi	r24, 0xDF	; 223
    1db4:	8c 93       	st	X, r24
	}
}
    1db6:	0f 90       	pop	r0
    1db8:	0f 90       	pop	r0
    1dba:	0f 90       	pop	r0
    1dbc:	cf 91       	pop	r28
    1dbe:	df 91       	pop	r29
    1dc0:	08 95       	ret

00001dc2 <EXTI_SetCallback>:

void EXTI_SetCallback(u8 L_u8EXTI_Num, void (* ptr)())
{
    1dc2:	df 93       	push	r29
    1dc4:	cf 93       	push	r28
    1dc6:	00 d0       	rcall	.+0      	; 0x1dc8 <EXTI_SetCallback+0x6>
    1dc8:	00 d0       	rcall	.+0      	; 0x1dca <EXTI_SetCallback+0x8>
    1dca:	0f 92       	push	r0
    1dcc:	cd b7       	in	r28, 0x3d	; 61
    1dce:	de b7       	in	r29, 0x3e	; 62
    1dd0:	89 83       	std	Y+1, r24	; 0x01
    1dd2:	7b 83       	std	Y+3, r23	; 0x03
    1dd4:	6a 83       	std	Y+2, r22	; 0x02
	if(ptr != 0x00)
    1dd6:	8a 81       	ldd	r24, Y+2	; 0x02
    1dd8:	9b 81       	ldd	r25, Y+3	; 0x03
    1dda:	00 97       	sbiw	r24, 0x00	; 0
    1ddc:	39 f1       	breq	.+78     	; 0x1e2c <EXTI_SetCallback+0x6a>
	{
		switch(L_u8EXTI_Num)
    1dde:	89 81       	ldd	r24, Y+1	; 0x01
    1de0:	28 2f       	mov	r18, r24
    1de2:	30 e0       	ldi	r19, 0x00	; 0
    1de4:	3d 83       	std	Y+5, r19	; 0x05
    1de6:	2c 83       	std	Y+4, r18	; 0x04
    1de8:	8c 81       	ldd	r24, Y+4	; 0x04
    1dea:	9d 81       	ldd	r25, Y+5	; 0x05
    1dec:	81 30       	cpi	r24, 0x01	; 1
    1dee:	91 05       	cpc	r25, r1
    1df0:	81 f0       	breq	.+32     	; 0x1e12 <EXTI_SetCallback+0x50>
    1df2:	2c 81       	ldd	r18, Y+4	; 0x04
    1df4:	3d 81       	ldd	r19, Y+5	; 0x05
    1df6:	22 30       	cpi	r18, 0x02	; 2
    1df8:	31 05       	cpc	r19, r1
    1dfa:	91 f0       	breq	.+36     	; 0x1e20 <EXTI_SetCallback+0x5e>
    1dfc:	8c 81       	ldd	r24, Y+4	; 0x04
    1dfe:	9d 81       	ldd	r25, Y+5	; 0x05
    1e00:	00 97       	sbiw	r24, 0x00	; 0
    1e02:	a1 f4       	brne	.+40     	; 0x1e2c <EXTI_SetCallback+0x6a>
		{
		case EXTI0: ptr1 = ptr;break;
    1e04:	8a 81       	ldd	r24, Y+2	; 0x02
    1e06:	9b 81       	ldd	r25, Y+3	; 0x03
    1e08:	90 93 8f 00 	sts	0x008F, r25
    1e0c:	80 93 8e 00 	sts	0x008E, r24
    1e10:	0d c0       	rjmp	.+26     	; 0x1e2c <EXTI_SetCallback+0x6a>
		case EXTI1: ptr2 = ptr;break;
    1e12:	8a 81       	ldd	r24, Y+2	; 0x02
    1e14:	9b 81       	ldd	r25, Y+3	; 0x03
    1e16:	90 93 91 00 	sts	0x0091, r25
    1e1a:	80 93 90 00 	sts	0x0090, r24
    1e1e:	06 c0       	rjmp	.+12     	; 0x1e2c <EXTI_SetCallback+0x6a>
		case EXTI2: ptr3 = ptr;break;
    1e20:	8a 81       	ldd	r24, Y+2	; 0x02
    1e22:	9b 81       	ldd	r25, Y+3	; 0x03
    1e24:	90 93 8d 00 	sts	0x008D, r25
    1e28:	80 93 8c 00 	sts	0x008C, r24
		}
	}
}
    1e2c:	0f 90       	pop	r0
    1e2e:	0f 90       	pop	r0
    1e30:	0f 90       	pop	r0
    1e32:	0f 90       	pop	r0
    1e34:	0f 90       	pop	r0
    1e36:	cf 91       	pop	r28
    1e38:	df 91       	pop	r29
    1e3a:	08 95       	ret

00001e3c <__vector_1>:


void __vector_1(void)
{
    1e3c:	1f 92       	push	r1
    1e3e:	0f 92       	push	r0
    1e40:	0f b6       	in	r0, 0x3f	; 63
    1e42:	0f 92       	push	r0
    1e44:	11 24       	eor	r1, r1
    1e46:	2f 93       	push	r18
    1e48:	3f 93       	push	r19
    1e4a:	4f 93       	push	r20
    1e4c:	5f 93       	push	r21
    1e4e:	6f 93       	push	r22
    1e50:	7f 93       	push	r23
    1e52:	8f 93       	push	r24
    1e54:	9f 93       	push	r25
    1e56:	af 93       	push	r26
    1e58:	bf 93       	push	r27
    1e5a:	ef 93       	push	r30
    1e5c:	ff 93       	push	r31
    1e5e:	df 93       	push	r29
    1e60:	cf 93       	push	r28
    1e62:	cd b7       	in	r28, 0x3d	; 61
    1e64:	de b7       	in	r29, 0x3e	; 62
	ptr1();
    1e66:	e0 91 8e 00 	lds	r30, 0x008E
    1e6a:	f0 91 8f 00 	lds	r31, 0x008F
    1e6e:	09 95       	icall
}
    1e70:	cf 91       	pop	r28
    1e72:	df 91       	pop	r29
    1e74:	ff 91       	pop	r31
    1e76:	ef 91       	pop	r30
    1e78:	bf 91       	pop	r27
    1e7a:	af 91       	pop	r26
    1e7c:	9f 91       	pop	r25
    1e7e:	8f 91       	pop	r24
    1e80:	7f 91       	pop	r23
    1e82:	6f 91       	pop	r22
    1e84:	5f 91       	pop	r21
    1e86:	4f 91       	pop	r20
    1e88:	3f 91       	pop	r19
    1e8a:	2f 91       	pop	r18
    1e8c:	0f 90       	pop	r0
    1e8e:	0f be       	out	0x3f, r0	; 63
    1e90:	0f 90       	pop	r0
    1e92:	1f 90       	pop	r1
    1e94:	18 95       	reti

00001e96 <__vector_2>:

void __vector_2(void)
{
    1e96:	1f 92       	push	r1
    1e98:	0f 92       	push	r0
    1e9a:	0f b6       	in	r0, 0x3f	; 63
    1e9c:	0f 92       	push	r0
    1e9e:	11 24       	eor	r1, r1
    1ea0:	2f 93       	push	r18
    1ea2:	3f 93       	push	r19
    1ea4:	4f 93       	push	r20
    1ea6:	5f 93       	push	r21
    1ea8:	6f 93       	push	r22
    1eaa:	7f 93       	push	r23
    1eac:	8f 93       	push	r24
    1eae:	9f 93       	push	r25
    1eb0:	af 93       	push	r26
    1eb2:	bf 93       	push	r27
    1eb4:	ef 93       	push	r30
    1eb6:	ff 93       	push	r31
    1eb8:	df 93       	push	r29
    1eba:	cf 93       	push	r28
    1ebc:	cd b7       	in	r28, 0x3d	; 61
    1ebe:	de b7       	in	r29, 0x3e	; 62
	ptr2();
    1ec0:	e0 91 90 00 	lds	r30, 0x0090
    1ec4:	f0 91 91 00 	lds	r31, 0x0091
    1ec8:	09 95       	icall
}
    1eca:	cf 91       	pop	r28
    1ecc:	df 91       	pop	r29
    1ece:	ff 91       	pop	r31
    1ed0:	ef 91       	pop	r30
    1ed2:	bf 91       	pop	r27
    1ed4:	af 91       	pop	r26
    1ed6:	9f 91       	pop	r25
    1ed8:	8f 91       	pop	r24
    1eda:	7f 91       	pop	r23
    1edc:	6f 91       	pop	r22
    1ede:	5f 91       	pop	r21
    1ee0:	4f 91       	pop	r20
    1ee2:	3f 91       	pop	r19
    1ee4:	2f 91       	pop	r18
    1ee6:	0f 90       	pop	r0
    1ee8:	0f be       	out	0x3f, r0	; 63
    1eea:	0f 90       	pop	r0
    1eec:	1f 90       	pop	r1
    1eee:	18 95       	reti

00001ef0 <__vector_3>:

void __vector_3(void)
{
    1ef0:	1f 92       	push	r1
    1ef2:	0f 92       	push	r0
    1ef4:	0f b6       	in	r0, 0x3f	; 63
    1ef6:	0f 92       	push	r0
    1ef8:	11 24       	eor	r1, r1
    1efa:	2f 93       	push	r18
    1efc:	3f 93       	push	r19
    1efe:	4f 93       	push	r20
    1f00:	5f 93       	push	r21
    1f02:	6f 93       	push	r22
    1f04:	7f 93       	push	r23
    1f06:	8f 93       	push	r24
    1f08:	9f 93       	push	r25
    1f0a:	af 93       	push	r26
    1f0c:	bf 93       	push	r27
    1f0e:	ef 93       	push	r30
    1f10:	ff 93       	push	r31
    1f12:	df 93       	push	r29
    1f14:	cf 93       	push	r28
    1f16:	cd b7       	in	r28, 0x3d	; 61
    1f18:	de b7       	in	r29, 0x3e	; 62
	ptr3();
    1f1a:	e0 91 8c 00 	lds	r30, 0x008C
    1f1e:	f0 91 8d 00 	lds	r31, 0x008D
    1f22:	09 95       	icall
}
    1f24:	cf 91       	pop	r28
    1f26:	df 91       	pop	r29
    1f28:	ff 91       	pop	r31
    1f2a:	ef 91       	pop	r30
    1f2c:	bf 91       	pop	r27
    1f2e:	af 91       	pop	r26
    1f30:	9f 91       	pop	r25
    1f32:	8f 91       	pop	r24
    1f34:	7f 91       	pop	r23
    1f36:	6f 91       	pop	r22
    1f38:	5f 91       	pop	r21
    1f3a:	4f 91       	pop	r20
    1f3c:	3f 91       	pop	r19
    1f3e:	2f 91       	pop	r18
    1f40:	0f 90       	pop	r0
    1f42:	0f be       	out	0x3f, r0	; 63
    1f44:	0f 90       	pop	r0
    1f46:	1f 90       	pop	r1
    1f48:	18 95       	reti

00001f4a <DIO_enumSetPinDirection>:




DIO_ErrorStatus DIO_enumSetPinDirection    (u8 Copy_u8PORT , u8 Copy_u8PIN , u8 Copy_u8Direction ) 
{
    1f4a:	df 93       	push	r29
    1f4c:	cf 93       	push	r28
    1f4e:	cd b7       	in	r28, 0x3d	; 61
    1f50:	de b7       	in	r29, 0x3e	; 62
    1f52:	28 97       	sbiw	r28, 0x08	; 8
    1f54:	0f b6       	in	r0, 0x3f	; 63
    1f56:	f8 94       	cli
    1f58:	de bf       	out	0x3e, r29	; 62
    1f5a:	0f be       	out	0x3f, r0	; 63
    1f5c:	cd bf       	out	0x3d, r28	; 61
    1f5e:	8a 83       	std	Y+2, r24	; 0x02
    1f60:	6b 83       	std	Y+3, r22	; 0x03
    1f62:	4c 83       	std	Y+4, r20	; 0x04

	DIO_ErrorStatus LOC_enumState = DIO_OK ;
    1f64:	81 e0       	ldi	r24, 0x01	; 1
    1f66:	89 83       	std	Y+1, r24	; 0x01

	/* Make sure that the Port ID and Pin ID are in the valid range */
	if ((Copy_u8PORT <= DIO_PORTD) && (Copy_u8PIN <= DIO_PIN7))
    1f68:	8a 81       	ldd	r24, Y+2	; 0x02
    1f6a:	84 30       	cpi	r24, 0x04	; 4
    1f6c:	08 f0       	brcs	.+2      	; 0x1f70 <DIO_enumSetPinDirection+0x26>
    1f6e:	f1 c0       	rjmp	.+482    	; 0x2152 <DIO_enumSetPinDirection+0x208>
    1f70:	8b 81       	ldd	r24, Y+3	; 0x03
    1f72:	88 30       	cpi	r24, 0x08	; 8
    1f74:	08 f0       	brcs	.+2      	; 0x1f78 <DIO_enumSetPinDirection+0x2e>
    1f76:	ed c0       	rjmp	.+474    	; 0x2152 <DIO_enumSetPinDirection+0x208>
	{
		if ( Copy_u8Direction == DIO_PIN_OUTPUT )
    1f78:	8c 81       	ldd	r24, Y+4	; 0x04
    1f7a:	81 30       	cpi	r24, 0x01	; 1
    1f7c:	09 f0       	breq	.+2      	; 0x1f80 <DIO_enumSetPinDirection+0x36>
    1f7e:	6f c0       	rjmp	.+222    	; 0x205e <DIO_enumSetPinDirection+0x114>
		{
			/* Check on the Required PORT Number */
			switch (Copy_u8PORT)
    1f80:	8a 81       	ldd	r24, Y+2	; 0x02
    1f82:	28 2f       	mov	r18, r24
    1f84:	30 e0       	ldi	r19, 0x00	; 0
    1f86:	38 87       	std	Y+8, r19	; 0x08
    1f88:	2f 83       	std	Y+7, r18	; 0x07
    1f8a:	8f 81       	ldd	r24, Y+7	; 0x07
    1f8c:	98 85       	ldd	r25, Y+8	; 0x08
    1f8e:	81 30       	cpi	r24, 0x01	; 1
    1f90:	91 05       	cpc	r25, r1
    1f92:	49 f1       	breq	.+82     	; 0x1fe6 <DIO_enumSetPinDirection+0x9c>
    1f94:	2f 81       	ldd	r18, Y+7	; 0x07
    1f96:	38 85       	ldd	r19, Y+8	; 0x08
    1f98:	22 30       	cpi	r18, 0x02	; 2
    1f9a:	31 05       	cpc	r19, r1
    1f9c:	2c f4       	brge	.+10     	; 0x1fa8 <DIO_enumSetPinDirection+0x5e>
    1f9e:	8f 81       	ldd	r24, Y+7	; 0x07
    1fa0:	98 85       	ldd	r25, Y+8	; 0x08
    1fa2:	00 97       	sbiw	r24, 0x00	; 0
    1fa4:	61 f0       	breq	.+24     	; 0x1fbe <DIO_enumSetPinDirection+0x74>
    1fa6:	d6 c0       	rjmp	.+428    	; 0x2154 <DIO_enumSetPinDirection+0x20a>
    1fa8:	2f 81       	ldd	r18, Y+7	; 0x07
    1faa:	38 85       	ldd	r19, Y+8	; 0x08
    1fac:	22 30       	cpi	r18, 0x02	; 2
    1fae:	31 05       	cpc	r19, r1
    1fb0:	71 f1       	breq	.+92     	; 0x200e <DIO_enumSetPinDirection+0xc4>
    1fb2:	8f 81       	ldd	r24, Y+7	; 0x07
    1fb4:	98 85       	ldd	r25, Y+8	; 0x08
    1fb6:	83 30       	cpi	r24, 0x03	; 3
    1fb8:	91 05       	cpc	r25, r1
    1fba:	e9 f1       	breq	.+122    	; 0x2036 <DIO_enumSetPinDirection+0xec>
    1fbc:	cb c0       	rjmp	.+406    	; 0x2154 <DIO_enumSetPinDirection+0x20a>
			{
			case DIO_PORTA: SET_BIT(DDRA_Register,Copy_u8PIN); break;
    1fbe:	aa e3       	ldi	r26, 0x3A	; 58
    1fc0:	b0 e0       	ldi	r27, 0x00	; 0
    1fc2:	ea e3       	ldi	r30, 0x3A	; 58
    1fc4:	f0 e0       	ldi	r31, 0x00	; 0
    1fc6:	80 81       	ld	r24, Z
    1fc8:	48 2f       	mov	r20, r24
    1fca:	8b 81       	ldd	r24, Y+3	; 0x03
    1fcc:	28 2f       	mov	r18, r24
    1fce:	30 e0       	ldi	r19, 0x00	; 0
    1fd0:	81 e0       	ldi	r24, 0x01	; 1
    1fd2:	90 e0       	ldi	r25, 0x00	; 0
    1fd4:	02 2e       	mov	r0, r18
    1fd6:	02 c0       	rjmp	.+4      	; 0x1fdc <DIO_enumSetPinDirection+0x92>
    1fd8:	88 0f       	add	r24, r24
    1fda:	99 1f       	adc	r25, r25
    1fdc:	0a 94       	dec	r0
    1fde:	e2 f7       	brpl	.-8      	; 0x1fd8 <DIO_enumSetPinDirection+0x8e>
    1fe0:	84 2b       	or	r24, r20
    1fe2:	8c 93       	st	X, r24
    1fe4:	b7 c0       	rjmp	.+366    	; 0x2154 <DIO_enumSetPinDirection+0x20a>
			case DIO_PORTB: SET_BIT(DDRB_Register,Copy_u8PIN); break;
    1fe6:	a7 e3       	ldi	r26, 0x37	; 55
    1fe8:	b0 e0       	ldi	r27, 0x00	; 0
    1fea:	e7 e3       	ldi	r30, 0x37	; 55
    1fec:	f0 e0       	ldi	r31, 0x00	; 0
    1fee:	80 81       	ld	r24, Z
    1ff0:	48 2f       	mov	r20, r24
    1ff2:	8b 81       	ldd	r24, Y+3	; 0x03
    1ff4:	28 2f       	mov	r18, r24
    1ff6:	30 e0       	ldi	r19, 0x00	; 0
    1ff8:	81 e0       	ldi	r24, 0x01	; 1
    1ffa:	90 e0       	ldi	r25, 0x00	; 0
    1ffc:	02 2e       	mov	r0, r18
    1ffe:	02 c0       	rjmp	.+4      	; 0x2004 <DIO_enumSetPinDirection+0xba>
    2000:	88 0f       	add	r24, r24
    2002:	99 1f       	adc	r25, r25
    2004:	0a 94       	dec	r0
    2006:	e2 f7       	brpl	.-8      	; 0x2000 <DIO_enumSetPinDirection+0xb6>
    2008:	84 2b       	or	r24, r20
    200a:	8c 93       	st	X, r24
    200c:	a3 c0       	rjmp	.+326    	; 0x2154 <DIO_enumSetPinDirection+0x20a>
			case DIO_PORTC: SET_BIT(DDRC_Register,Copy_u8PIN); break;
    200e:	a4 e3       	ldi	r26, 0x34	; 52
    2010:	b0 e0       	ldi	r27, 0x00	; 0
    2012:	e4 e3       	ldi	r30, 0x34	; 52
    2014:	f0 e0       	ldi	r31, 0x00	; 0
    2016:	80 81       	ld	r24, Z
    2018:	48 2f       	mov	r20, r24
    201a:	8b 81       	ldd	r24, Y+3	; 0x03
    201c:	28 2f       	mov	r18, r24
    201e:	30 e0       	ldi	r19, 0x00	; 0
    2020:	81 e0       	ldi	r24, 0x01	; 1
    2022:	90 e0       	ldi	r25, 0x00	; 0
    2024:	02 2e       	mov	r0, r18
    2026:	02 c0       	rjmp	.+4      	; 0x202c <DIO_enumSetPinDirection+0xe2>
    2028:	88 0f       	add	r24, r24
    202a:	99 1f       	adc	r25, r25
    202c:	0a 94       	dec	r0
    202e:	e2 f7       	brpl	.-8      	; 0x2028 <DIO_enumSetPinDirection+0xde>
    2030:	84 2b       	or	r24, r20
    2032:	8c 93       	st	X, r24
    2034:	8f c0       	rjmp	.+286    	; 0x2154 <DIO_enumSetPinDirection+0x20a>
			case DIO_PORTD: SET_BIT(DDRD_Register,Copy_u8PIN); break;
    2036:	a1 e3       	ldi	r26, 0x31	; 49
    2038:	b0 e0       	ldi	r27, 0x00	; 0
    203a:	e1 e3       	ldi	r30, 0x31	; 49
    203c:	f0 e0       	ldi	r31, 0x00	; 0
    203e:	80 81       	ld	r24, Z
    2040:	48 2f       	mov	r20, r24
    2042:	8b 81       	ldd	r24, Y+3	; 0x03
    2044:	28 2f       	mov	r18, r24
    2046:	30 e0       	ldi	r19, 0x00	; 0
    2048:	81 e0       	ldi	r24, 0x01	; 1
    204a:	90 e0       	ldi	r25, 0x00	; 0
    204c:	02 2e       	mov	r0, r18
    204e:	02 c0       	rjmp	.+4      	; 0x2054 <DIO_enumSetPinDirection+0x10a>
    2050:	88 0f       	add	r24, r24
    2052:	99 1f       	adc	r25, r25
    2054:	0a 94       	dec	r0
    2056:	e2 f7       	brpl	.-8      	; 0x2050 <DIO_enumSetPinDirection+0x106>
    2058:	84 2b       	or	r24, r20
    205a:	8c 93       	st	X, r24
    205c:	7b c0       	rjmp	.+246    	; 0x2154 <DIO_enumSetPinDirection+0x20a>
			}
		}

		else if ( Copy_u8Direction == DIO_PIN_INPUT )
    205e:	8c 81       	ldd	r24, Y+4	; 0x04
    2060:	88 23       	and	r24, r24
    2062:	09 f0       	breq	.+2      	; 0x2066 <DIO_enumSetPinDirection+0x11c>
    2064:	74 c0       	rjmp	.+232    	; 0x214e <DIO_enumSetPinDirection+0x204>
		{
			/* Check on the Required PORT Number */
			switch (Copy_u8PORT)
    2066:	8a 81       	ldd	r24, Y+2	; 0x02
    2068:	28 2f       	mov	r18, r24
    206a:	30 e0       	ldi	r19, 0x00	; 0
    206c:	3e 83       	std	Y+6, r19	; 0x06
    206e:	2d 83       	std	Y+5, r18	; 0x05
    2070:	8d 81       	ldd	r24, Y+5	; 0x05
    2072:	9e 81       	ldd	r25, Y+6	; 0x06
    2074:	81 30       	cpi	r24, 0x01	; 1
    2076:	91 05       	cpc	r25, r1
    2078:	59 f1       	breq	.+86     	; 0x20d0 <DIO_enumSetPinDirection+0x186>
    207a:	2d 81       	ldd	r18, Y+5	; 0x05
    207c:	3e 81       	ldd	r19, Y+6	; 0x06
    207e:	22 30       	cpi	r18, 0x02	; 2
    2080:	31 05       	cpc	r19, r1
    2082:	2c f4       	brge	.+10     	; 0x208e <DIO_enumSetPinDirection+0x144>
    2084:	8d 81       	ldd	r24, Y+5	; 0x05
    2086:	9e 81       	ldd	r25, Y+6	; 0x06
    2088:	00 97       	sbiw	r24, 0x00	; 0
    208a:	69 f0       	breq	.+26     	; 0x20a6 <DIO_enumSetPinDirection+0x15c>
    208c:	63 c0       	rjmp	.+198    	; 0x2154 <DIO_enumSetPinDirection+0x20a>
    208e:	2d 81       	ldd	r18, Y+5	; 0x05
    2090:	3e 81       	ldd	r19, Y+6	; 0x06
    2092:	22 30       	cpi	r18, 0x02	; 2
    2094:	31 05       	cpc	r19, r1
    2096:	89 f1       	breq	.+98     	; 0x20fa <DIO_enumSetPinDirection+0x1b0>
    2098:	8d 81       	ldd	r24, Y+5	; 0x05
    209a:	9e 81       	ldd	r25, Y+6	; 0x06
    209c:	83 30       	cpi	r24, 0x03	; 3
    209e:	91 05       	cpc	r25, r1
    20a0:	09 f4       	brne	.+2      	; 0x20a4 <DIO_enumSetPinDirection+0x15a>
    20a2:	40 c0       	rjmp	.+128    	; 0x2124 <DIO_enumSetPinDirection+0x1da>
    20a4:	57 c0       	rjmp	.+174    	; 0x2154 <DIO_enumSetPinDirection+0x20a>
			{
			case DIO_PORTA: CLR_BIT(DDRA_Register,Copy_u8PIN); break;
    20a6:	aa e3       	ldi	r26, 0x3A	; 58
    20a8:	b0 e0       	ldi	r27, 0x00	; 0
    20aa:	ea e3       	ldi	r30, 0x3A	; 58
    20ac:	f0 e0       	ldi	r31, 0x00	; 0
    20ae:	80 81       	ld	r24, Z
    20b0:	48 2f       	mov	r20, r24
    20b2:	8b 81       	ldd	r24, Y+3	; 0x03
    20b4:	28 2f       	mov	r18, r24
    20b6:	30 e0       	ldi	r19, 0x00	; 0
    20b8:	81 e0       	ldi	r24, 0x01	; 1
    20ba:	90 e0       	ldi	r25, 0x00	; 0
    20bc:	02 2e       	mov	r0, r18
    20be:	02 c0       	rjmp	.+4      	; 0x20c4 <DIO_enumSetPinDirection+0x17a>
    20c0:	88 0f       	add	r24, r24
    20c2:	99 1f       	adc	r25, r25
    20c4:	0a 94       	dec	r0
    20c6:	e2 f7       	brpl	.-8      	; 0x20c0 <DIO_enumSetPinDirection+0x176>
    20c8:	80 95       	com	r24
    20ca:	84 23       	and	r24, r20
    20cc:	8c 93       	st	X, r24
    20ce:	42 c0       	rjmp	.+132    	; 0x2154 <DIO_enumSetPinDirection+0x20a>
			case DIO_PORTB: CLR_BIT(DDRB_Register,Copy_u8PIN); break;
    20d0:	a7 e3       	ldi	r26, 0x37	; 55
    20d2:	b0 e0       	ldi	r27, 0x00	; 0
    20d4:	e7 e3       	ldi	r30, 0x37	; 55
    20d6:	f0 e0       	ldi	r31, 0x00	; 0
    20d8:	80 81       	ld	r24, Z
    20da:	48 2f       	mov	r20, r24
    20dc:	8b 81       	ldd	r24, Y+3	; 0x03
    20de:	28 2f       	mov	r18, r24
    20e0:	30 e0       	ldi	r19, 0x00	; 0
    20e2:	81 e0       	ldi	r24, 0x01	; 1
    20e4:	90 e0       	ldi	r25, 0x00	; 0
    20e6:	02 2e       	mov	r0, r18
    20e8:	02 c0       	rjmp	.+4      	; 0x20ee <DIO_enumSetPinDirection+0x1a4>
    20ea:	88 0f       	add	r24, r24
    20ec:	99 1f       	adc	r25, r25
    20ee:	0a 94       	dec	r0
    20f0:	e2 f7       	brpl	.-8      	; 0x20ea <DIO_enumSetPinDirection+0x1a0>
    20f2:	80 95       	com	r24
    20f4:	84 23       	and	r24, r20
    20f6:	8c 93       	st	X, r24
    20f8:	2d c0       	rjmp	.+90     	; 0x2154 <DIO_enumSetPinDirection+0x20a>
			case DIO_PORTC: CLR_BIT(DDRC_Register,Copy_u8PIN); break;
    20fa:	a4 e3       	ldi	r26, 0x34	; 52
    20fc:	b0 e0       	ldi	r27, 0x00	; 0
    20fe:	e4 e3       	ldi	r30, 0x34	; 52
    2100:	f0 e0       	ldi	r31, 0x00	; 0
    2102:	80 81       	ld	r24, Z
    2104:	48 2f       	mov	r20, r24
    2106:	8b 81       	ldd	r24, Y+3	; 0x03
    2108:	28 2f       	mov	r18, r24
    210a:	30 e0       	ldi	r19, 0x00	; 0
    210c:	81 e0       	ldi	r24, 0x01	; 1
    210e:	90 e0       	ldi	r25, 0x00	; 0
    2110:	02 2e       	mov	r0, r18
    2112:	02 c0       	rjmp	.+4      	; 0x2118 <DIO_enumSetPinDirection+0x1ce>
    2114:	88 0f       	add	r24, r24
    2116:	99 1f       	adc	r25, r25
    2118:	0a 94       	dec	r0
    211a:	e2 f7       	brpl	.-8      	; 0x2114 <DIO_enumSetPinDirection+0x1ca>
    211c:	80 95       	com	r24
    211e:	84 23       	and	r24, r20
    2120:	8c 93       	st	X, r24
    2122:	18 c0       	rjmp	.+48     	; 0x2154 <DIO_enumSetPinDirection+0x20a>
			case DIO_PORTD: CLR_BIT(DDRD_Register,Copy_u8PIN); break;
    2124:	a1 e3       	ldi	r26, 0x31	; 49
    2126:	b0 e0       	ldi	r27, 0x00	; 0
    2128:	e1 e3       	ldi	r30, 0x31	; 49
    212a:	f0 e0       	ldi	r31, 0x00	; 0
    212c:	80 81       	ld	r24, Z
    212e:	48 2f       	mov	r20, r24
    2130:	8b 81       	ldd	r24, Y+3	; 0x03
    2132:	28 2f       	mov	r18, r24
    2134:	30 e0       	ldi	r19, 0x00	; 0
    2136:	81 e0       	ldi	r24, 0x01	; 1
    2138:	90 e0       	ldi	r25, 0x00	; 0
    213a:	02 2e       	mov	r0, r18
    213c:	02 c0       	rjmp	.+4      	; 0x2142 <DIO_enumSetPinDirection+0x1f8>
    213e:	88 0f       	add	r24, r24
    2140:	99 1f       	adc	r25, r25
    2142:	0a 94       	dec	r0
    2144:	e2 f7       	brpl	.-8      	; 0x213e <DIO_enumSetPinDirection+0x1f4>
    2146:	80 95       	com	r24
    2148:	84 23       	and	r24, r20
    214a:	8c 93       	st	X, r24
    214c:	03 c0       	rjmp	.+6      	; 0x2154 <DIO_enumSetPinDirection+0x20a>
			}
		}

		else
		{
			LOC_enumState = DIO_NOK ;
    214e:	19 82       	std	Y+1, r1	; 0x01
    2150:	01 c0       	rjmp	.+2      	; 0x2154 <DIO_enumSetPinDirection+0x20a>
		}
	}

	else
	{
		LOC_enumState = DIO_NOK ;
    2152:	19 82       	std	Y+1, r1	; 0x01
	}

	return LOC_enumState ;
    2154:	89 81       	ldd	r24, Y+1	; 0x01

}
    2156:	28 96       	adiw	r28, 0x08	; 8
    2158:	0f b6       	in	r0, 0x3f	; 63
    215a:	f8 94       	cli
    215c:	de bf       	out	0x3e, r29	; 62
    215e:	0f be       	out	0x3f, r0	; 63
    2160:	cd bf       	out	0x3d, r28	; 61
    2162:	cf 91       	pop	r28
    2164:	df 91       	pop	r29
    2166:	08 95       	ret

00002168 <DIO_enumSetPinValue>:

DIO_ErrorStatus DIO_enumSetPinValue      (u8 Copy_u8PORT , u8 Copy_u8PIN , u8 Copy_u8Value ) 
{
    2168:	df 93       	push	r29
    216a:	cf 93       	push	r28
    216c:	cd b7       	in	r28, 0x3d	; 61
    216e:	de b7       	in	r29, 0x3e	; 62
    2170:	28 97       	sbiw	r28, 0x08	; 8
    2172:	0f b6       	in	r0, 0x3f	; 63
    2174:	f8 94       	cli
    2176:	de bf       	out	0x3e, r29	; 62
    2178:	0f be       	out	0x3f, r0	; 63
    217a:	cd bf       	out	0x3d, r28	; 61
    217c:	8a 83       	std	Y+2, r24	; 0x02
    217e:	6b 83       	std	Y+3, r22	; 0x03
    2180:	4c 83       	std	Y+4, r20	; 0x04

	DIO_ErrorStatus LOC_enumState = DIO_OK ;
    2182:	81 e0       	ldi	r24, 0x01	; 1
    2184:	89 83       	std	Y+1, r24	; 0x01

	/* Make sure that the Port ID and Pin ID are in the valid range */
	if ((Copy_u8PORT <= DIO_PORTD) && (Copy_u8PIN <= DIO_PIN7))
    2186:	8a 81       	ldd	r24, Y+2	; 0x02
    2188:	84 30       	cpi	r24, 0x04	; 4
    218a:	08 f0       	brcs	.+2      	; 0x218e <DIO_enumSetPinValue+0x26>
    218c:	f1 c0       	rjmp	.+482    	; 0x2370 <DIO_enumSetPinValue+0x208>
    218e:	8b 81       	ldd	r24, Y+3	; 0x03
    2190:	88 30       	cpi	r24, 0x08	; 8
    2192:	08 f0       	brcs	.+2      	; 0x2196 <DIO_enumSetPinValue+0x2e>
    2194:	ed c0       	rjmp	.+474    	; 0x2370 <DIO_enumSetPinValue+0x208>
	{
		if (Copy_u8Value == DIO_PIN_HIGH)
    2196:	8c 81       	ldd	r24, Y+4	; 0x04
    2198:	81 30       	cpi	r24, 0x01	; 1
    219a:	09 f0       	breq	.+2      	; 0x219e <DIO_enumSetPinValue+0x36>
    219c:	6f c0       	rjmp	.+222    	; 0x227c <DIO_enumSetPinValue+0x114>
		{
			/* Check on the Required PORT Number */
			switch (Copy_u8PORT)
    219e:	8a 81       	ldd	r24, Y+2	; 0x02
    21a0:	28 2f       	mov	r18, r24
    21a2:	30 e0       	ldi	r19, 0x00	; 0
    21a4:	38 87       	std	Y+8, r19	; 0x08
    21a6:	2f 83       	std	Y+7, r18	; 0x07
    21a8:	8f 81       	ldd	r24, Y+7	; 0x07
    21aa:	98 85       	ldd	r25, Y+8	; 0x08
    21ac:	81 30       	cpi	r24, 0x01	; 1
    21ae:	91 05       	cpc	r25, r1
    21b0:	49 f1       	breq	.+82     	; 0x2204 <DIO_enumSetPinValue+0x9c>
    21b2:	2f 81       	ldd	r18, Y+7	; 0x07
    21b4:	38 85       	ldd	r19, Y+8	; 0x08
    21b6:	22 30       	cpi	r18, 0x02	; 2
    21b8:	31 05       	cpc	r19, r1
    21ba:	2c f4       	brge	.+10     	; 0x21c6 <DIO_enumSetPinValue+0x5e>
    21bc:	8f 81       	ldd	r24, Y+7	; 0x07
    21be:	98 85       	ldd	r25, Y+8	; 0x08
    21c0:	00 97       	sbiw	r24, 0x00	; 0
    21c2:	61 f0       	breq	.+24     	; 0x21dc <DIO_enumSetPinValue+0x74>
    21c4:	d6 c0       	rjmp	.+428    	; 0x2372 <DIO_enumSetPinValue+0x20a>
    21c6:	2f 81       	ldd	r18, Y+7	; 0x07
    21c8:	38 85       	ldd	r19, Y+8	; 0x08
    21ca:	22 30       	cpi	r18, 0x02	; 2
    21cc:	31 05       	cpc	r19, r1
    21ce:	71 f1       	breq	.+92     	; 0x222c <DIO_enumSetPinValue+0xc4>
    21d0:	8f 81       	ldd	r24, Y+7	; 0x07
    21d2:	98 85       	ldd	r25, Y+8	; 0x08
    21d4:	83 30       	cpi	r24, 0x03	; 3
    21d6:	91 05       	cpc	r25, r1
    21d8:	e9 f1       	breq	.+122    	; 0x2254 <DIO_enumSetPinValue+0xec>
    21da:	cb c0       	rjmp	.+406    	; 0x2372 <DIO_enumSetPinValue+0x20a>
			{
			case DIO_PORTA: SET_BIT(PORTA_Register,Copy_u8PIN); break;
    21dc:	ab e3       	ldi	r26, 0x3B	; 59
    21de:	b0 e0       	ldi	r27, 0x00	; 0
    21e0:	eb e3       	ldi	r30, 0x3B	; 59
    21e2:	f0 e0       	ldi	r31, 0x00	; 0
    21e4:	80 81       	ld	r24, Z
    21e6:	48 2f       	mov	r20, r24
    21e8:	8b 81       	ldd	r24, Y+3	; 0x03
    21ea:	28 2f       	mov	r18, r24
    21ec:	30 e0       	ldi	r19, 0x00	; 0
    21ee:	81 e0       	ldi	r24, 0x01	; 1
    21f0:	90 e0       	ldi	r25, 0x00	; 0
    21f2:	02 2e       	mov	r0, r18
    21f4:	02 c0       	rjmp	.+4      	; 0x21fa <DIO_enumSetPinValue+0x92>
    21f6:	88 0f       	add	r24, r24
    21f8:	99 1f       	adc	r25, r25
    21fa:	0a 94       	dec	r0
    21fc:	e2 f7       	brpl	.-8      	; 0x21f6 <DIO_enumSetPinValue+0x8e>
    21fe:	84 2b       	or	r24, r20
    2200:	8c 93       	st	X, r24
    2202:	b7 c0       	rjmp	.+366    	; 0x2372 <DIO_enumSetPinValue+0x20a>
			case DIO_PORTB: SET_BIT(PORTB_Register,Copy_u8PIN); break;
    2204:	a8 e3       	ldi	r26, 0x38	; 56
    2206:	b0 e0       	ldi	r27, 0x00	; 0
    2208:	e8 e3       	ldi	r30, 0x38	; 56
    220a:	f0 e0       	ldi	r31, 0x00	; 0
    220c:	80 81       	ld	r24, Z
    220e:	48 2f       	mov	r20, r24
    2210:	8b 81       	ldd	r24, Y+3	; 0x03
    2212:	28 2f       	mov	r18, r24
    2214:	30 e0       	ldi	r19, 0x00	; 0
    2216:	81 e0       	ldi	r24, 0x01	; 1
    2218:	90 e0       	ldi	r25, 0x00	; 0
    221a:	02 2e       	mov	r0, r18
    221c:	02 c0       	rjmp	.+4      	; 0x2222 <DIO_enumSetPinValue+0xba>
    221e:	88 0f       	add	r24, r24
    2220:	99 1f       	adc	r25, r25
    2222:	0a 94       	dec	r0
    2224:	e2 f7       	brpl	.-8      	; 0x221e <DIO_enumSetPinValue+0xb6>
    2226:	84 2b       	or	r24, r20
    2228:	8c 93       	st	X, r24
    222a:	a3 c0       	rjmp	.+326    	; 0x2372 <DIO_enumSetPinValue+0x20a>
			case DIO_PORTC: SET_BIT(PORTC_Register,Copy_u8PIN); break;
    222c:	a5 e3       	ldi	r26, 0x35	; 53
    222e:	b0 e0       	ldi	r27, 0x00	; 0
    2230:	e5 e3       	ldi	r30, 0x35	; 53
    2232:	f0 e0       	ldi	r31, 0x00	; 0
    2234:	80 81       	ld	r24, Z
    2236:	48 2f       	mov	r20, r24
    2238:	8b 81       	ldd	r24, Y+3	; 0x03
    223a:	28 2f       	mov	r18, r24
    223c:	30 e0       	ldi	r19, 0x00	; 0
    223e:	81 e0       	ldi	r24, 0x01	; 1
    2240:	90 e0       	ldi	r25, 0x00	; 0
    2242:	02 2e       	mov	r0, r18
    2244:	02 c0       	rjmp	.+4      	; 0x224a <DIO_enumSetPinValue+0xe2>
    2246:	88 0f       	add	r24, r24
    2248:	99 1f       	adc	r25, r25
    224a:	0a 94       	dec	r0
    224c:	e2 f7       	brpl	.-8      	; 0x2246 <DIO_enumSetPinValue+0xde>
    224e:	84 2b       	or	r24, r20
    2250:	8c 93       	st	X, r24
    2252:	8f c0       	rjmp	.+286    	; 0x2372 <DIO_enumSetPinValue+0x20a>
			case DIO_PORTD: SET_BIT(PORTD_Register,Copy_u8PIN); break;
    2254:	a2 e3       	ldi	r26, 0x32	; 50
    2256:	b0 e0       	ldi	r27, 0x00	; 0
    2258:	e2 e3       	ldi	r30, 0x32	; 50
    225a:	f0 e0       	ldi	r31, 0x00	; 0
    225c:	80 81       	ld	r24, Z
    225e:	48 2f       	mov	r20, r24
    2260:	8b 81       	ldd	r24, Y+3	; 0x03
    2262:	28 2f       	mov	r18, r24
    2264:	30 e0       	ldi	r19, 0x00	; 0
    2266:	81 e0       	ldi	r24, 0x01	; 1
    2268:	90 e0       	ldi	r25, 0x00	; 0
    226a:	02 2e       	mov	r0, r18
    226c:	02 c0       	rjmp	.+4      	; 0x2272 <DIO_enumSetPinValue+0x10a>
    226e:	88 0f       	add	r24, r24
    2270:	99 1f       	adc	r25, r25
    2272:	0a 94       	dec	r0
    2274:	e2 f7       	brpl	.-8      	; 0x226e <DIO_enumSetPinValue+0x106>
    2276:	84 2b       	or	r24, r20
    2278:	8c 93       	st	X, r24
    227a:	7b c0       	rjmp	.+246    	; 0x2372 <DIO_enumSetPinValue+0x20a>
			}

		}

		else if (Copy_u8Value == DIO_PIN_LOW)
    227c:	8c 81       	ldd	r24, Y+4	; 0x04
    227e:	88 23       	and	r24, r24
    2280:	09 f0       	breq	.+2      	; 0x2284 <DIO_enumSetPinValue+0x11c>
    2282:	74 c0       	rjmp	.+232    	; 0x236c <DIO_enumSetPinValue+0x204>
		{
			/* Check on the Required PORT Number */
			switch (Copy_u8PORT)
    2284:	8a 81       	ldd	r24, Y+2	; 0x02
    2286:	28 2f       	mov	r18, r24
    2288:	30 e0       	ldi	r19, 0x00	; 0
    228a:	3e 83       	std	Y+6, r19	; 0x06
    228c:	2d 83       	std	Y+5, r18	; 0x05
    228e:	8d 81       	ldd	r24, Y+5	; 0x05
    2290:	9e 81       	ldd	r25, Y+6	; 0x06
    2292:	81 30       	cpi	r24, 0x01	; 1
    2294:	91 05       	cpc	r25, r1
    2296:	59 f1       	breq	.+86     	; 0x22ee <DIO_enumSetPinValue+0x186>
    2298:	2d 81       	ldd	r18, Y+5	; 0x05
    229a:	3e 81       	ldd	r19, Y+6	; 0x06
    229c:	22 30       	cpi	r18, 0x02	; 2
    229e:	31 05       	cpc	r19, r1
    22a0:	2c f4       	brge	.+10     	; 0x22ac <DIO_enumSetPinValue+0x144>
    22a2:	8d 81       	ldd	r24, Y+5	; 0x05
    22a4:	9e 81       	ldd	r25, Y+6	; 0x06
    22a6:	00 97       	sbiw	r24, 0x00	; 0
    22a8:	69 f0       	breq	.+26     	; 0x22c4 <DIO_enumSetPinValue+0x15c>
    22aa:	63 c0       	rjmp	.+198    	; 0x2372 <DIO_enumSetPinValue+0x20a>
    22ac:	2d 81       	ldd	r18, Y+5	; 0x05
    22ae:	3e 81       	ldd	r19, Y+6	; 0x06
    22b0:	22 30       	cpi	r18, 0x02	; 2
    22b2:	31 05       	cpc	r19, r1
    22b4:	89 f1       	breq	.+98     	; 0x2318 <DIO_enumSetPinValue+0x1b0>
    22b6:	8d 81       	ldd	r24, Y+5	; 0x05
    22b8:	9e 81       	ldd	r25, Y+6	; 0x06
    22ba:	83 30       	cpi	r24, 0x03	; 3
    22bc:	91 05       	cpc	r25, r1
    22be:	09 f4       	brne	.+2      	; 0x22c2 <DIO_enumSetPinValue+0x15a>
    22c0:	40 c0       	rjmp	.+128    	; 0x2342 <DIO_enumSetPinValue+0x1da>
    22c2:	57 c0       	rjmp	.+174    	; 0x2372 <DIO_enumSetPinValue+0x20a>
			{
			case DIO_PORTA: CLR_BIT(PORTA_Register,Copy_u8PIN); break;
    22c4:	ab e3       	ldi	r26, 0x3B	; 59
    22c6:	b0 e0       	ldi	r27, 0x00	; 0
    22c8:	eb e3       	ldi	r30, 0x3B	; 59
    22ca:	f0 e0       	ldi	r31, 0x00	; 0
    22cc:	80 81       	ld	r24, Z
    22ce:	48 2f       	mov	r20, r24
    22d0:	8b 81       	ldd	r24, Y+3	; 0x03
    22d2:	28 2f       	mov	r18, r24
    22d4:	30 e0       	ldi	r19, 0x00	; 0
    22d6:	81 e0       	ldi	r24, 0x01	; 1
    22d8:	90 e0       	ldi	r25, 0x00	; 0
    22da:	02 2e       	mov	r0, r18
    22dc:	02 c0       	rjmp	.+4      	; 0x22e2 <DIO_enumSetPinValue+0x17a>
    22de:	88 0f       	add	r24, r24
    22e0:	99 1f       	adc	r25, r25
    22e2:	0a 94       	dec	r0
    22e4:	e2 f7       	brpl	.-8      	; 0x22de <DIO_enumSetPinValue+0x176>
    22e6:	80 95       	com	r24
    22e8:	84 23       	and	r24, r20
    22ea:	8c 93       	st	X, r24
    22ec:	42 c0       	rjmp	.+132    	; 0x2372 <DIO_enumSetPinValue+0x20a>
			case DIO_PORTB: CLR_BIT(PORTB_Register,Copy_u8PIN); break;
    22ee:	a8 e3       	ldi	r26, 0x38	; 56
    22f0:	b0 e0       	ldi	r27, 0x00	; 0
    22f2:	e8 e3       	ldi	r30, 0x38	; 56
    22f4:	f0 e0       	ldi	r31, 0x00	; 0
    22f6:	80 81       	ld	r24, Z
    22f8:	48 2f       	mov	r20, r24
    22fa:	8b 81       	ldd	r24, Y+3	; 0x03
    22fc:	28 2f       	mov	r18, r24
    22fe:	30 e0       	ldi	r19, 0x00	; 0
    2300:	81 e0       	ldi	r24, 0x01	; 1
    2302:	90 e0       	ldi	r25, 0x00	; 0
    2304:	02 2e       	mov	r0, r18
    2306:	02 c0       	rjmp	.+4      	; 0x230c <DIO_enumSetPinValue+0x1a4>
    2308:	88 0f       	add	r24, r24
    230a:	99 1f       	adc	r25, r25
    230c:	0a 94       	dec	r0
    230e:	e2 f7       	brpl	.-8      	; 0x2308 <DIO_enumSetPinValue+0x1a0>
    2310:	80 95       	com	r24
    2312:	84 23       	and	r24, r20
    2314:	8c 93       	st	X, r24
    2316:	2d c0       	rjmp	.+90     	; 0x2372 <DIO_enumSetPinValue+0x20a>
			case DIO_PORTC: CLR_BIT(PORTC_Register,Copy_u8PIN); break;
    2318:	a5 e3       	ldi	r26, 0x35	; 53
    231a:	b0 e0       	ldi	r27, 0x00	; 0
    231c:	e5 e3       	ldi	r30, 0x35	; 53
    231e:	f0 e0       	ldi	r31, 0x00	; 0
    2320:	80 81       	ld	r24, Z
    2322:	48 2f       	mov	r20, r24
    2324:	8b 81       	ldd	r24, Y+3	; 0x03
    2326:	28 2f       	mov	r18, r24
    2328:	30 e0       	ldi	r19, 0x00	; 0
    232a:	81 e0       	ldi	r24, 0x01	; 1
    232c:	90 e0       	ldi	r25, 0x00	; 0
    232e:	02 2e       	mov	r0, r18
    2330:	02 c0       	rjmp	.+4      	; 0x2336 <DIO_enumSetPinValue+0x1ce>
    2332:	88 0f       	add	r24, r24
    2334:	99 1f       	adc	r25, r25
    2336:	0a 94       	dec	r0
    2338:	e2 f7       	brpl	.-8      	; 0x2332 <DIO_enumSetPinValue+0x1ca>
    233a:	80 95       	com	r24
    233c:	84 23       	and	r24, r20
    233e:	8c 93       	st	X, r24
    2340:	18 c0       	rjmp	.+48     	; 0x2372 <DIO_enumSetPinValue+0x20a>
			case DIO_PORTD: CLR_BIT(PORTD_Register,Copy_u8PIN); break;
    2342:	a2 e3       	ldi	r26, 0x32	; 50
    2344:	b0 e0       	ldi	r27, 0x00	; 0
    2346:	e2 e3       	ldi	r30, 0x32	; 50
    2348:	f0 e0       	ldi	r31, 0x00	; 0
    234a:	80 81       	ld	r24, Z
    234c:	48 2f       	mov	r20, r24
    234e:	8b 81       	ldd	r24, Y+3	; 0x03
    2350:	28 2f       	mov	r18, r24
    2352:	30 e0       	ldi	r19, 0x00	; 0
    2354:	81 e0       	ldi	r24, 0x01	; 1
    2356:	90 e0       	ldi	r25, 0x00	; 0
    2358:	02 2e       	mov	r0, r18
    235a:	02 c0       	rjmp	.+4      	; 0x2360 <DIO_enumSetPinValue+0x1f8>
    235c:	88 0f       	add	r24, r24
    235e:	99 1f       	adc	r25, r25
    2360:	0a 94       	dec	r0
    2362:	e2 f7       	brpl	.-8      	; 0x235c <DIO_enumSetPinValue+0x1f4>
    2364:	80 95       	com	r24
    2366:	84 23       	and	r24, r20
    2368:	8c 93       	st	X, r24
    236a:	03 c0       	rjmp	.+6      	; 0x2372 <DIO_enumSetPinValue+0x20a>
			}
		}

		else
		{
			LOC_enumState = DIO_NOK ;
    236c:	19 82       	std	Y+1, r1	; 0x01
    236e:	01 c0       	rjmp	.+2      	; 0x2372 <DIO_enumSetPinValue+0x20a>
		}
	}

	else
	{
		LOC_enumState = DIO_NOK ;
    2370:	19 82       	std	Y+1, r1	; 0x01
	}

	return LOC_enumState ;
    2372:	89 81       	ldd	r24, Y+1	; 0x01

}
    2374:	28 96       	adiw	r28, 0x08	; 8
    2376:	0f b6       	in	r0, 0x3f	; 63
    2378:	f8 94       	cli
    237a:	de bf       	out	0x3e, r29	; 62
    237c:	0f be       	out	0x3f, r0	; 63
    237e:	cd bf       	out	0x3d, r28	; 61
    2380:	cf 91       	pop	r28
    2382:	df 91       	pop	r29
    2384:	08 95       	ret

00002386 <DIO_enumGetPinValue>:



DIO_ErrorStatus DIO_enumGetPinValue          (u8 Copy_u8PORT, u8 Copy_u8PIN, u8 * Copy_PtrData   )
{
    2386:	df 93       	push	r29
    2388:	cf 93       	push	r28
    238a:	cd b7       	in	r28, 0x3d	; 61
    238c:	de b7       	in	r29, 0x3e	; 62
    238e:	27 97       	sbiw	r28, 0x07	; 7
    2390:	0f b6       	in	r0, 0x3f	; 63
    2392:	f8 94       	cli
    2394:	de bf       	out	0x3e, r29	; 62
    2396:	0f be       	out	0x3f, r0	; 63
    2398:	cd bf       	out	0x3d, r28	; 61
    239a:	8a 83       	std	Y+2, r24	; 0x02
    239c:	6b 83       	std	Y+3, r22	; 0x03
    239e:	5d 83       	std	Y+5, r21	; 0x05
    23a0:	4c 83       	std	Y+4, r20	; 0x04

	DIO_ErrorStatus LOC_enumState = DIO_OK ;
    23a2:	81 e0       	ldi	r24, 0x01	; 1
    23a4:	89 83       	std	Y+1, r24	; 0x01

	if ((Copy_u8PORT <= DIO_PORTD) && (Copy_u8PIN <= DIO_PIN7))
    23a6:	8a 81       	ldd	r24, Y+2	; 0x02
    23a8:	84 30       	cpi	r24, 0x04	; 4
    23aa:	08 f0       	brcs	.+2      	; 0x23ae <DIO_enumGetPinValue+0x28>
    23ac:	a6 c0       	rjmp	.+332    	; 0x24fa <DIO_enumGetPinValue+0x174>
    23ae:	8b 81       	ldd	r24, Y+3	; 0x03
    23b0:	88 30       	cpi	r24, 0x08	; 8
    23b2:	08 f0       	brcs	.+2      	; 0x23b6 <DIO_enumGetPinValue+0x30>
    23b4:	a2 c0       	rjmp	.+324    	; 0x24fa <DIO_enumGetPinValue+0x174>
	{
		/* Check on the Required PORT Number */
		switch (Copy_u8PORT)
    23b6:	8a 81       	ldd	r24, Y+2	; 0x02
    23b8:	28 2f       	mov	r18, r24
    23ba:	30 e0       	ldi	r19, 0x00	; 0
    23bc:	3f 83       	std	Y+7, r19	; 0x07
    23be:	2e 83       	std	Y+6, r18	; 0x06
    23c0:	4e 81       	ldd	r20, Y+6	; 0x06
    23c2:	5f 81       	ldd	r21, Y+7	; 0x07
    23c4:	41 30       	cpi	r20, 0x01	; 1
    23c6:	51 05       	cpc	r21, r1
    23c8:	c1 f1       	breq	.+112    	; 0x243a <DIO_enumGetPinValue+0xb4>
    23ca:	8e 81       	ldd	r24, Y+6	; 0x06
    23cc:	9f 81       	ldd	r25, Y+7	; 0x07
    23ce:	82 30       	cpi	r24, 0x02	; 2
    23d0:	91 05       	cpc	r25, r1
    23d2:	34 f4       	brge	.+12     	; 0x23e0 <DIO_enumGetPinValue+0x5a>
    23d4:	2e 81       	ldd	r18, Y+6	; 0x06
    23d6:	3f 81       	ldd	r19, Y+7	; 0x07
    23d8:	21 15       	cp	r18, r1
    23da:	31 05       	cpc	r19, r1
    23dc:	71 f0       	breq	.+28     	; 0x23fa <DIO_enumGetPinValue+0x74>
    23de:	8e c0       	rjmp	.+284    	; 0x24fc <DIO_enumGetPinValue+0x176>
    23e0:	4e 81       	ldd	r20, Y+6	; 0x06
    23e2:	5f 81       	ldd	r21, Y+7	; 0x07
    23e4:	42 30       	cpi	r20, 0x02	; 2
    23e6:	51 05       	cpc	r21, r1
    23e8:	09 f4       	brne	.+2      	; 0x23ec <DIO_enumGetPinValue+0x66>
    23ea:	47 c0       	rjmp	.+142    	; 0x247a <DIO_enumGetPinValue+0xf4>
    23ec:	8e 81       	ldd	r24, Y+6	; 0x06
    23ee:	9f 81       	ldd	r25, Y+7	; 0x07
    23f0:	83 30       	cpi	r24, 0x03	; 3
    23f2:	91 05       	cpc	r25, r1
    23f4:	09 f4       	brne	.+2      	; 0x23f8 <DIO_enumGetPinValue+0x72>
    23f6:	61 c0       	rjmp	.+194    	; 0x24ba <DIO_enumGetPinValue+0x134>
    23f8:	81 c0       	rjmp	.+258    	; 0x24fc <DIO_enumGetPinValue+0x176>
		{
		case DIO_PORTA: * Copy_PtrData = GET_BIT(PINA_Register,Copy_u8PIN); break;
    23fa:	e9 e3       	ldi	r30, 0x39	; 57
    23fc:	f0 e0       	ldi	r31, 0x00	; 0
    23fe:	80 81       	ld	r24, Z
    2400:	48 2f       	mov	r20, r24
    2402:	50 e0       	ldi	r21, 0x00	; 0
    2404:	8b 81       	ldd	r24, Y+3	; 0x03
    2406:	28 2f       	mov	r18, r24
    2408:	30 e0       	ldi	r19, 0x00	; 0
    240a:	81 e0       	ldi	r24, 0x01	; 1
    240c:	90 e0       	ldi	r25, 0x00	; 0
    240e:	02 c0       	rjmp	.+4      	; 0x2414 <DIO_enumGetPinValue+0x8e>
    2410:	88 0f       	add	r24, r24
    2412:	99 1f       	adc	r25, r25
    2414:	2a 95       	dec	r18
    2416:	e2 f7       	brpl	.-8      	; 0x2410 <DIO_enumGetPinValue+0x8a>
    2418:	9a 01       	movw	r18, r20
    241a:	28 23       	and	r18, r24
    241c:	39 23       	and	r19, r25
    241e:	8b 81       	ldd	r24, Y+3	; 0x03
    2420:	88 2f       	mov	r24, r24
    2422:	90 e0       	ldi	r25, 0x00	; 0
    2424:	a9 01       	movw	r20, r18
    2426:	02 c0       	rjmp	.+4      	; 0x242c <DIO_enumGetPinValue+0xa6>
    2428:	55 95       	asr	r21
    242a:	47 95       	ror	r20
    242c:	8a 95       	dec	r24
    242e:	e2 f7       	brpl	.-8      	; 0x2428 <DIO_enumGetPinValue+0xa2>
    2430:	ca 01       	movw	r24, r20
    2432:	ec 81       	ldd	r30, Y+4	; 0x04
    2434:	fd 81       	ldd	r31, Y+5	; 0x05
    2436:	80 83       	st	Z, r24
    2438:	61 c0       	rjmp	.+194    	; 0x24fc <DIO_enumGetPinValue+0x176>
		case DIO_PORTB: * Copy_PtrData = GET_BIT(PINB_Register,Copy_u8PIN); break;
    243a:	e6 e3       	ldi	r30, 0x36	; 54
    243c:	f0 e0       	ldi	r31, 0x00	; 0
    243e:	80 81       	ld	r24, Z
    2440:	48 2f       	mov	r20, r24
    2442:	50 e0       	ldi	r21, 0x00	; 0
    2444:	8b 81       	ldd	r24, Y+3	; 0x03
    2446:	28 2f       	mov	r18, r24
    2448:	30 e0       	ldi	r19, 0x00	; 0
    244a:	81 e0       	ldi	r24, 0x01	; 1
    244c:	90 e0       	ldi	r25, 0x00	; 0
    244e:	02 c0       	rjmp	.+4      	; 0x2454 <DIO_enumGetPinValue+0xce>
    2450:	88 0f       	add	r24, r24
    2452:	99 1f       	adc	r25, r25
    2454:	2a 95       	dec	r18
    2456:	e2 f7       	brpl	.-8      	; 0x2450 <DIO_enumGetPinValue+0xca>
    2458:	9a 01       	movw	r18, r20
    245a:	28 23       	and	r18, r24
    245c:	39 23       	and	r19, r25
    245e:	8b 81       	ldd	r24, Y+3	; 0x03
    2460:	88 2f       	mov	r24, r24
    2462:	90 e0       	ldi	r25, 0x00	; 0
    2464:	a9 01       	movw	r20, r18
    2466:	02 c0       	rjmp	.+4      	; 0x246c <DIO_enumGetPinValue+0xe6>
    2468:	55 95       	asr	r21
    246a:	47 95       	ror	r20
    246c:	8a 95       	dec	r24
    246e:	e2 f7       	brpl	.-8      	; 0x2468 <DIO_enumGetPinValue+0xe2>
    2470:	ca 01       	movw	r24, r20
    2472:	ec 81       	ldd	r30, Y+4	; 0x04
    2474:	fd 81       	ldd	r31, Y+5	; 0x05
    2476:	80 83       	st	Z, r24
    2478:	41 c0       	rjmp	.+130    	; 0x24fc <DIO_enumGetPinValue+0x176>
		case DIO_PORTC: * Copy_PtrData = GET_BIT(PINC_Register,Copy_u8PIN); break;
    247a:	e3 e3       	ldi	r30, 0x33	; 51
    247c:	f0 e0       	ldi	r31, 0x00	; 0
    247e:	80 81       	ld	r24, Z
    2480:	48 2f       	mov	r20, r24
    2482:	50 e0       	ldi	r21, 0x00	; 0
    2484:	8b 81       	ldd	r24, Y+3	; 0x03
    2486:	28 2f       	mov	r18, r24
    2488:	30 e0       	ldi	r19, 0x00	; 0
    248a:	81 e0       	ldi	r24, 0x01	; 1
    248c:	90 e0       	ldi	r25, 0x00	; 0
    248e:	02 c0       	rjmp	.+4      	; 0x2494 <DIO_enumGetPinValue+0x10e>
    2490:	88 0f       	add	r24, r24
    2492:	99 1f       	adc	r25, r25
    2494:	2a 95       	dec	r18
    2496:	e2 f7       	brpl	.-8      	; 0x2490 <DIO_enumGetPinValue+0x10a>
    2498:	9a 01       	movw	r18, r20
    249a:	28 23       	and	r18, r24
    249c:	39 23       	and	r19, r25
    249e:	8b 81       	ldd	r24, Y+3	; 0x03
    24a0:	88 2f       	mov	r24, r24
    24a2:	90 e0       	ldi	r25, 0x00	; 0
    24a4:	a9 01       	movw	r20, r18
    24a6:	02 c0       	rjmp	.+4      	; 0x24ac <DIO_enumGetPinValue+0x126>
    24a8:	55 95       	asr	r21
    24aa:	47 95       	ror	r20
    24ac:	8a 95       	dec	r24
    24ae:	e2 f7       	brpl	.-8      	; 0x24a8 <DIO_enumGetPinValue+0x122>
    24b0:	ca 01       	movw	r24, r20
    24b2:	ec 81       	ldd	r30, Y+4	; 0x04
    24b4:	fd 81       	ldd	r31, Y+5	; 0x05
    24b6:	80 83       	st	Z, r24
    24b8:	21 c0       	rjmp	.+66     	; 0x24fc <DIO_enumGetPinValue+0x176>
		case DIO_PORTD: * Copy_PtrData = GET_BIT(PIND_Register,Copy_u8PIN); break;
    24ba:	e0 e3       	ldi	r30, 0x30	; 48
    24bc:	f0 e0       	ldi	r31, 0x00	; 0
    24be:	80 81       	ld	r24, Z
    24c0:	48 2f       	mov	r20, r24
    24c2:	50 e0       	ldi	r21, 0x00	; 0
    24c4:	8b 81       	ldd	r24, Y+3	; 0x03
    24c6:	28 2f       	mov	r18, r24
    24c8:	30 e0       	ldi	r19, 0x00	; 0
    24ca:	81 e0       	ldi	r24, 0x01	; 1
    24cc:	90 e0       	ldi	r25, 0x00	; 0
    24ce:	02 c0       	rjmp	.+4      	; 0x24d4 <DIO_enumGetPinValue+0x14e>
    24d0:	88 0f       	add	r24, r24
    24d2:	99 1f       	adc	r25, r25
    24d4:	2a 95       	dec	r18
    24d6:	e2 f7       	brpl	.-8      	; 0x24d0 <DIO_enumGetPinValue+0x14a>
    24d8:	9a 01       	movw	r18, r20
    24da:	28 23       	and	r18, r24
    24dc:	39 23       	and	r19, r25
    24de:	8b 81       	ldd	r24, Y+3	; 0x03
    24e0:	88 2f       	mov	r24, r24
    24e2:	90 e0       	ldi	r25, 0x00	; 0
    24e4:	a9 01       	movw	r20, r18
    24e6:	02 c0       	rjmp	.+4      	; 0x24ec <DIO_enumGetPinValue+0x166>
    24e8:	55 95       	asr	r21
    24ea:	47 95       	ror	r20
    24ec:	8a 95       	dec	r24
    24ee:	e2 f7       	brpl	.-8      	; 0x24e8 <DIO_enumGetPinValue+0x162>
    24f0:	ca 01       	movw	r24, r20
    24f2:	ec 81       	ldd	r30, Y+4	; 0x04
    24f4:	fd 81       	ldd	r31, Y+5	; 0x05
    24f6:	80 83       	st	Z, r24
    24f8:	01 c0       	rjmp	.+2      	; 0x24fc <DIO_enumGetPinValue+0x176>
	}

	else
	{
		/* in case of error in the Pin ID or PORT ID */
		LOC_enumState = DIO_NOK ;
    24fa:	19 82       	std	Y+1, r1	; 0x01
	}

	return LOC_enumState;
    24fc:	89 81       	ldd	r24, Y+1	; 0x01
}
    24fe:	27 96       	adiw	r28, 0x07	; 7
    2500:	0f b6       	in	r0, 0x3f	; 63
    2502:	f8 94       	cli
    2504:	de bf       	out	0x3e, r29	; 62
    2506:	0f be       	out	0x3f, r0	; 63
    2508:	cd bf       	out	0x3d, r28	; 61
    250a:	cf 91       	pop	r28
    250c:	df 91       	pop	r29
    250e:	08 95       	ret

00002510 <DIO_enumTogglePinValue>:


DIO_ErrorStatus DIO_enumTogglePinValue  ( u8 Copy_u8PORT, u8 Copy_u8PIN )
{
    2510:	df 93       	push	r29
    2512:	cf 93       	push	r28
    2514:	00 d0       	rcall	.+0      	; 0x2516 <DIO_enumTogglePinValue+0x6>
    2516:	00 d0       	rcall	.+0      	; 0x2518 <DIO_enumTogglePinValue+0x8>
    2518:	0f 92       	push	r0
    251a:	cd b7       	in	r28, 0x3d	; 61
    251c:	de b7       	in	r29, 0x3e	; 62
    251e:	8a 83       	std	Y+2, r24	; 0x02
    2520:	6b 83       	std	Y+3, r22	; 0x03
	DIO_ErrorStatus LOC_enumState = DIO_OK ;
    2522:	81 e0       	ldi	r24, 0x01	; 1
    2524:	89 83       	std	Y+1, r24	; 0x01

	if (Copy_u8PIN <= DIO_PIN7)
    2526:	8b 81       	ldd	r24, Y+3	; 0x03
    2528:	88 30       	cpi	r24, 0x08	; 8
    252a:	08 f0       	brcs	.+2      	; 0x252e <DIO_enumTogglePinValue+0x1e>
    252c:	6f c0       	rjmp	.+222    	; 0x260c <DIO_enumTogglePinValue+0xfc>
	{
		switch (Copy_u8PORT)
    252e:	8a 81       	ldd	r24, Y+2	; 0x02
    2530:	28 2f       	mov	r18, r24
    2532:	30 e0       	ldi	r19, 0x00	; 0
    2534:	3d 83       	std	Y+5, r19	; 0x05
    2536:	2c 83       	std	Y+4, r18	; 0x04
    2538:	8c 81       	ldd	r24, Y+4	; 0x04
    253a:	9d 81       	ldd	r25, Y+5	; 0x05
    253c:	81 30       	cpi	r24, 0x01	; 1
    253e:	91 05       	cpc	r25, r1
    2540:	49 f1       	breq	.+82     	; 0x2594 <DIO_enumTogglePinValue+0x84>
    2542:	2c 81       	ldd	r18, Y+4	; 0x04
    2544:	3d 81       	ldd	r19, Y+5	; 0x05
    2546:	22 30       	cpi	r18, 0x02	; 2
    2548:	31 05       	cpc	r19, r1
    254a:	2c f4       	brge	.+10     	; 0x2556 <DIO_enumTogglePinValue+0x46>
    254c:	8c 81       	ldd	r24, Y+4	; 0x04
    254e:	9d 81       	ldd	r25, Y+5	; 0x05
    2550:	00 97       	sbiw	r24, 0x00	; 0
    2552:	61 f0       	breq	.+24     	; 0x256c <DIO_enumTogglePinValue+0x5c>
    2554:	5c c0       	rjmp	.+184    	; 0x260e <DIO_enumTogglePinValue+0xfe>
    2556:	2c 81       	ldd	r18, Y+4	; 0x04
    2558:	3d 81       	ldd	r19, Y+5	; 0x05
    255a:	22 30       	cpi	r18, 0x02	; 2
    255c:	31 05       	cpc	r19, r1
    255e:	71 f1       	breq	.+92     	; 0x25bc <DIO_enumTogglePinValue+0xac>
    2560:	8c 81       	ldd	r24, Y+4	; 0x04
    2562:	9d 81       	ldd	r25, Y+5	; 0x05
    2564:	83 30       	cpi	r24, 0x03	; 3
    2566:	91 05       	cpc	r25, r1
    2568:	e9 f1       	breq	.+122    	; 0x25e4 <DIO_enumTogglePinValue+0xd4>
    256a:	51 c0       	rjmp	.+162    	; 0x260e <DIO_enumTogglePinValue+0xfe>
		{
		case DIO_PORTA : TOG_BIT(PORTA_Register,Copy_u8PIN);
    256c:	ab e3       	ldi	r26, 0x3B	; 59
    256e:	b0 e0       	ldi	r27, 0x00	; 0
    2570:	eb e3       	ldi	r30, 0x3B	; 59
    2572:	f0 e0       	ldi	r31, 0x00	; 0
    2574:	80 81       	ld	r24, Z
    2576:	48 2f       	mov	r20, r24
    2578:	8b 81       	ldd	r24, Y+3	; 0x03
    257a:	28 2f       	mov	r18, r24
    257c:	30 e0       	ldi	r19, 0x00	; 0
    257e:	81 e0       	ldi	r24, 0x01	; 1
    2580:	90 e0       	ldi	r25, 0x00	; 0
    2582:	02 2e       	mov	r0, r18
    2584:	02 c0       	rjmp	.+4      	; 0x258a <DIO_enumTogglePinValue+0x7a>
    2586:	88 0f       	add	r24, r24
    2588:	99 1f       	adc	r25, r25
    258a:	0a 94       	dec	r0
    258c:	e2 f7       	brpl	.-8      	; 0x2586 <DIO_enumTogglePinValue+0x76>
    258e:	84 27       	eor	r24, r20
    2590:	8c 93       	st	X, r24
    2592:	3d c0       	rjmp	.+122    	; 0x260e <DIO_enumTogglePinValue+0xfe>
		break ;
		case DIO_PORTB : TOG_BIT(PORTB_Register,Copy_u8PIN);
    2594:	a8 e3       	ldi	r26, 0x38	; 56
    2596:	b0 e0       	ldi	r27, 0x00	; 0
    2598:	e8 e3       	ldi	r30, 0x38	; 56
    259a:	f0 e0       	ldi	r31, 0x00	; 0
    259c:	80 81       	ld	r24, Z
    259e:	48 2f       	mov	r20, r24
    25a0:	8b 81       	ldd	r24, Y+3	; 0x03
    25a2:	28 2f       	mov	r18, r24
    25a4:	30 e0       	ldi	r19, 0x00	; 0
    25a6:	81 e0       	ldi	r24, 0x01	; 1
    25a8:	90 e0       	ldi	r25, 0x00	; 0
    25aa:	02 2e       	mov	r0, r18
    25ac:	02 c0       	rjmp	.+4      	; 0x25b2 <DIO_enumTogglePinValue+0xa2>
    25ae:	88 0f       	add	r24, r24
    25b0:	99 1f       	adc	r25, r25
    25b2:	0a 94       	dec	r0
    25b4:	e2 f7       	brpl	.-8      	; 0x25ae <DIO_enumTogglePinValue+0x9e>
    25b6:	84 27       	eor	r24, r20
    25b8:	8c 93       	st	X, r24
    25ba:	29 c0       	rjmp	.+82     	; 0x260e <DIO_enumTogglePinValue+0xfe>
		break ;
		case DIO_PORTC : TOG_BIT(PORTC_Register,Copy_u8PIN);
    25bc:	a5 e3       	ldi	r26, 0x35	; 53
    25be:	b0 e0       	ldi	r27, 0x00	; 0
    25c0:	e5 e3       	ldi	r30, 0x35	; 53
    25c2:	f0 e0       	ldi	r31, 0x00	; 0
    25c4:	80 81       	ld	r24, Z
    25c6:	48 2f       	mov	r20, r24
    25c8:	8b 81       	ldd	r24, Y+3	; 0x03
    25ca:	28 2f       	mov	r18, r24
    25cc:	30 e0       	ldi	r19, 0x00	; 0
    25ce:	81 e0       	ldi	r24, 0x01	; 1
    25d0:	90 e0       	ldi	r25, 0x00	; 0
    25d2:	02 2e       	mov	r0, r18
    25d4:	02 c0       	rjmp	.+4      	; 0x25da <DIO_enumTogglePinValue+0xca>
    25d6:	88 0f       	add	r24, r24
    25d8:	99 1f       	adc	r25, r25
    25da:	0a 94       	dec	r0
    25dc:	e2 f7       	brpl	.-8      	; 0x25d6 <DIO_enumTogglePinValue+0xc6>
    25de:	84 27       	eor	r24, r20
    25e0:	8c 93       	st	X, r24
    25e2:	15 c0       	rjmp	.+42     	; 0x260e <DIO_enumTogglePinValue+0xfe>
		break ;
		case DIO_PORTD : TOG_BIT(PORTD_Register,Copy_u8PIN);
    25e4:	a2 e3       	ldi	r26, 0x32	; 50
    25e6:	b0 e0       	ldi	r27, 0x00	; 0
    25e8:	e2 e3       	ldi	r30, 0x32	; 50
    25ea:	f0 e0       	ldi	r31, 0x00	; 0
    25ec:	80 81       	ld	r24, Z
    25ee:	48 2f       	mov	r20, r24
    25f0:	8b 81       	ldd	r24, Y+3	; 0x03
    25f2:	28 2f       	mov	r18, r24
    25f4:	30 e0       	ldi	r19, 0x00	; 0
    25f6:	81 e0       	ldi	r24, 0x01	; 1
    25f8:	90 e0       	ldi	r25, 0x00	; 0
    25fa:	02 2e       	mov	r0, r18
    25fc:	02 c0       	rjmp	.+4      	; 0x2602 <DIO_enumTogglePinValue+0xf2>
    25fe:	88 0f       	add	r24, r24
    2600:	99 1f       	adc	r25, r25
    2602:	0a 94       	dec	r0
    2604:	e2 f7       	brpl	.-8      	; 0x25fe <DIO_enumTogglePinValue+0xee>
    2606:	84 27       	eor	r24, r20
    2608:	8c 93       	st	X, r24
    260a:	01 c0       	rjmp	.+2      	; 0x260e <DIO_enumTogglePinValue+0xfe>

	}
	else
	{
		/* in case of error in the Pin ID or PORT ID */
		LOC_enumState = DIO_NOK ;
    260c:	19 82       	std	Y+1, r1	; 0x01
	}

	return LOC_enumState;
    260e:	89 81       	ldd	r24, Y+1	; 0x01
}
    2610:	0f 90       	pop	r0
    2612:	0f 90       	pop	r0
    2614:	0f 90       	pop	r0
    2616:	0f 90       	pop	r0
    2618:	0f 90       	pop	r0
    261a:	cf 91       	pop	r28
    261c:	df 91       	pop	r29
    261e:	08 95       	ret

00002620 <DIO_enumConnectPullup>:


DIO_ErrorStatus DIO_enumConnectPullup (u8 Copy_u8PORT ,u8 Copy_u8PIN, u8 Copy_u8ConnectPullup)
{
    2620:	df 93       	push	r29
    2622:	cf 93       	push	r28
    2624:	00 d0       	rcall	.+0      	; 0x2626 <DIO_enumConnectPullup+0x6>
    2626:	00 d0       	rcall	.+0      	; 0x2628 <DIO_enumConnectPullup+0x8>
    2628:	00 d0       	rcall	.+0      	; 0x262a <DIO_enumConnectPullup+0xa>
    262a:	cd b7       	in	r28, 0x3d	; 61
    262c:	de b7       	in	r29, 0x3e	; 62
    262e:	8a 83       	std	Y+2, r24	; 0x02
    2630:	6b 83       	std	Y+3, r22	; 0x03
    2632:	4c 83       	std	Y+4, r20	; 0x04

	DIO_ErrorStatus LOC_enumState = DIO_OK ;
    2634:	81 e0       	ldi	r24, 0x01	; 1
    2636:	89 83       	std	Y+1, r24	; 0x01

	if ((Copy_u8PORT <= DIO_PORTD) && (Copy_u8PIN <= DIO_PIN7))
    2638:	8a 81       	ldd	r24, Y+2	; 0x02
    263a:	84 30       	cpi	r24, 0x04	; 4
    263c:	08 f0       	brcs	.+2      	; 0x2640 <DIO_enumConnectPullup+0x20>
    263e:	3e c1       	rjmp	.+636    	; 0x28bc <DIO_enumConnectPullup+0x29c>
    2640:	8b 81       	ldd	r24, Y+3	; 0x03
    2642:	88 30       	cpi	r24, 0x08	; 8
    2644:	08 f0       	brcs	.+2      	; 0x2648 <DIO_enumConnectPullup+0x28>
    2646:	3a c1       	rjmp	.+628    	; 0x28bc <DIO_enumConnectPullup+0x29c>
	{
		switch(Copy_u8PORT)
    2648:	8a 81       	ldd	r24, Y+2	; 0x02
    264a:	28 2f       	mov	r18, r24
    264c:	30 e0       	ldi	r19, 0x00	; 0
    264e:	3e 83       	std	Y+6, r19	; 0x06
    2650:	2d 83       	std	Y+5, r18	; 0x05
    2652:	8d 81       	ldd	r24, Y+5	; 0x05
    2654:	9e 81       	ldd	r25, Y+6	; 0x06
    2656:	81 30       	cpi	r24, 0x01	; 1
    2658:	91 05       	cpc	r25, r1
    265a:	09 f4       	brne	.+2      	; 0x265e <DIO_enumConnectPullup+0x3e>
    265c:	5d c0       	rjmp	.+186    	; 0x2718 <DIO_enumConnectPullup+0xf8>
    265e:	2d 81       	ldd	r18, Y+5	; 0x05
    2660:	3e 81       	ldd	r19, Y+6	; 0x06
    2662:	22 30       	cpi	r18, 0x02	; 2
    2664:	31 05       	cpc	r19, r1
    2666:	2c f4       	brge	.+10     	; 0x2672 <DIO_enumConnectPullup+0x52>
    2668:	8d 81       	ldd	r24, Y+5	; 0x05
    266a:	9e 81       	ldd	r25, Y+6	; 0x06
    266c:	00 97       	sbiw	r24, 0x00	; 0
    266e:	71 f0       	breq	.+28     	; 0x268c <DIO_enumConnectPullup+0x6c>
    2670:	26 c1       	rjmp	.+588    	; 0x28be <DIO_enumConnectPullup+0x29e>
    2672:	2d 81       	ldd	r18, Y+5	; 0x05
    2674:	3e 81       	ldd	r19, Y+6	; 0x06
    2676:	22 30       	cpi	r18, 0x02	; 2
    2678:	31 05       	cpc	r19, r1
    267a:	09 f4       	brne	.+2      	; 0x267e <DIO_enumConnectPullup+0x5e>
    267c:	93 c0       	rjmp	.+294    	; 0x27a4 <DIO_enumConnectPullup+0x184>
    267e:	8d 81       	ldd	r24, Y+5	; 0x05
    2680:	9e 81       	ldd	r25, Y+6	; 0x06
    2682:	83 30       	cpi	r24, 0x03	; 3
    2684:	91 05       	cpc	r25, r1
    2686:	09 f4       	brne	.+2      	; 0x268a <DIO_enumConnectPullup+0x6a>
    2688:	d3 c0       	rjmp	.+422    	; 0x2830 <DIO_enumConnectPullup+0x210>
    268a:	19 c1       	rjmp	.+562    	; 0x28be <DIO_enumConnectPullup+0x29e>
		{
		/* Connect or disconnect the pull up resistance to the given pin in port A */
		case DIO_PORTA:
			if(Copy_u8ConnectPullup==DIO_PIN_HIGH)
    268c:	8c 81       	ldd	r24, Y+4	; 0x04
    268e:	81 30       	cpi	r24, 0x01	; 1
    2690:	71 f5       	brne	.+92     	; 0x26ee <DIO_enumConnectPullup+0xce>
			{
				CLR_BIT(SFIOR,PUD);
    2692:	a0 e5       	ldi	r26, 0x50	; 80
    2694:	b0 e0       	ldi	r27, 0x00	; 0
    2696:	e0 e5       	ldi	r30, 0x50	; 80
    2698:	f0 e0       	ldi	r31, 0x00	; 0
    269a:	80 81       	ld	r24, Z
    269c:	8b 7f       	andi	r24, 0xFB	; 251
    269e:	8c 93       	st	X, r24
				CLR_BIT(DDRA_Register,Copy_u8PIN);
    26a0:	aa e3       	ldi	r26, 0x3A	; 58
    26a2:	b0 e0       	ldi	r27, 0x00	; 0
    26a4:	ea e3       	ldi	r30, 0x3A	; 58
    26a6:	f0 e0       	ldi	r31, 0x00	; 0
    26a8:	80 81       	ld	r24, Z
    26aa:	48 2f       	mov	r20, r24
    26ac:	8b 81       	ldd	r24, Y+3	; 0x03
    26ae:	28 2f       	mov	r18, r24
    26b0:	30 e0       	ldi	r19, 0x00	; 0
    26b2:	81 e0       	ldi	r24, 0x01	; 1
    26b4:	90 e0       	ldi	r25, 0x00	; 0
    26b6:	02 c0       	rjmp	.+4      	; 0x26bc <DIO_enumConnectPullup+0x9c>
    26b8:	88 0f       	add	r24, r24
    26ba:	99 1f       	adc	r25, r25
    26bc:	2a 95       	dec	r18
    26be:	e2 f7       	brpl	.-8      	; 0x26b8 <DIO_enumConnectPullup+0x98>
    26c0:	80 95       	com	r24
    26c2:	84 23       	and	r24, r20
    26c4:	8c 93       	st	X, r24
				SET_BIT(PORTA_Register,Copy_u8PIN);
    26c6:	ab e3       	ldi	r26, 0x3B	; 59
    26c8:	b0 e0       	ldi	r27, 0x00	; 0
    26ca:	eb e3       	ldi	r30, 0x3B	; 59
    26cc:	f0 e0       	ldi	r31, 0x00	; 0
    26ce:	80 81       	ld	r24, Z
    26d0:	48 2f       	mov	r20, r24
    26d2:	8b 81       	ldd	r24, Y+3	; 0x03
    26d4:	28 2f       	mov	r18, r24
    26d6:	30 e0       	ldi	r19, 0x00	; 0
    26d8:	81 e0       	ldi	r24, 0x01	; 1
    26da:	90 e0       	ldi	r25, 0x00	; 0
    26dc:	02 2e       	mov	r0, r18
    26de:	02 c0       	rjmp	.+4      	; 0x26e4 <DIO_enumConnectPullup+0xc4>
    26e0:	88 0f       	add	r24, r24
    26e2:	99 1f       	adc	r25, r25
    26e4:	0a 94       	dec	r0
    26e6:	e2 f7       	brpl	.-8      	; 0x26e0 <DIO_enumConnectPullup+0xc0>
    26e8:	84 2b       	or	r24, r20
    26ea:	8c 93       	st	X, r24
    26ec:	e8 c0       	rjmp	.+464    	; 0x28be <DIO_enumConnectPullup+0x29e>
			}
			else
			{
				CLR_BIT(PORTA_Register,Copy_u8PIN);
    26ee:	ab e3       	ldi	r26, 0x3B	; 59
    26f0:	b0 e0       	ldi	r27, 0x00	; 0
    26f2:	eb e3       	ldi	r30, 0x3B	; 59
    26f4:	f0 e0       	ldi	r31, 0x00	; 0
    26f6:	80 81       	ld	r24, Z
    26f8:	48 2f       	mov	r20, r24
    26fa:	8b 81       	ldd	r24, Y+3	; 0x03
    26fc:	28 2f       	mov	r18, r24
    26fe:	30 e0       	ldi	r19, 0x00	; 0
    2700:	81 e0       	ldi	r24, 0x01	; 1
    2702:	90 e0       	ldi	r25, 0x00	; 0
    2704:	02 2e       	mov	r0, r18
    2706:	02 c0       	rjmp	.+4      	; 0x270c <DIO_enumConnectPullup+0xec>
    2708:	88 0f       	add	r24, r24
    270a:	99 1f       	adc	r25, r25
    270c:	0a 94       	dec	r0
    270e:	e2 f7       	brpl	.-8      	; 0x2708 <DIO_enumConnectPullup+0xe8>
    2710:	80 95       	com	r24
    2712:	84 23       	and	r24, r20
    2714:	8c 93       	st	X, r24
    2716:	d3 c0       	rjmp	.+422    	; 0x28be <DIO_enumConnectPullup+0x29e>
			}
			break;
			/* Connect or disconnect the pull up resistance to the given pin in port B */
		case DIO_PORTB:
			if(Copy_u8ConnectPullup==DIO_PIN_HIGH)
    2718:	8c 81       	ldd	r24, Y+4	; 0x04
    271a:	81 30       	cpi	r24, 0x01	; 1
    271c:	71 f5       	brne	.+92     	; 0x277a <DIO_enumConnectPullup+0x15a>
			{
				CLR_BIT(SFIOR,PUD);
    271e:	a0 e5       	ldi	r26, 0x50	; 80
    2720:	b0 e0       	ldi	r27, 0x00	; 0
    2722:	e0 e5       	ldi	r30, 0x50	; 80
    2724:	f0 e0       	ldi	r31, 0x00	; 0
    2726:	80 81       	ld	r24, Z
    2728:	8b 7f       	andi	r24, 0xFB	; 251
    272a:	8c 93       	st	X, r24
				CLR_BIT(DDRB_Register,Copy_u8PIN);
    272c:	a7 e3       	ldi	r26, 0x37	; 55
    272e:	b0 e0       	ldi	r27, 0x00	; 0
    2730:	e7 e3       	ldi	r30, 0x37	; 55
    2732:	f0 e0       	ldi	r31, 0x00	; 0
    2734:	80 81       	ld	r24, Z
    2736:	48 2f       	mov	r20, r24
    2738:	8b 81       	ldd	r24, Y+3	; 0x03
    273a:	28 2f       	mov	r18, r24
    273c:	30 e0       	ldi	r19, 0x00	; 0
    273e:	81 e0       	ldi	r24, 0x01	; 1
    2740:	90 e0       	ldi	r25, 0x00	; 0
    2742:	02 c0       	rjmp	.+4      	; 0x2748 <DIO_enumConnectPullup+0x128>
    2744:	88 0f       	add	r24, r24
    2746:	99 1f       	adc	r25, r25
    2748:	2a 95       	dec	r18
    274a:	e2 f7       	brpl	.-8      	; 0x2744 <DIO_enumConnectPullup+0x124>
    274c:	80 95       	com	r24
    274e:	84 23       	and	r24, r20
    2750:	8c 93       	st	X, r24
				SET_BIT(PORTB_Register,Copy_u8PIN);
    2752:	a8 e3       	ldi	r26, 0x38	; 56
    2754:	b0 e0       	ldi	r27, 0x00	; 0
    2756:	e8 e3       	ldi	r30, 0x38	; 56
    2758:	f0 e0       	ldi	r31, 0x00	; 0
    275a:	80 81       	ld	r24, Z
    275c:	48 2f       	mov	r20, r24
    275e:	8b 81       	ldd	r24, Y+3	; 0x03
    2760:	28 2f       	mov	r18, r24
    2762:	30 e0       	ldi	r19, 0x00	; 0
    2764:	81 e0       	ldi	r24, 0x01	; 1
    2766:	90 e0       	ldi	r25, 0x00	; 0
    2768:	02 2e       	mov	r0, r18
    276a:	02 c0       	rjmp	.+4      	; 0x2770 <DIO_enumConnectPullup+0x150>
    276c:	88 0f       	add	r24, r24
    276e:	99 1f       	adc	r25, r25
    2770:	0a 94       	dec	r0
    2772:	e2 f7       	brpl	.-8      	; 0x276c <DIO_enumConnectPullup+0x14c>
    2774:	84 2b       	or	r24, r20
    2776:	8c 93       	st	X, r24
    2778:	a2 c0       	rjmp	.+324    	; 0x28be <DIO_enumConnectPullup+0x29e>
			}
			else
			{
				CLR_BIT(PORTB_Register,Copy_u8PIN);
    277a:	a8 e3       	ldi	r26, 0x38	; 56
    277c:	b0 e0       	ldi	r27, 0x00	; 0
    277e:	e8 e3       	ldi	r30, 0x38	; 56
    2780:	f0 e0       	ldi	r31, 0x00	; 0
    2782:	80 81       	ld	r24, Z
    2784:	48 2f       	mov	r20, r24
    2786:	8b 81       	ldd	r24, Y+3	; 0x03
    2788:	28 2f       	mov	r18, r24
    278a:	30 e0       	ldi	r19, 0x00	; 0
    278c:	81 e0       	ldi	r24, 0x01	; 1
    278e:	90 e0       	ldi	r25, 0x00	; 0
    2790:	02 2e       	mov	r0, r18
    2792:	02 c0       	rjmp	.+4      	; 0x2798 <DIO_enumConnectPullup+0x178>
    2794:	88 0f       	add	r24, r24
    2796:	99 1f       	adc	r25, r25
    2798:	0a 94       	dec	r0
    279a:	e2 f7       	brpl	.-8      	; 0x2794 <DIO_enumConnectPullup+0x174>
    279c:	80 95       	com	r24
    279e:	84 23       	and	r24, r20
    27a0:	8c 93       	st	X, r24
    27a2:	8d c0       	rjmp	.+282    	; 0x28be <DIO_enumConnectPullup+0x29e>
			}
			break;
			/* Connect or disconnect the pull up resistance to the given pin in port C */
		case DIO_PORTC:
			if(Copy_u8ConnectPullup==DIO_PIN_HIGH)
    27a4:	8c 81       	ldd	r24, Y+4	; 0x04
    27a6:	81 30       	cpi	r24, 0x01	; 1
    27a8:	71 f5       	brne	.+92     	; 0x2806 <DIO_enumConnectPullup+0x1e6>
			{
				CLR_BIT(SFIOR,PUD);
    27aa:	a0 e5       	ldi	r26, 0x50	; 80
    27ac:	b0 e0       	ldi	r27, 0x00	; 0
    27ae:	e0 e5       	ldi	r30, 0x50	; 80
    27b0:	f0 e0       	ldi	r31, 0x00	; 0
    27b2:	80 81       	ld	r24, Z
    27b4:	8b 7f       	andi	r24, 0xFB	; 251
    27b6:	8c 93       	st	X, r24
				CLR_BIT(DDRC_Register,Copy_u8PIN);
    27b8:	a4 e3       	ldi	r26, 0x34	; 52
    27ba:	b0 e0       	ldi	r27, 0x00	; 0
    27bc:	e4 e3       	ldi	r30, 0x34	; 52
    27be:	f0 e0       	ldi	r31, 0x00	; 0
    27c0:	80 81       	ld	r24, Z
    27c2:	48 2f       	mov	r20, r24
    27c4:	8b 81       	ldd	r24, Y+3	; 0x03
    27c6:	28 2f       	mov	r18, r24
    27c8:	30 e0       	ldi	r19, 0x00	; 0
    27ca:	81 e0       	ldi	r24, 0x01	; 1
    27cc:	90 e0       	ldi	r25, 0x00	; 0
    27ce:	02 c0       	rjmp	.+4      	; 0x27d4 <DIO_enumConnectPullup+0x1b4>
    27d0:	88 0f       	add	r24, r24
    27d2:	99 1f       	adc	r25, r25
    27d4:	2a 95       	dec	r18
    27d6:	e2 f7       	brpl	.-8      	; 0x27d0 <DIO_enumConnectPullup+0x1b0>
    27d8:	80 95       	com	r24
    27da:	84 23       	and	r24, r20
    27dc:	8c 93       	st	X, r24
				SET_BIT(PORTC_Register,Copy_u8PIN);
    27de:	a5 e3       	ldi	r26, 0x35	; 53
    27e0:	b0 e0       	ldi	r27, 0x00	; 0
    27e2:	e5 e3       	ldi	r30, 0x35	; 53
    27e4:	f0 e0       	ldi	r31, 0x00	; 0
    27e6:	80 81       	ld	r24, Z
    27e8:	48 2f       	mov	r20, r24
    27ea:	8b 81       	ldd	r24, Y+3	; 0x03
    27ec:	28 2f       	mov	r18, r24
    27ee:	30 e0       	ldi	r19, 0x00	; 0
    27f0:	81 e0       	ldi	r24, 0x01	; 1
    27f2:	90 e0       	ldi	r25, 0x00	; 0
    27f4:	02 2e       	mov	r0, r18
    27f6:	02 c0       	rjmp	.+4      	; 0x27fc <DIO_enumConnectPullup+0x1dc>
    27f8:	88 0f       	add	r24, r24
    27fa:	99 1f       	adc	r25, r25
    27fc:	0a 94       	dec	r0
    27fe:	e2 f7       	brpl	.-8      	; 0x27f8 <DIO_enumConnectPullup+0x1d8>
    2800:	84 2b       	or	r24, r20
    2802:	8c 93       	st	X, r24
    2804:	5c c0       	rjmp	.+184    	; 0x28be <DIO_enumConnectPullup+0x29e>
			}
			else
			{
				CLR_BIT(PORTC_Register,Copy_u8PIN);
    2806:	a5 e3       	ldi	r26, 0x35	; 53
    2808:	b0 e0       	ldi	r27, 0x00	; 0
    280a:	e5 e3       	ldi	r30, 0x35	; 53
    280c:	f0 e0       	ldi	r31, 0x00	; 0
    280e:	80 81       	ld	r24, Z
    2810:	48 2f       	mov	r20, r24
    2812:	8b 81       	ldd	r24, Y+3	; 0x03
    2814:	28 2f       	mov	r18, r24
    2816:	30 e0       	ldi	r19, 0x00	; 0
    2818:	81 e0       	ldi	r24, 0x01	; 1
    281a:	90 e0       	ldi	r25, 0x00	; 0
    281c:	02 2e       	mov	r0, r18
    281e:	02 c0       	rjmp	.+4      	; 0x2824 <DIO_enumConnectPullup+0x204>
    2820:	88 0f       	add	r24, r24
    2822:	99 1f       	adc	r25, r25
    2824:	0a 94       	dec	r0
    2826:	e2 f7       	brpl	.-8      	; 0x2820 <DIO_enumConnectPullup+0x200>
    2828:	80 95       	com	r24
    282a:	84 23       	and	r24, r20
    282c:	8c 93       	st	X, r24
    282e:	47 c0       	rjmp	.+142    	; 0x28be <DIO_enumConnectPullup+0x29e>
			}
			break;
			/* Connect or disconnect the pull up resistance to the given pin in port D */
		case DIO_PORTD:
			if(Copy_u8ConnectPullup==DIO_PIN_HIGH)
    2830:	8c 81       	ldd	r24, Y+4	; 0x04
    2832:	81 30       	cpi	r24, 0x01	; 1
    2834:	71 f5       	brne	.+92     	; 0x2892 <DIO_enumConnectPullup+0x272>
			{
				CLR_BIT(SFIOR,PUD);
    2836:	a0 e5       	ldi	r26, 0x50	; 80
    2838:	b0 e0       	ldi	r27, 0x00	; 0
    283a:	e0 e5       	ldi	r30, 0x50	; 80
    283c:	f0 e0       	ldi	r31, 0x00	; 0
    283e:	80 81       	ld	r24, Z
    2840:	8b 7f       	andi	r24, 0xFB	; 251
    2842:	8c 93       	st	X, r24
				CLR_BIT(DDRD_Register,Copy_u8PIN);
    2844:	a1 e3       	ldi	r26, 0x31	; 49
    2846:	b0 e0       	ldi	r27, 0x00	; 0
    2848:	e1 e3       	ldi	r30, 0x31	; 49
    284a:	f0 e0       	ldi	r31, 0x00	; 0
    284c:	80 81       	ld	r24, Z
    284e:	48 2f       	mov	r20, r24
    2850:	8b 81       	ldd	r24, Y+3	; 0x03
    2852:	28 2f       	mov	r18, r24
    2854:	30 e0       	ldi	r19, 0x00	; 0
    2856:	81 e0       	ldi	r24, 0x01	; 1
    2858:	90 e0       	ldi	r25, 0x00	; 0
    285a:	02 c0       	rjmp	.+4      	; 0x2860 <DIO_enumConnectPullup+0x240>
    285c:	88 0f       	add	r24, r24
    285e:	99 1f       	adc	r25, r25
    2860:	2a 95       	dec	r18
    2862:	e2 f7       	brpl	.-8      	; 0x285c <DIO_enumConnectPullup+0x23c>
    2864:	80 95       	com	r24
    2866:	84 23       	and	r24, r20
    2868:	8c 93       	st	X, r24
				SET_BIT(PORTD_Register,Copy_u8PIN);
    286a:	a2 e3       	ldi	r26, 0x32	; 50
    286c:	b0 e0       	ldi	r27, 0x00	; 0
    286e:	e2 e3       	ldi	r30, 0x32	; 50
    2870:	f0 e0       	ldi	r31, 0x00	; 0
    2872:	80 81       	ld	r24, Z
    2874:	48 2f       	mov	r20, r24
    2876:	8b 81       	ldd	r24, Y+3	; 0x03
    2878:	28 2f       	mov	r18, r24
    287a:	30 e0       	ldi	r19, 0x00	; 0
    287c:	81 e0       	ldi	r24, 0x01	; 1
    287e:	90 e0       	ldi	r25, 0x00	; 0
    2880:	02 2e       	mov	r0, r18
    2882:	02 c0       	rjmp	.+4      	; 0x2888 <DIO_enumConnectPullup+0x268>
    2884:	88 0f       	add	r24, r24
    2886:	99 1f       	adc	r25, r25
    2888:	0a 94       	dec	r0
    288a:	e2 f7       	brpl	.-8      	; 0x2884 <DIO_enumConnectPullup+0x264>
    288c:	84 2b       	or	r24, r20
    288e:	8c 93       	st	X, r24
    2890:	16 c0       	rjmp	.+44     	; 0x28be <DIO_enumConnectPullup+0x29e>
			}
			else
			{
				CLR_BIT(PORTD_Register,Copy_u8PIN);
    2892:	a2 e3       	ldi	r26, 0x32	; 50
    2894:	b0 e0       	ldi	r27, 0x00	; 0
    2896:	e2 e3       	ldi	r30, 0x32	; 50
    2898:	f0 e0       	ldi	r31, 0x00	; 0
    289a:	80 81       	ld	r24, Z
    289c:	48 2f       	mov	r20, r24
    289e:	8b 81       	ldd	r24, Y+3	; 0x03
    28a0:	28 2f       	mov	r18, r24
    28a2:	30 e0       	ldi	r19, 0x00	; 0
    28a4:	81 e0       	ldi	r24, 0x01	; 1
    28a6:	90 e0       	ldi	r25, 0x00	; 0
    28a8:	02 2e       	mov	r0, r18
    28aa:	02 c0       	rjmp	.+4      	; 0x28b0 <DIO_enumConnectPullup+0x290>
    28ac:	88 0f       	add	r24, r24
    28ae:	99 1f       	adc	r25, r25
    28b0:	0a 94       	dec	r0
    28b2:	e2 f7       	brpl	.-8      	; 0x28ac <DIO_enumConnectPullup+0x28c>
    28b4:	80 95       	com	r24
    28b6:	84 23       	and	r24, r20
    28b8:	8c 93       	st	X, r24
    28ba:	01 c0       	rjmp	.+2      	; 0x28be <DIO_enumConnectPullup+0x29e>
		}
	}

	else
	{
		LOC_enumState = DIO_NOK ;
    28bc:	19 82       	std	Y+1, r1	; 0x01
	}

	return LOC_enumState ;
    28be:	89 81       	ldd	r24, Y+1	; 0x01


}
    28c0:	26 96       	adiw	r28, 0x06	; 6
    28c2:	0f b6       	in	r0, 0x3f	; 63
    28c4:	f8 94       	cli
    28c6:	de bf       	out	0x3e, r29	; 62
    28c8:	0f be       	out	0x3f, r0	; 63
    28ca:	cd bf       	out	0x3d, r28	; 61
    28cc:	cf 91       	pop	r28
    28ce:	df 91       	pop	r29
    28d0:	08 95       	ret

000028d2 <DIO_voidWriteHighNibbles>:




DIO_ErrorStatus DIO_voidWriteHighNibbles(u8 Copy_u8PORT,u8 Copy_u8value)
{
    28d2:	df 93       	push	r29
    28d4:	cf 93       	push	r28
    28d6:	00 d0       	rcall	.+0      	; 0x28d8 <DIO_voidWriteHighNibbles+0x6>
    28d8:	00 d0       	rcall	.+0      	; 0x28da <DIO_voidWriteHighNibbles+0x8>
    28da:	0f 92       	push	r0
    28dc:	cd b7       	in	r28, 0x3d	; 61
    28de:	de b7       	in	r29, 0x3e	; 62
    28e0:	8a 83       	std	Y+2, r24	; 0x02
    28e2:	6b 83       	std	Y+3, r22	; 0x03

	DIO_ErrorStatus LOC_enumState = DIO_OK ;
    28e4:	81 e0       	ldi	r24, 0x01	; 1
    28e6:	89 83       	std	Y+1, r24	; 0x01

	if ( (Copy_u8PORT <= DIO_PORTD))
    28e8:	8a 81       	ldd	r24, Y+2	; 0x02
    28ea:	84 30       	cpi	r24, 0x04	; 4
    28ec:	08 f0       	brcs	.+2      	; 0x28f0 <DIO_voidWriteHighNibbles+0x1e>
    28ee:	63 c0       	rjmp	.+198    	; 0x29b6 <DIO_voidWriteHighNibbles+0xe4>
	{
		Copy_u8value = (Copy_u8value<<4) ;
    28f0:	8b 81       	ldd	r24, Y+3	; 0x03
    28f2:	82 95       	swap	r24
    28f4:	80 7f       	andi	r24, 0xF0	; 240
    28f6:	8b 83       	std	Y+3, r24	; 0x03
		switch(Copy_u8PORT)
    28f8:	8a 81       	ldd	r24, Y+2	; 0x02
    28fa:	28 2f       	mov	r18, r24
    28fc:	30 e0       	ldi	r19, 0x00	; 0
    28fe:	3d 83       	std	Y+5, r19	; 0x05
    2900:	2c 83       	std	Y+4, r18	; 0x04
    2902:	8c 81       	ldd	r24, Y+4	; 0x04
    2904:	9d 81       	ldd	r25, Y+5	; 0x05
    2906:	81 30       	cpi	r24, 0x01	; 1
    2908:	91 05       	cpc	r25, r1
    290a:	29 f1       	breq	.+74     	; 0x2956 <DIO_voidWriteHighNibbles+0x84>
    290c:	2c 81       	ldd	r18, Y+4	; 0x04
    290e:	3d 81       	ldd	r19, Y+5	; 0x05
    2910:	22 30       	cpi	r18, 0x02	; 2
    2912:	31 05       	cpc	r19, r1
    2914:	2c f4       	brge	.+10     	; 0x2920 <DIO_voidWriteHighNibbles+0x4e>
    2916:	8c 81       	ldd	r24, Y+4	; 0x04
    2918:	9d 81       	ldd	r25, Y+5	; 0x05
    291a:	00 97       	sbiw	r24, 0x00	; 0
    291c:	61 f0       	breq	.+24     	; 0x2936 <DIO_voidWriteHighNibbles+0x64>
    291e:	4c c0       	rjmp	.+152    	; 0x29b8 <DIO_voidWriteHighNibbles+0xe6>
    2920:	2c 81       	ldd	r18, Y+4	; 0x04
    2922:	3d 81       	ldd	r19, Y+5	; 0x05
    2924:	22 30       	cpi	r18, 0x02	; 2
    2926:	31 05       	cpc	r19, r1
    2928:	31 f1       	breq	.+76     	; 0x2976 <DIO_voidWriteHighNibbles+0xa4>
    292a:	8c 81       	ldd	r24, Y+4	; 0x04
    292c:	9d 81       	ldd	r25, Y+5	; 0x05
    292e:	83 30       	cpi	r24, 0x03	; 3
    2930:	91 05       	cpc	r25, r1
    2932:	89 f1       	breq	.+98     	; 0x2996 <DIO_voidWriteHighNibbles+0xc4>
    2934:	41 c0       	rjmp	.+130    	; 0x29b8 <DIO_voidWriteHighNibbles+0xe6>
		{
		case DIO_PORTA :
			PORTA_Register&=0x0f;                   // make sure the high bits = 0000
    2936:	ab e3       	ldi	r26, 0x3B	; 59
    2938:	b0 e0       	ldi	r27, 0x00	; 0
    293a:	eb e3       	ldi	r30, 0x3B	; 59
    293c:	f0 e0       	ldi	r31, 0x00	; 0
    293e:	80 81       	ld	r24, Z
    2940:	8f 70       	andi	r24, 0x0F	; 15
    2942:	8c 93       	st	X, r24
			PORTA_Register|=Copy_u8value;			//Set only the high nibble of the port A by the given value
    2944:	ab e3       	ldi	r26, 0x3B	; 59
    2946:	b0 e0       	ldi	r27, 0x00	; 0
    2948:	eb e3       	ldi	r30, 0x3B	; 59
    294a:	f0 e0       	ldi	r31, 0x00	; 0
    294c:	90 81       	ld	r25, Z
    294e:	8b 81       	ldd	r24, Y+3	; 0x03
    2950:	89 2b       	or	r24, r25
    2952:	8c 93       	st	X, r24
    2954:	31 c0       	rjmp	.+98     	; 0x29b8 <DIO_voidWriteHighNibbles+0xe6>
			break ;
		case DIO_PORTB:
			PORTB_Register&=0x0f;                 //Set only the high nibble of the port B by the given value
    2956:	a8 e3       	ldi	r26, 0x38	; 56
    2958:	b0 e0       	ldi	r27, 0x00	; 0
    295a:	e8 e3       	ldi	r30, 0x38	; 56
    295c:	f0 e0       	ldi	r31, 0x00	; 0
    295e:	80 81       	ld	r24, Z
    2960:	8f 70       	andi	r24, 0x0F	; 15
    2962:	8c 93       	st	X, r24
			PORTB_Register|=Copy_u8value;
    2964:	a8 e3       	ldi	r26, 0x38	; 56
    2966:	b0 e0       	ldi	r27, 0x00	; 0
    2968:	e8 e3       	ldi	r30, 0x38	; 56
    296a:	f0 e0       	ldi	r31, 0x00	; 0
    296c:	90 81       	ld	r25, Z
    296e:	8b 81       	ldd	r24, Y+3	; 0x03
    2970:	89 2b       	or	r24, r25
    2972:	8c 93       	st	X, r24
    2974:	21 c0       	rjmp	.+66     	; 0x29b8 <DIO_voidWriteHighNibbles+0xe6>
			break ;
		case DIO_PORTC :
			PORTC_Register&=0x0f;                 //Set only the high nibble of the port C by the given value
    2976:	a5 e3       	ldi	r26, 0x35	; 53
    2978:	b0 e0       	ldi	r27, 0x00	; 0
    297a:	e5 e3       	ldi	r30, 0x35	; 53
    297c:	f0 e0       	ldi	r31, 0x00	; 0
    297e:	80 81       	ld	r24, Z
    2980:	8f 70       	andi	r24, 0x0F	; 15
    2982:	8c 93       	st	X, r24
			PORTC_Register|=Copy_u8value;
    2984:	a5 e3       	ldi	r26, 0x35	; 53
    2986:	b0 e0       	ldi	r27, 0x00	; 0
    2988:	e5 e3       	ldi	r30, 0x35	; 53
    298a:	f0 e0       	ldi	r31, 0x00	; 0
    298c:	90 81       	ld	r25, Z
    298e:	8b 81       	ldd	r24, Y+3	; 0x03
    2990:	89 2b       	or	r24, r25
    2992:	8c 93       	st	X, r24
    2994:	11 c0       	rjmp	.+34     	; 0x29b8 <DIO_voidWriteHighNibbles+0xe6>
			break ;
		case DIO_PORTD:
			PORTD_Register&=0x0f;                 //Set only the high nibble of the port D by the given value
    2996:	a2 e3       	ldi	r26, 0x32	; 50
    2998:	b0 e0       	ldi	r27, 0x00	; 0
    299a:	e2 e3       	ldi	r30, 0x32	; 50
    299c:	f0 e0       	ldi	r31, 0x00	; 0
    299e:	80 81       	ld	r24, Z
    29a0:	8f 70       	andi	r24, 0x0F	; 15
    29a2:	8c 93       	st	X, r24
			PORTD_Register|=Copy_u8value;
    29a4:	a2 e3       	ldi	r26, 0x32	; 50
    29a6:	b0 e0       	ldi	r27, 0x00	; 0
    29a8:	e2 e3       	ldi	r30, 0x32	; 50
    29aa:	f0 e0       	ldi	r31, 0x00	; 0
    29ac:	90 81       	ld	r25, Z
    29ae:	8b 81       	ldd	r24, Y+3	; 0x03
    29b0:	89 2b       	or	r24, r25
    29b2:	8c 93       	st	X, r24
    29b4:	01 c0       	rjmp	.+2      	; 0x29b8 <DIO_voidWriteHighNibbles+0xe6>

		}
	}
	else
	{
		LOC_enumState = DIO_NOK;
    29b6:	19 82       	std	Y+1, r1	; 0x01
	}

	return LOC_enumState ;
    29b8:	89 81       	ldd	r24, Y+1	; 0x01

}
    29ba:	0f 90       	pop	r0
    29bc:	0f 90       	pop	r0
    29be:	0f 90       	pop	r0
    29c0:	0f 90       	pop	r0
    29c2:	0f 90       	pop	r0
    29c4:	cf 91       	pop	r28
    29c6:	df 91       	pop	r29
    29c8:	08 95       	ret

000029ca <DIO_enumSetPortDirection>:


DIO_ErrorStatus DIO_enumSetPortDirection   (u8 Copy_u8PORT , u8 Copy_u8Direction )
{
    29ca:	df 93       	push	r29
    29cc:	cf 93       	push	r28
    29ce:	00 d0       	rcall	.+0      	; 0x29d0 <DIO_enumSetPortDirection+0x6>
    29d0:	00 d0       	rcall	.+0      	; 0x29d2 <DIO_enumSetPortDirection+0x8>
    29d2:	0f 92       	push	r0
    29d4:	cd b7       	in	r28, 0x3d	; 61
    29d6:	de b7       	in	r29, 0x3e	; 62
    29d8:	8a 83       	std	Y+2, r24	; 0x02
    29da:	6b 83       	std	Y+3, r22	; 0x03

	DIO_ErrorStatus LOC_enumState = DIO_OK ;
    29dc:	81 e0       	ldi	r24, 0x01	; 1
    29de:	89 83       	std	Y+1, r24	; 0x01

	if ( (Copy_u8PORT <= DIO_PORTD) )
    29e0:	8a 81       	ldd	r24, Y+2	; 0x02
    29e2:	84 30       	cpi	r24, 0x04	; 4
    29e4:	a8 f5       	brcc	.+106    	; 0x2a50 <DIO_enumSetPortDirection+0x86>
	{
		/* Check on the Required PORT Number */
		switch (Copy_u8PORT)
    29e6:	8a 81       	ldd	r24, Y+2	; 0x02
    29e8:	28 2f       	mov	r18, r24
    29ea:	30 e0       	ldi	r19, 0x00	; 0
    29ec:	3d 83       	std	Y+5, r19	; 0x05
    29ee:	2c 83       	std	Y+4, r18	; 0x04
    29f0:	8c 81       	ldd	r24, Y+4	; 0x04
    29f2:	9d 81       	ldd	r25, Y+5	; 0x05
    29f4:	81 30       	cpi	r24, 0x01	; 1
    29f6:	91 05       	cpc	r25, r1
    29f8:	d1 f0       	breq	.+52     	; 0x2a2e <DIO_enumSetPortDirection+0x64>
    29fa:	2c 81       	ldd	r18, Y+4	; 0x04
    29fc:	3d 81       	ldd	r19, Y+5	; 0x05
    29fe:	22 30       	cpi	r18, 0x02	; 2
    2a00:	31 05       	cpc	r19, r1
    2a02:	2c f4       	brge	.+10     	; 0x2a0e <DIO_enumSetPortDirection+0x44>
    2a04:	8c 81       	ldd	r24, Y+4	; 0x04
    2a06:	9d 81       	ldd	r25, Y+5	; 0x05
    2a08:	00 97       	sbiw	r24, 0x00	; 0
    2a0a:	61 f0       	breq	.+24     	; 0x2a24 <DIO_enumSetPortDirection+0x5a>
    2a0c:	1f c0       	rjmp	.+62     	; 0x2a4c <DIO_enumSetPortDirection+0x82>
    2a0e:	2c 81       	ldd	r18, Y+4	; 0x04
    2a10:	3d 81       	ldd	r19, Y+5	; 0x05
    2a12:	22 30       	cpi	r18, 0x02	; 2
    2a14:	31 05       	cpc	r19, r1
    2a16:	81 f0       	breq	.+32     	; 0x2a38 <DIO_enumSetPortDirection+0x6e>
    2a18:	8c 81       	ldd	r24, Y+4	; 0x04
    2a1a:	9d 81       	ldd	r25, Y+5	; 0x05
    2a1c:	83 30       	cpi	r24, 0x03	; 3
    2a1e:	91 05       	cpc	r25, r1
    2a20:	81 f0       	breq	.+32     	; 0x2a42 <DIO_enumSetPortDirection+0x78>
    2a22:	14 c0       	rjmp	.+40     	; 0x2a4c <DIO_enumSetPortDirection+0x82>
		{
		case     DIO_PORTA: DDRA_Register = Copy_u8Direction; break;
    2a24:	ea e3       	ldi	r30, 0x3A	; 58
    2a26:	f0 e0       	ldi	r31, 0x00	; 0
    2a28:	8b 81       	ldd	r24, Y+3	; 0x03
    2a2a:	80 83       	st	Z, r24
    2a2c:	12 c0       	rjmp	.+36     	; 0x2a52 <DIO_enumSetPortDirection+0x88>
		case     DIO_PORTB: DDRB_Register = Copy_u8Direction; break;
    2a2e:	e7 e3       	ldi	r30, 0x37	; 55
    2a30:	f0 e0       	ldi	r31, 0x00	; 0
    2a32:	8b 81       	ldd	r24, Y+3	; 0x03
    2a34:	80 83       	st	Z, r24
    2a36:	0d c0       	rjmp	.+26     	; 0x2a52 <DIO_enumSetPortDirection+0x88>
		case     DIO_PORTC: DDRC_Register = Copy_u8Direction; break;
    2a38:	e4 e3       	ldi	r30, 0x34	; 52
    2a3a:	f0 e0       	ldi	r31, 0x00	; 0
    2a3c:	8b 81       	ldd	r24, Y+3	; 0x03
    2a3e:	80 83       	st	Z, r24
    2a40:	08 c0       	rjmp	.+16     	; 0x2a52 <DIO_enumSetPortDirection+0x88>
		case     DIO_PORTD: DDRD_Register = Copy_u8Direction; break;
    2a42:	e1 e3       	ldi	r30, 0x31	; 49
    2a44:	f0 e0       	ldi	r31, 0x00	; 0
    2a46:	8b 81       	ldd	r24, Y+3	; 0x03
    2a48:	80 83       	st	Z, r24
    2a4a:	03 c0       	rjmp	.+6      	; 0x2a52 <DIO_enumSetPortDirection+0x88>
		default: LOC_enumState =  DIO_NOK;    break;
    2a4c:	19 82       	std	Y+1, r1	; 0x01
    2a4e:	01 c0       	rjmp	.+2      	; 0x2a52 <DIO_enumSetPortDirection+0x88>
		}
	}
	else
	{
		LOC_enumState = DIO_NOK;
    2a50:	19 82       	std	Y+1, r1	; 0x01
	}
	return LOC_enumState ;
    2a52:	89 81       	ldd	r24, Y+1	; 0x01
}
    2a54:	0f 90       	pop	r0
    2a56:	0f 90       	pop	r0
    2a58:	0f 90       	pop	r0
    2a5a:	0f 90       	pop	r0
    2a5c:	0f 90       	pop	r0
    2a5e:	cf 91       	pop	r28
    2a60:	df 91       	pop	r29
    2a62:	08 95       	ret

00002a64 <DIO_enumSetPortValue>:


DIO_ErrorStatus DIO_enumSetPortValue       (u8 Copy_u8PORT , u8 Copy_u8Value )
{
    2a64:	df 93       	push	r29
    2a66:	cf 93       	push	r28
    2a68:	00 d0       	rcall	.+0      	; 0x2a6a <DIO_enumSetPortValue+0x6>
    2a6a:	00 d0       	rcall	.+0      	; 0x2a6c <DIO_enumSetPortValue+0x8>
    2a6c:	0f 92       	push	r0
    2a6e:	cd b7       	in	r28, 0x3d	; 61
    2a70:	de b7       	in	r29, 0x3e	; 62
    2a72:	8a 83       	std	Y+2, r24	; 0x02
    2a74:	6b 83       	std	Y+3, r22	; 0x03

	DIO_ErrorStatus LOC_enumState = DIO_OK ;
    2a76:	81 e0       	ldi	r24, 0x01	; 1
    2a78:	89 83       	std	Y+1, r24	; 0x01

	if ( (Copy_u8PORT <= DIO_PORTD) && ( (Copy_u8Value<=255) || (Copy_u8Value==DIO_PORT_LOW) || (Copy_u8Value==DIO_PORT_HIGH) ) )
    2a7a:	8a 81       	ldd	r24, Y+2	; 0x02
    2a7c:	84 30       	cpi	r24, 0x04	; 4
    2a7e:	a8 f5       	brcc	.+106    	; 0x2aea <DIO_enumSetPortValue+0x86>
	{
		/* Check on the Required PORT Number */
		switch (Copy_u8PORT)
    2a80:	8a 81       	ldd	r24, Y+2	; 0x02
    2a82:	28 2f       	mov	r18, r24
    2a84:	30 e0       	ldi	r19, 0x00	; 0
    2a86:	3d 83       	std	Y+5, r19	; 0x05
    2a88:	2c 83       	std	Y+4, r18	; 0x04
    2a8a:	8c 81       	ldd	r24, Y+4	; 0x04
    2a8c:	9d 81       	ldd	r25, Y+5	; 0x05
    2a8e:	81 30       	cpi	r24, 0x01	; 1
    2a90:	91 05       	cpc	r25, r1
    2a92:	d1 f0       	breq	.+52     	; 0x2ac8 <DIO_enumSetPortValue+0x64>
    2a94:	2c 81       	ldd	r18, Y+4	; 0x04
    2a96:	3d 81       	ldd	r19, Y+5	; 0x05
    2a98:	22 30       	cpi	r18, 0x02	; 2
    2a9a:	31 05       	cpc	r19, r1
    2a9c:	2c f4       	brge	.+10     	; 0x2aa8 <DIO_enumSetPortValue+0x44>
    2a9e:	8c 81       	ldd	r24, Y+4	; 0x04
    2aa0:	9d 81       	ldd	r25, Y+5	; 0x05
    2aa2:	00 97       	sbiw	r24, 0x00	; 0
    2aa4:	61 f0       	breq	.+24     	; 0x2abe <DIO_enumSetPortValue+0x5a>
    2aa6:	1f c0       	rjmp	.+62     	; 0x2ae6 <DIO_enumSetPortValue+0x82>
    2aa8:	2c 81       	ldd	r18, Y+4	; 0x04
    2aaa:	3d 81       	ldd	r19, Y+5	; 0x05
    2aac:	22 30       	cpi	r18, 0x02	; 2
    2aae:	31 05       	cpc	r19, r1
    2ab0:	81 f0       	breq	.+32     	; 0x2ad2 <DIO_enumSetPortValue+0x6e>
    2ab2:	8c 81       	ldd	r24, Y+4	; 0x04
    2ab4:	9d 81       	ldd	r25, Y+5	; 0x05
    2ab6:	83 30       	cpi	r24, 0x03	; 3
    2ab8:	91 05       	cpc	r25, r1
    2aba:	81 f0       	breq	.+32     	; 0x2adc <DIO_enumSetPortValue+0x78>
    2abc:	14 c0       	rjmp	.+40     	; 0x2ae6 <DIO_enumSetPortValue+0x82>
		{
		case     DIO_PORTA: PORTA_Register = Copy_u8Value; break;
    2abe:	eb e3       	ldi	r30, 0x3B	; 59
    2ac0:	f0 e0       	ldi	r31, 0x00	; 0
    2ac2:	8b 81       	ldd	r24, Y+3	; 0x03
    2ac4:	80 83       	st	Z, r24
    2ac6:	12 c0       	rjmp	.+36     	; 0x2aec <DIO_enumSetPortValue+0x88>
		case     DIO_PORTB: PORTB_Register = Copy_u8Value; break;
    2ac8:	e8 e3       	ldi	r30, 0x38	; 56
    2aca:	f0 e0       	ldi	r31, 0x00	; 0
    2acc:	8b 81       	ldd	r24, Y+3	; 0x03
    2ace:	80 83       	st	Z, r24
    2ad0:	0d c0       	rjmp	.+26     	; 0x2aec <DIO_enumSetPortValue+0x88>
		case     DIO_PORTC: PORTC_Register = Copy_u8Value; break;
    2ad2:	e5 e3       	ldi	r30, 0x35	; 53
    2ad4:	f0 e0       	ldi	r31, 0x00	; 0
    2ad6:	8b 81       	ldd	r24, Y+3	; 0x03
    2ad8:	80 83       	st	Z, r24
    2ada:	08 c0       	rjmp	.+16     	; 0x2aec <DIO_enumSetPortValue+0x88>
		case     DIO_PORTD: PORTD_Register = Copy_u8Value; break;
    2adc:	e2 e3       	ldi	r30, 0x32	; 50
    2ade:	f0 e0       	ldi	r31, 0x00	; 0
    2ae0:	8b 81       	ldd	r24, Y+3	; 0x03
    2ae2:	80 83       	st	Z, r24
    2ae4:	03 c0       	rjmp	.+6      	; 0x2aec <DIO_enumSetPortValue+0x88>
		default: LOC_enumState = DIO_NOK;       break;
    2ae6:	19 82       	std	Y+1, r1	; 0x01
    2ae8:	01 c0       	rjmp	.+2      	; 0x2aec <DIO_enumSetPortValue+0x88>
		}
	}
	else
	{
		LOC_enumState = DIO_NOK;
    2aea:	19 82       	std	Y+1, r1	; 0x01
	}
	return LOC_enumState ;
    2aec:	89 81       	ldd	r24, Y+1	; 0x01
}
    2aee:	0f 90       	pop	r0
    2af0:	0f 90       	pop	r0
    2af2:	0f 90       	pop	r0
    2af4:	0f 90       	pop	r0
    2af6:	0f 90       	pop	r0
    2af8:	cf 91       	pop	r28
    2afa:	df 91       	pop	r29
    2afc:	08 95       	ret

00002afe <__prologue_saves__>:
    2afe:	2f 92       	push	r2
    2b00:	3f 92       	push	r3
    2b02:	4f 92       	push	r4
    2b04:	5f 92       	push	r5
    2b06:	6f 92       	push	r6
    2b08:	7f 92       	push	r7
    2b0a:	8f 92       	push	r8
    2b0c:	9f 92       	push	r9
    2b0e:	af 92       	push	r10
    2b10:	bf 92       	push	r11
    2b12:	cf 92       	push	r12
    2b14:	df 92       	push	r13
    2b16:	ef 92       	push	r14
    2b18:	ff 92       	push	r15
    2b1a:	0f 93       	push	r16
    2b1c:	1f 93       	push	r17
    2b1e:	cf 93       	push	r28
    2b20:	df 93       	push	r29
    2b22:	cd b7       	in	r28, 0x3d	; 61
    2b24:	de b7       	in	r29, 0x3e	; 62
    2b26:	ca 1b       	sub	r28, r26
    2b28:	db 0b       	sbc	r29, r27
    2b2a:	0f b6       	in	r0, 0x3f	; 63
    2b2c:	f8 94       	cli
    2b2e:	de bf       	out	0x3e, r29	; 62
    2b30:	0f be       	out	0x3f, r0	; 63
    2b32:	cd bf       	out	0x3d, r28	; 61
    2b34:	09 94       	ijmp

00002b36 <__epilogue_restores__>:
    2b36:	2a 88       	ldd	r2, Y+18	; 0x12
    2b38:	39 88       	ldd	r3, Y+17	; 0x11
    2b3a:	48 88       	ldd	r4, Y+16	; 0x10
    2b3c:	5f 84       	ldd	r5, Y+15	; 0x0f
    2b3e:	6e 84       	ldd	r6, Y+14	; 0x0e
    2b40:	7d 84       	ldd	r7, Y+13	; 0x0d
    2b42:	8c 84       	ldd	r8, Y+12	; 0x0c
    2b44:	9b 84       	ldd	r9, Y+11	; 0x0b
    2b46:	aa 84       	ldd	r10, Y+10	; 0x0a
    2b48:	b9 84       	ldd	r11, Y+9	; 0x09
    2b4a:	c8 84       	ldd	r12, Y+8	; 0x08
    2b4c:	df 80       	ldd	r13, Y+7	; 0x07
    2b4e:	ee 80       	ldd	r14, Y+6	; 0x06
    2b50:	fd 80       	ldd	r15, Y+5	; 0x05
    2b52:	0c 81       	ldd	r16, Y+4	; 0x04
    2b54:	1b 81       	ldd	r17, Y+3	; 0x03
    2b56:	aa 81       	ldd	r26, Y+2	; 0x02
    2b58:	b9 81       	ldd	r27, Y+1	; 0x01
    2b5a:	ce 0f       	add	r28, r30
    2b5c:	d1 1d       	adc	r29, r1
    2b5e:	0f b6       	in	r0, 0x3f	; 63
    2b60:	f8 94       	cli
    2b62:	de bf       	out	0x3e, r29	; 62
    2b64:	0f be       	out	0x3f, r0	; 63
    2b66:	cd bf       	out	0x3d, r28	; 61
    2b68:	ed 01       	movw	r28, r26
    2b6a:	08 95       	ret

00002b6c <_exit>:
    2b6c:	f8 94       	cli

00002b6e <__stop_program>:
    2b6e:	ff cf       	rjmp	.-2      	; 0x2b6e <__stop_program>
