OpenROAD 6152e58f84f491089daa6361239468c001e24e34 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.

==========================================================================
resizer pre report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer pre report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer pre report_worst_slack
--------------------------------------------------------------------------
worst slack 799.66

==========================================================================
resizer pre report_clock_skew
--------------------------------------------------------------------------
Clock clk
No launch/capture paths found.


==========================================================================
resizer pre report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _1529_ (positive level-sensitive latch)
Endpoint: rdata_a_o[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.06    0.00    0.00 ^ _1529_/G (DLH_X1)
                  0.01    0.07    0.07 ^ _1529_/Q (DLH_X1)
     1    1.72                           mem[0][12] (net)
                  0.01    0.00    0.07 ^ _1128_/A2 (NAND2_X1)
                  0.01    0.01    0.08 v _1128_/ZN (NAND2_X1)
     1    1.54                           _0512_ (net)
                  0.01    0.00    0.08 v _1129_/A3 (NAND3_X1)
                  0.01    0.02    0.10 ^ _1129_/ZN (NAND3_X1)
     1    3.42                           rdata_a_o[12] (net)
                  0.01    0.00    0.10 ^ rdata_a_o[12] (out)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                       -100.00 -100.00   output external delay
                               -100.00   data required time
-----------------------------------------------------------------------------
                               -100.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                100.10   slack (MET)



==========================================================================
resizer pre report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: raddr_a_i[1] (input port clocked by clk)
Endpoint: rdata_a_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ raddr_a_i[1] (in)
     4   28.39                           raddr_a_i[1] (net)
                  0.00    0.00  100.00 ^ _0656_/A (INV_X4)
                  0.00    0.01  100.01 v _0656_/ZN (INV_X4)
     1    5.60                           _0052_ (net)
                  0.00    0.00  100.01 v _0657_/A1 (NOR2_X4)
                  0.17    0.20  100.20 ^ _0657_/ZN (NOR2_X4)
    64  148.32                           _0053_ (net)
                  0.17    0.01  100.21 ^ _0682_/A2 (NAND3_X1)
                  0.04    0.04  100.25 v _0682_/ZN (NAND3_X1)
     1    1.59                           _0078_ (net)
                  0.04    0.00  100.25 v _0683_/A2 (NAND2_X1)
                  0.01    0.03  100.28 ^ _0683_/ZN (NAND2_X1)
     1    1.91                           _0079_ (net)
                  0.01    0.00  100.28 ^ _0694_/A1 (NOR2_X1)
                  0.01    0.01  100.29 v _0694_/ZN (NOR2_X1)
     1    2.59                           _0090_ (net)
                  0.01    0.00  100.29 v _0695_/A2 (NAND2_X1)
                  0.01    0.02  100.31 ^ _0695_/ZN (NAND2_X1)
     1    3.72                           _0091_ (net)
                  0.01    0.00  100.31 ^ _0696_/A (INV_X1)
                  0.01    0.01  100.32 v _0696_/ZN (INV_X1)
     1    3.12                           _0092_ (net)
                  0.01    0.00  100.32 v _0730_/A1 (NAND3_X2)
                  0.01    0.02  100.34 ^ _0730_/ZN (NAND3_X2)
     1    5.48                           rdata_a_o[0] (net)
                  0.01    0.00  100.34 ^ rdata_a_o[0] (out)
                                100.34   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -100.34   data arrival time
-----------------------------------------------------------------------------
                                799.66   slack (MET)



==========================================================================
resizer pre report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: raddr_a_i[1] (input port clocked by clk)
Endpoint: rdata_a_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ raddr_a_i[1] (in)
     4   28.39                           raddr_a_i[1] (net)
                  0.00    0.00  100.00 ^ _0656_/A (INV_X4)
                  0.00    0.01  100.01 v _0656_/ZN (INV_X4)
     1    5.60                           _0052_ (net)
                  0.00    0.00  100.01 v _0657_/A1 (NOR2_X4)
                  0.17    0.20  100.20 ^ _0657_/ZN (NOR2_X4)
    64  148.32                           _0053_ (net)
                  0.17    0.01  100.21 ^ _0682_/A2 (NAND3_X1)
                  0.04    0.04  100.25 v _0682_/ZN (NAND3_X1)
     1    1.59                           _0078_ (net)
                  0.04    0.00  100.25 v _0683_/A2 (NAND2_X1)
                  0.01    0.03  100.28 ^ _0683_/ZN (NAND2_X1)
     1    1.91                           _0079_ (net)
                  0.01    0.00  100.28 ^ _0694_/A1 (NOR2_X1)
                  0.01    0.01  100.29 v _0694_/ZN (NOR2_X1)
     1    2.59                           _0090_ (net)
                  0.01    0.00  100.29 v _0695_/A2 (NAND2_X1)
                  0.01    0.02  100.31 ^ _0695_/ZN (NAND2_X1)
     1    3.72                           _0091_ (net)
                  0.01    0.00  100.31 ^ _0696_/A (INV_X1)
                  0.01    0.01  100.32 v _0696_/ZN (INV_X1)
     1    3.12                           _0092_ (net)
                  0.01    0.00  100.32 v _0730_/A1 (NAND3_X2)
                  0.01    0.02  100.34 ^ _0730_/ZN (NAND3_X2)
     1    5.48                           rdata_a_o[0] (net)
                  0.01    0.00  100.34 ^ rdata_a_o[0] (out)
                                100.34   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -100.34   data arrival time
-----------------------------------------------------------------------------
                                799.66   slack (MET)



==========================================================================
resizer pre report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.86e-07   6.22e-08   9.40e-06   9.65e-06  42.9%
Combinational          9.58e-08   1.73e-07   1.26e-05   1.28e-05  57.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.82e-07   2.35e-07   2.20e-05   2.25e-05 100.0%
                           1.3%       1.0%      97.7%

==========================================================================
resizer pre report_design_area
--------------------------------------------------------------------------
Design area 1493 u^2 4% utilization.
Core area = 135620632000


==========================================================================
instance_count
--------------------------------------------------------------------------
1216

==========================================================================
pin_count
--------------------------------------------------------------------------
2925

Perform port buffering...
[INFO RSZ-0027] Inserted 28 input buffers.
[INFO RSZ-0028] Inserted 16 output buffers.
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 661um.
[INFO RSZ-0036] Found 6 capacitance violations.
[INFO RSZ-0038] Inserted 6 buffers in 6 nets.
[INFO RSZ-0039] Resized 57 instances.
Repair tie lo fanout...
Repair tie hi fanout...

==========================================================================
report_floating_nets
--------------------------------------------------------------------------

==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 799.65

==========================================================================
resizer report_clock_skew
--------------------------------------------------------------------------
Clock clk
No launch/capture paths found.


==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _1527_ (positive level-sensitive latch)
Endpoint: rdata_a_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.02    0.00    0.00 ^ _1527_/G (DLH_X1)
                  0.01    0.06    0.06 ^ _1527_/Q (DLH_X1)
     1    1.77                           mem[0][10] (net)
                  0.01    0.00    0.06 ^ _1064_/A2 (NAND2_X1)
                  0.01    0.01    0.07 v _1064_/ZN (NAND2_X1)
     1    1.66                           _0450_ (net)
                  0.01    0.00    0.07 v _1065_/A3 (NAND3_X1)
                  0.01    0.02    0.09 ^ _1065_/ZN (NAND3_X1)
     1    2.69                           net30 (net)
                  0.01    0.00    0.09 ^ output30/A (BUF_X1)
                  0.01    0.02    0.11 ^ output30/Z (BUF_X1)
     1    1.10                           rdata_a_o[10] (net)
                  0.01    0.00    0.11 ^ rdata_a_o[10] (out)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                       -100.00 -100.00   output external delay
                               -100.00   data required time
-----------------------------------------------------------------------------
                               -100.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                100.11   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: raddr_a_i[3] (input port clocked by clk)
Endpoint: rdata_a_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ raddr_a_i[3] (in)
     1    2.48                           raddr_a_i[3] (net)
                  0.00    0.00  100.00 ^ input5/A (CLKBUF_X3)
                  0.02    0.04  100.04 ^ input5/Z (CLKBUF_X3)
     4   24.51                           net5 (net)
                  0.02    0.00  100.04 ^ _0650_/A (INV_X2)
                  0.01    0.01  100.06 v _0650_/ZN (INV_X2)
     1    5.62                           _0046_ (net)
                  0.01    0.00  100.06 v _0652_/A1 (NOR2_X4)
                  0.10    0.12  100.18 ^ _0652_/ZN (NOR2_X4)
    35   87.97                           _0048_ (net)
                  0.10    0.00  100.18 ^ max_cap47/A (BUF_X16)
                  0.01    0.04  100.22 ^ max_cap47/Z (BUF_X16)
    30   64.73                           net47 (net)
                  0.01    0.00  100.22 ^ _0838_/A2 (NAND3_X1)
                  0.03    0.02  100.25 v _0838_/ZN (NAND3_X1)
     1    1.72                           _0230_ (net)
                  0.03    0.00  100.25 v _0839_/A2 (NAND2_X1)
                  0.01    0.03  100.27 ^ _0839_/ZN (NAND2_X1)
     1    1.99                           _0231_ (net)
                  0.01    0.00  100.27 ^ _0843_/A1 (NOR2_X1)
                  0.01    0.01  100.28 v _0843_/ZN (NOR2_X1)
     1    2.06                           _0235_ (net)
                  0.01    0.00  100.28 v _0853_/A1 (NAND2_X1)
                  0.01    0.01  100.30 ^ _0853_/ZN (NAND2_X1)
     1    1.89                           _0245_ (net)
                  0.01    0.00  100.30 ^ _0854_/A (INV_X1)
                  0.01    0.01  100.31 v _0854_/ZN (INV_X1)
     1    3.88                           _0246_ (net)
                  0.01    0.00  100.31 v _0871_/A1 (NAND3_X1)
                  0.02    0.02  100.33 ^ _0871_/ZN (NAND3_X1)
     1    3.87                           net39 (net)
                  0.02    0.00  100.33 ^ output39/A (BUF_X1)
                  0.01    0.02  100.35 ^ output39/Z (BUF_X1)
     1    1.10                           rdata_a_o[4] (net)
                  0.01    0.00  100.35 ^ rdata_a_o[4] (out)
                                100.35   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -100.35   data arrival time
-----------------------------------------------------------------------------
                                799.65   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: raddr_a_i[3] (input port clocked by clk)
Endpoint: rdata_a_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ raddr_a_i[3] (in)
     1    2.48                           raddr_a_i[3] (net)
                  0.00    0.00  100.00 ^ input5/A (CLKBUF_X3)
                  0.02    0.04  100.04 ^ input5/Z (CLKBUF_X3)
     4   24.51                           net5 (net)
                  0.02    0.00  100.04 ^ _0650_/A (INV_X2)
                  0.01    0.01  100.06 v _0650_/ZN (INV_X2)
     1    5.62                           _0046_ (net)
                  0.01    0.00  100.06 v _0652_/A1 (NOR2_X4)
                  0.10    0.12  100.18 ^ _0652_/ZN (NOR2_X4)
    35   87.97                           _0048_ (net)
                  0.10    0.00  100.18 ^ max_cap47/A (BUF_X16)
                  0.01    0.04  100.22 ^ max_cap47/Z (BUF_X16)
    30   64.73                           net47 (net)
                  0.01    0.00  100.22 ^ _0838_/A2 (NAND3_X1)
                  0.03    0.02  100.25 v _0838_/ZN (NAND3_X1)
     1    1.72                           _0230_ (net)
                  0.03    0.00  100.25 v _0839_/A2 (NAND2_X1)
                  0.01    0.03  100.27 ^ _0839_/ZN (NAND2_X1)
     1    1.99                           _0231_ (net)
                  0.01    0.00  100.27 ^ _0843_/A1 (NOR2_X1)
                  0.01    0.01  100.28 v _0843_/ZN (NOR2_X1)
     1    2.06                           _0235_ (net)
                  0.01    0.00  100.28 v _0853_/A1 (NAND2_X1)
                  0.01    0.01  100.30 ^ _0853_/ZN (NAND2_X1)
     1    1.89                           _0245_ (net)
                  0.01    0.00  100.30 ^ _0854_/A (INV_X1)
                  0.01    0.01  100.31 v _0854_/ZN (INV_X1)
     1    3.88                           _0246_ (net)
                  0.01    0.00  100.31 v _0871_/A1 (NAND3_X1)
                  0.02    0.02  100.33 ^ _0871_/ZN (NAND3_X1)
     1    3.87                           net39 (net)
                  0.02    0.00  100.33 ^ output39/A (BUF_X1)
                  0.01    0.02  100.35 ^ output39/Z (BUF_X1)
     1    1.10                           rdata_a_o[4] (net)
                  0.01    0.00  100.35 ^ rdata_a_o[4] (out)
                                100.35   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -100.35   data arrival time
-----------------------------------------------------------------------------
                                799.65   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.09393713623285294

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4732

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
18.83717918395996

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
106.81099700927734

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.1764

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
100.3493

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
799.6508

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
796.867342

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.86e-07   6.51e-08   9.88e-06   1.01e-05  36.6%
Combinational          1.36e-07   1.95e-07   1.72e-05   1.76e-05  63.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.22e-07   2.60e-07   2.71e-05   2.77e-05 100.0%
                           1.2%       0.9%      97.9%

==========================================================================
resizer report_design_area
--------------------------------------------------------------------------
Design area 1599 u^2 5% utilization.
Core area = 135620632000


==========================================================================
instance_count
--------------------------------------------------------------------------
1266

==========================================================================
pin_count
--------------------------------------------------------------------------
3025

Elapsed time: 0:00.92[h:]min:sec. CPU time: user 0.85 sys 0.06 (99%). Peak memory: 110996KB.
