(trace
  (declare-const v0 (_ BitVec 64))
  (assume (= ((_ extract 2 2) (|zmisa| ((_ field |bits|) ))) #b1))
  (assert (= ((_ extract 2 2) v0) #b1))
  (cycle)
  (declare-const v1 (_ BitVec 64))
  (read-reg |PC| nil v1)
  (define-const v2 (bvadd v1 #x0000000000000004))
  (write-reg |nextPC| nil v2)
  (declare-const v14 (_ BitVec 64))
  (read-reg |x10| nil v14)
  (declare-const v15 (_ BitVec 64))
  (read-reg |x11| nil v15)
  (define-const v16 (= v14 v15))
  (branch 0 "model/riscv_insts_base.sail 186:2 - 204:23")
  (assert (not v16))
  (read-reg |nextPC| nil v2)
  (write-reg |PC| nil v2))
(trace
  (declare-const v0 (_ BitVec 64))
  (assume (= ((_ extract 2 2) (|zmisa| ((_ field |bits|) ))) #b1))
  (assert (= ((_ extract 2 2) v0) #b1))
  (cycle)
  (declare-const v1 (_ BitVec 64))
  (read-reg |PC| nil v1)
  (define-const v2 (bvadd v1 #x0000000000000004))
  (write-reg |nextPC| nil v2)
  (declare-const v14 (_ BitVec 64))
  (read-reg |x10| nil v14)
  (declare-const v15 (_ BitVec 64))
  (read-reg |x11| nil v15)
  (define-const v16 (= v14 v15))
  (define-const v17 (bvadd v1 #x0000000000000008))
  (branch 0 "model/riscv_insts_base.sail 186:2 - 204:23")
  (assert v16)
  (define-const v18 ((_ extract 0 0) (bvlshr v17 #x0000000000000001)))
  (define-const v20 (not (= v18 #b1)))
  (branch 1 "model/prelude.sail 224:25 - 227:1")
  (assert v20)
  (assert (not (not (= v18 #b0))))
  (branch-address v17)
  (write-reg |nextPC| nil v17)
  (read-reg |nextPC| nil v17)
  (write-reg |PC| nil v17))
(trace
  (declare-const v0 (_ BitVec 64))
  (assume (= ((_ extract 2 2) (|zmisa| ((_ field |bits|) ))) #b1))
  (assert (= ((_ extract 2 2) v0) #b1))
  (cycle)
  (declare-const v1 (_ BitVec 64))
  (read-reg |PC| nil v1)
  (define-const v2 (bvadd v1 #x0000000000000004))
  (write-reg |nextPC| nil v2)
  (declare-const v14 (_ BitVec 64))
  (read-reg |x10| nil v14)
  (declare-const v15 (_ BitVec 64))
  (read-reg |x11| nil v15)
  (define-const v16 (= v14 v15))
  (define-const v17 (bvadd v1 #x0000000000000008))
  (branch 0 "model/riscv_insts_base.sail 186:2 - 204:23")
  (assert v16)
  (define-const v20 (not (= ((_ extract 0 0) (bvlshr v17 ((_ extract 63 0) #x00000000000000000000000000000001))) #b1)))
  (branch 1 "model/prelude.sail 224:25 - 227:1")
  (assert (not v20))
  (read-reg |misa| nil (_ struct (|bits| v0)))
  (assert (not (not (= ((_ extract 2 2) v0) #b1))))
  (branch-address v17)
  (write-reg |nextPC| nil v17)
  (read-reg |nextPC| nil v17)
  (write-reg |PC| nil v17))
