[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.NoDedupAnnotation",
    "target":"~InternalBoreTester|InternalBore"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~InternalBoreTester|InternalBore>in"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"/Users/caizhongxuan/Chisel/1_code/chisel3/test_run_dir/InternalBoreTester/2022032915163716940009447821620561"
  }
]