# compile vhdl design source files
vhdl work  "../../../ece3390_asn1.srcs/sources_1/new/asn1_p3.vhd"
vhdl work  "../../../ece3390_asn1.srcs/sources_1/new/asn1_p2.vhd"
vhdl work  "../../../ece3390_asn1.srcs/sources_1/new/asn1.vhdl"
vhdl work  "../../../ece3390_asn1.srcs/sources_1/new/asn1_tb.vhd"

# Do not sort compile order
nosort
