
---------- Begin Simulation Statistics ----------
final_tick                               506043131200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 390983                       # Simulator instruction rate (inst/s)
host_mem_usage                               16974224                       # Number of bytes of host memory used
host_op_rate                                   390975                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.56                       # Real time elapsed on the host
host_tick_rate                              100964414                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000026                       # Number of instructions simulated
sim_ops                                       1000026                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000258                       # Number of seconds simulated
sim_ticks                                   258245200                       # Number of ticks simulated
system.cpu.Branches                                 6                       # Number of branches fetched
system.cpu.committedInsts                          25                       # Number of instructions committed
system.cpu.committedOps                            25                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               25                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         25                       # Number of busy cycles
system.cpu.num_cc_register_reads                   18                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  15                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            6                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    19                       # Number of integer alu accesses
system.cpu.num_int_insts                           19                       # number of integer instructions
system.cpu.num_int_register_reads                  22                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 19                       # number of times the integer registers were written
system.cpu.num_load_insts                          11                       # Number of load instructions
system.cpu.num_mem_refs                            11                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     56.00%     56.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::MemRead                       11     44.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         25                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          991                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3796                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads            479271                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           479679                       # number of cc regfile writes
system.switch_cpus.committedInsts             1000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1000001                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.645587                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.645587                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                     770                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          722                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           159966                       # Number of branches executed
system.switch_cpus.iew.exec_nop                    62                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.575923                       # Inst execution rate
system.switch_cpus.iew.exec_refs               488088                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores              46511                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           15545                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        453234                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts        49008                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      1050755                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        441577                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         1481                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1017397                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             30                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            746                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles            88                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents           41                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          221                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          501                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           1125015                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1013686                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.715984                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers            805493                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.570175                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1014172                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          1049043                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          807795                       # number of integer regfile writes
system.switch_cpus.ipc                       1.548977                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.548977                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        529372     51.96%     51.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     51.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     51.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     51.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     51.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     51.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     51.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     51.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     51.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     51.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     51.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     51.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     51.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     51.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     51.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     51.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     51.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     51.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     51.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     51.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     51.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     51.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     51.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     51.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     51.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     51.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     51.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     51.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     51.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     51.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     51.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     51.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     51.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     51.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     51.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     51.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     51.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     51.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     51.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     51.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     51.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     51.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     51.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     51.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     51.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     51.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       442744     43.45%     95.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        46766      4.59%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1018882                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              482217                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.473281                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           56199     11.65%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         425134     88.16%     99.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           884      0.18%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1501099                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      3168639                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1013686                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1101309                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            1050693                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           1018882                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined        50577                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         3844                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined        57219                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples       644818                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.580108                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.202414                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       181404     28.13%     28.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       107219     16.63%     44.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       163850     25.41%     70.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       185417     28.75%     98.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4         6928      1.07%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total       644818                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.578223                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       174962                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores          102                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       453234                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores        49008                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         2090441                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                   645588                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      18                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_writes              44                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        26396                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        52934                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            8                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data       278525                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           278533                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            8                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data       278525                       # number of overall hits
system.cpu.dcache.overall_hits::total          278533                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        51805                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          51808                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        51805                       # number of overall misses
system.cpu.dcache.overall_misses::total         51808                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    601924000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    601924000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    601924000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    601924000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data           11                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data       330330                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       330341                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data           11                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data       330330                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       330341                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.272727                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.156828                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.156832                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.272727                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.156828                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.156832                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 11619.032912                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 11618.360099                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 11619.032912                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 11618.360099                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          269                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         4091                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             248                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    67.250000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    16.495968                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        26309                       # number of writebacks
system.cpu.dcache.writebacks::total             26309                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        25371                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        25371                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        25371                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        25371                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        26434                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        26434                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        26434                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        26434                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    339330800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    339330800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    339330800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    339330800                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.080023                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.080020                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.080023                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.080020                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 12836.907014                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12836.907014                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 12836.907014                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12836.907014                       # average overall mshr miss latency
system.cpu.dcache.replacements                  26309                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            8                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       234101                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          234109                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        50397                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         50400                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    565552000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    565552000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data           11                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       284498                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       284509                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.272727                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.177144                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.177147                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 11221.937814                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 11221.269841                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        24735                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        24735                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        25662                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        25662                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    309439200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    309439200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.090201                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.090197                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 12058.265139                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12058.265139                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data        44424                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          44424                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         1408                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1408                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     36372000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     36372000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data        45832                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        45832                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.030721                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030721                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 25832.386364                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 25832.386364                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          636                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          636                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          772                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          772                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     29891600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     29891600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.016844                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016844                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 38719.689119                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 38719.689119                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 506043131200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           125.921284                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              303838                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             26309                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             11.548824                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      505784886800                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.055087                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   125.866197                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000430                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.983330                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.983760                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            356778                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           356778                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 506043131200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 506043131200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 506043131200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 506043131200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 506043131200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           23                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst        99262                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            99285                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           23                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst        99262                       # number of overall hits
system.cpu.icache.overall_hits::total           99285                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          134                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            136                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          134                       # number of overall misses
system.cpu.icache.overall_misses::total           136                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      2681600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2681600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      2681600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2681600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           25                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst        99396                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        99421                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           25                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst        99396                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        99421                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.080000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.001348                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001368                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.080000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.001348                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001368                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 20011.940299                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 19717.647059                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 20011.940299                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 19717.647059                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          564                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           47                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           87                       # number of writebacks
system.cpu.icache.writebacks::total                87                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           35                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           35                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           35                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           35                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           99                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           99                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           99                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           99                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1765200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1765200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1765200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1765200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000996                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000996                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000996                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000996                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 17830.303030                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 17830.303030                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 17830.303030                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 17830.303030                       # average overall mshr miss latency
system.cpu.icache.replacements                     87                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           23                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst        99262                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           99285                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          134                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           136                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      2681600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2681600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst        99396                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        99421                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.080000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.001348                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001368                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 20011.940299                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 19717.647059                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           35                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           35                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           99                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           99                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1765200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1765200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000996                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000996                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 17830.303030                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 17830.303030                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 506043131200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            13.839285                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 134                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                87                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              1.540230                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      505784886400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     1.999985                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    11.839300                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.007812                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.046247                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.054060                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.054688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             99522                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            99522                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 506043131200                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 506043131200                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 506043131200                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 506043131200                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 506043131200                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 505784896000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF    258235200                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst           86                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        24460                       # number of demand (read+write) hits
system.l2.demand_hits::total                    24546                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           86                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        24460                       # number of overall hits
system.l2.overall_hits::total                   24546                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         1974                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1992                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           13                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         1974                       # number of overall misses
system.l2.overall_misses::total                  1992                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       975200                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    162690000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        163665200                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       975200                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    162690000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       163665200                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           99                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        26434                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                26538                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           99                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        26434                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               26538                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.131313                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.074677                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.075062                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.131313                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.074677                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.075062                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 75015.384615                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 82416.413374                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82161.244980                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 75015.384615                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 82416.413374                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82161.244980                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                       811                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                  17                       # number of writebacks
system.l2.writebacks::total                        17                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         1974                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1987                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          813                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         1974                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2800                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       911000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    153004800                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    153915800                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     55752378                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       911000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    153004800                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    209668178                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.131313                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.074677                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.074874                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.131313                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.074677                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.105509                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 70076.923077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 77510.030395                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77461.399094                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 68576.110701                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 70076.923077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 77510.030395                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74881.492143                       # average overall mshr miss latency
system.l2.replacements                            991                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1041                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1041                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1041                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1041                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        25355                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            25355                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        25355                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        25355                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          813                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            813                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     55752378                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     55752378                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 68576.110701                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 68576.110701                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data          462                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   462                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          323                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 323                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     25188000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      25188000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          785                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               785                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.411465                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.411465                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 77981.424149                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77981.424149                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          323                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            323                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     23606200                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     23606200                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.411465                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.411465                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 73084.210526                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73084.210526                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           86                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 86                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           13                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               15                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       975200                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       975200                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           99                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            101                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.131313                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.148515                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 75015.384615                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 65013.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           13                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           13                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       911000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       911000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.131313                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.128713                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 70076.923077                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70076.923077                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        23998                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             23998                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         1651                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1654                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    137502000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    137502000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        25649                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         25652                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.064369                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.064478                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83284.070260                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83133.010883                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         1651                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1651                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    129398600                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    129398600                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.064369                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.064361                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 78375.893398                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78375.893398                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 506043131200                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                    3547                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                3547                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   205                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 506043131200                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1290.762041                       # Cycle average of tags in use
system.l2.tags.total_refs                       50083                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     25537                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.961194                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              505785620800                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1288.018424                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     2.743617                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.314458                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000670                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.315127                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1670                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          556                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          540                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          574                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000488                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.407715                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     80143                       # Number of tag accesses
system.l2.tags.data_accesses                    80143                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 506043131200                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples        34.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      1626.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        26.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      3946.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000011426126                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            1                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            1                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                8171                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 15                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2800                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         17                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5600                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       34                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      2                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       3.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.48                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5600                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   34                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1733                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1770                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     625                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     618                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     257                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean           5584                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   5584.000000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev           nan                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             1                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev           nan                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             1                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  358400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 2176                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1387.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      8.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     258123200                       # Total gap between requests
system.mem_ctrls.avgGap                      91630.53                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher       104064                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         1664                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data       252544                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks         1024                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 402965863.450704991817                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 6443488.591462687589                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 977923306.996606349945                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 3965223.748592422809                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher         1626                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst           26                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data         3948                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks           34                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher     56911752                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst       836688                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    154607402                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks     66408592                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     35001.08                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     32180.31                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     39160.94                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   1953193.88                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher       104064                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         1664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data       252672                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        359040                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         1664                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks         2176                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total         2176                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher          813                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data         1974                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           2805                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks           17                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total            17                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       991306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      1486959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher    402965863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      6443489                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    978418960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1390306577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       991306                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      6443489                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      7434795                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      8426100                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         8426100                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      8426100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       991306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      1486959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    402965863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      6443489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    978418960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1398732677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 5598                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                  16                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          220                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          168                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          316                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          516                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          516                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          518                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          528                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          508                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          484                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          474                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          266                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          186                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          212                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          220                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          248                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          218                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10           16                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               118074326                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              21003696                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          212355842                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                21092.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           37934.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                4305                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                 15                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            76.90                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           93.75                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1290                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   277.730233                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   214.125245                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   242.323806                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127            3      0.23%      0.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          706     54.73%     54.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          253     19.61%     74.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          128      9.92%     84.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           67      5.19%     89.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           28      2.17%     91.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           16      1.24%     93.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           15      1.16%     94.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           74      5.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1290                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                358272                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten               1024                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1387.332659                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                3.965224                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    8.16                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                8.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               76.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 506043131200                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    7985996.928000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    3936605.904000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   21774957.120000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 21272084.064000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 131235054.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 4280082.744000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  190484781.480000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   737.612089                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE      8449808                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF      8580000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    241205392                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    5647090.176000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    2771744.976000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   15275562.624000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  81403.392000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 21272084.064000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 131214748.896000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 4223026.080000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  180485660.208000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   698.892604                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE      8492648                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF      8580000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    241162552                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 506043131200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2482                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           17                       # Transaction distribution
system.membus.trans_dist::CleanEvict              974                       # Transaction distribution
system.membus.trans_dist::ReadExReq               323                       # Transaction distribution
system.membus.trans_dist::ReadExResp              323                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2482                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         6601                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   6601                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       361216                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  361216                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2805                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2805    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2805                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 506043131200                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             5327848                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           25998914                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          172536                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       172098                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect          714                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups        89684                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           89665                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.978815                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed               2                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts        48963                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts          707                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples       631702                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.583028                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.842510                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0       324992     51.45%     51.45% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1        66279     10.49%     61.94% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2         5194      0.82%     62.76% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3        17613      2.79%     65.55% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       217624     34.45%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total       631702                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted      1000002                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted        1000002                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs              477336                       # Number of memory references committed
system.switch_cpus.commit.loads                431504                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches             158619                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer              841382                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls             0                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu       522666     52.27%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead       431504     43.15%     95.42% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite        45832      4.58%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total      1000002                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       217624                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles            48142                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles        460462                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles             66905                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles         68557                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles            746                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved        87309                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred             7                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts        1059088                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts          1819                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 506043131200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 506043131200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles         2179                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts                1090729                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches              172536                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        89667                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles                641774                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles            1506                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles           13                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.icacheWaitRetryStallCycles           99                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines             99397                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes           100                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples       644818                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.691949                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.723261                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0           423021     65.60%     65.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1            23570      3.66%     69.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2            16625      2.58%     71.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3            26986      4.19%     76.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4            44667      6.93%     82.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5             8769      1.36%     84.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6            33297      5.16%     89.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7            12138      1.88%     91.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8            55745      8.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total       644818                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.267254                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.689513                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 506043131200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 506043131200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              154980                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads           21680                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation           41                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores           3170                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache            238                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF    258245200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles            746                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles            86584                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles          312341                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles           25                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles             95625                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        149492                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts        1052408                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts          1657                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents            30                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          53168                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents           1050                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents        94816                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands      1336127                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups             1584324                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups          1084935                       # Number of integer rename lookups
system.switch_cpus.rename.committedMaps       1271401                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps            64563                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               4                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            404352                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                  1463043                       # The number of ROB reads
system.switch_cpus.rob.writes                 2111183                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          1000001                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps            1000001                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp             25753                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1058                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        25355                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             974                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             1000                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              785                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             785                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           101                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        25652                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          289                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        79183                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 79472                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        24064                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6751488                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                6775552                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            1991                       # Total snoops (count)
system.tol2bus.snoopTraffic                      2176                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            28529                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  28529    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              28529                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 506043131200                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           63405200                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             24.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            198000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          52868399                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            20.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               509265489200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 375313                       # Simulator instruction rate (inst/s)
host_mem_usage                               16976272                       # Number of bytes of host memory used
host_op_rate                                   375324                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    29.31                       # Real time elapsed on the host
host_tick_rate                              109944295                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000026                       # Number of instructions simulated
sim_ops                                      11000381                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003222                       # Number of seconds simulated
sim_ticks                                  3222358000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        23845                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         50064                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           3889218                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          3900867                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              10000355                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.805589                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.805589                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                   10207                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        27239                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1327738                       # Number of branches executed
system.switch_cpus.iew.exec_nop                   541                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.350174                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5415640                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             782339                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          536458                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       5098975                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           52                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       900290                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     12097219                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4633301                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        54933                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      10876858                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            266                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          26330                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles           662                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          491                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        10103                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        17136                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          11200278                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              10811903                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.766905                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           8589551                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.342111                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               10830992                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         11598824                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8722469                       # number of integer regfile writes
system.switch_cpus.ipc                       1.241327                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.241327                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            2      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       5463879     49.98%     49.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            5      0.00%     49.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     49.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            4      0.00%     49.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     49.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     49.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     49.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     49.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     49.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     49.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     49.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     49.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     49.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     49.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     49.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            7      0.00%     49.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     49.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     49.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     49.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     49.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     49.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     49.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     49.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     49.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     49.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     49.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     49.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     49.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     49.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     49.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     49.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     49.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     49.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     49.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     49.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     49.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     49.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     49.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     49.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     49.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     49.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     49.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     49.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     49.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     49.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     49.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4674186     42.76%     92.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       793707      7.26%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       10931791                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             4695452                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.429523                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          521967     11.12%     11.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        4152941     88.45%     99.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         20544      0.44%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15627140                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     34720991                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     10811870                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     14193268                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           12096626                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          10931791                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           52                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2096337                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       116466                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           47                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1938771                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      8045688                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.358714                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.219778                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2921040     36.31%     36.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1344619     16.71%     53.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1864768     23.18%     76.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1803410     22.41%     98.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       111849      1.39%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            2      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      8045688                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.356993                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses            101                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads          197                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses           33                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes          232                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads      2133358                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       455650                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      5098975                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       900290                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        24370348                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              8                       # number of misc regfile writes
system.switch_cpus.numCycles                  8055895                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                     120                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads               23                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes              27                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       273248                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          331                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       546576                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            331                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data      3044504                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3044504                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3044504                       # number of overall hits
system.cpu.dcache.overall_hits::total         3044504                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data       488877                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         488877                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data       488877                       # number of overall misses
system.cpu.dcache.overall_misses::total        488877                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   7370017511                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7370017511                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   7370017511                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7370017511                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      3533381                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3533381                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3533381                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3533381                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.138360                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.138360                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.138360                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.138360                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 15075.402424                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15075.402424                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 15075.402424                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15075.402424                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         4291                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        49767                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               841                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            2921                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     5.102259                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    17.037658                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       271182                       # number of writebacks
system.cpu.dcache.writebacks::total            271182                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       217695                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       217695                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       217695                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       217695                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       271182                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       271182                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       271182                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       271182                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   3173528372                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3173528372                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   3173528372                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3173528372                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.076749                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.076749                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.076749                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.076749                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 11702.577501                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11702.577501                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 11702.577501                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11702.577501                       # average overall mshr miss latency
system.cpu.dcache.replacements                 271182                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2348587                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2348587                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       468804                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        468804                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   7115633600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7115633600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2817391                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2817391                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.166396                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.166396                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 15178.269810                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15178.269810                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       205534                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       205534                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       263270                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       263270                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   3051556000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3051556000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.093445                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.093445                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 11590.975045                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11590.975045                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       695917                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         695917                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        20073                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        20073                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    254383911                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    254383911                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       715990                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       715990                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.028035                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.028035                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 12672.939321                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 12672.939321                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        12161                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        12161                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         7912                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         7912                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    121972372                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    121972372                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.011050                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011050                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 15416.123862                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15416.123862                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3222358000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  128                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3316818                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            271310                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.225196                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data          128                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3804563                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3804563                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3222358000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3222358000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3222358000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3222358000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3222358000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      1537085                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1537085                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1537085                       # number of overall hits
system.cpu.icache.overall_hits::total         1537085                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst         2442                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2442                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2442                       # number of overall misses
system.cpu.icache.overall_misses::total          2442                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     33229199                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     33229199                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     33229199                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     33229199                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      1539527                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1539527                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1539527                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1539527                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.001586                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001586                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.001586                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001586                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 13607.370598                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13607.370598                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 13607.370598                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13607.370598                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         6084                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                67                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    90.805970                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2066                       # number of writebacks
system.cpu.icache.writebacks::total              2066                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          296                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          296                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          296                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          296                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2146                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2146                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2146                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2146                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     28255599                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     28255599                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     28255599                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     28255599                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.001394                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001394                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.001394                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001394                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 13166.635135                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13166.635135                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 13166.635135                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13166.635135                       # average overall mshr miss latency
system.cpu.icache.replacements                   2066                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1537085                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1537085                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2442                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2442                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     33229199                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     33229199                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1539527                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1539527                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.001586                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001586                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 13607.370598                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13607.370598                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          296                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          296                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2146                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2146                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     28255599                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     28255599                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.001394                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001394                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 13166.635135                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13166.635135                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3222358000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            57.509110                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1638483                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2160                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            758.556944                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     1.337143                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    56.171967                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.005223                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.219422                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.224645                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           94                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           57                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.367188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1541673                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1541673                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3222358000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3222358000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3222358000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3222358000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3222358000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   3222358000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst         2022                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       254105                       # number of demand (read+write) hits
system.l2.demand_hits::total                   256127                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         2022                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       254105                       # number of overall hits
system.l2.overall_hits::total                  256127                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          124                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        17077                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17201                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          124                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        17077                       # number of overall misses
system.l2.overall_misses::total                 17201                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      9502000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   1306200000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1315702000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      9502000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   1306200000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1315702000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         2146                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       271182                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               273328                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2146                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       271182                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              273328                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.057782                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.062972                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.062932                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.057782                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.062972                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.062932                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 76629.032258                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 76488.844645                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76489.855241                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 76629.032258                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 76488.844645                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76489.855241                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      8998                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                2276                       # number of writebacks
system.l2.writebacks::total                      2276                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data           27                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  27                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data           27                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 27                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst          124                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        17050                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             17174                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         9376                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          124                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        17050                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            26550                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      8893600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   1221341200                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1230234800                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    607095261                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      8893600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   1221341200                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1837330061                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.057782                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.062873                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.062833                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.057782                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.062873                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.097136                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71722.580645                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71632.914956                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71633.562362                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 64749.921182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71722.580645                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71632.914956                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69202.638832                       # average overall mshr miss latency
system.l2.replacements                          23845                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        89826                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            89826                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        89826                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        89826                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       183422                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           183422                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       183422                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       183422                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         9376                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           9376                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    607095261                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    607095261                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 64749.921182                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 64749.921182                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         7563                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7563                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          751                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 751                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     56908000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      56908000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         8314                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8314                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.090330                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.090330                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 75776.298269                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75776.298269                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data            3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          748                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            748                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     53044800                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     53044800                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.089969                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.089969                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 70915.508021                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70915.508021                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         2022                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2022                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          124                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              124                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      9502000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      9502000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2146                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2146                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.057782                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.057782                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 76629.032258                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76629.032258                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          124                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          124                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      8893600                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      8893600                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.057782                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.057782                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71722.580645                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71722.580645                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       246542                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            246542                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        16326                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           16326                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   1249292000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1249292000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       262868                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        262868                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.062107                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.062107                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 76521.621953                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76521.621953                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data           24                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           24                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        16302                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        16302                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   1168296400                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1168296400                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.062016                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.062016                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71665.832413                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71665.832413                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3222358000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                   39291                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               39302                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    5                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  4230                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3222358000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3757.434647                       # Cycle average of tags in use
system.l2.tags.total_refs                      540092                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    283962                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.901987                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    3624.586574                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   132.848072                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.884909                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.032434                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.917342                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            46                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          3920                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          143                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          461                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2751                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          565                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.011230                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.957031                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    828866                       # Number of tag accesses
system.l2.tags.data_accesses                   828866                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3222358000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      4524.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     18066.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       248.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     32965.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000830573932                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          250                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          250                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               78203                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               4270                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       26219                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2276                       # Number of write requests accepted
system.mem_ctrls.readBursts                     52438                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     4552                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1159                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    28                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.73                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.42                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 52438                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 4552                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   19491                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   19620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     877                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     865                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     96                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     98                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          250                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     204.948000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     64.802241                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    499.024705                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           196     78.40%     78.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           23      9.20%     87.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           16      6.40%     94.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            9      3.60%     97.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.40%     98.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            2      0.80%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            1      0.40%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            2      0.80%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           250                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          250                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.064000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.961408                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.002986                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               76     30.40%     30.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      2.00%     32.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              112     44.80%     77.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      3.60%     80.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               23      9.20%     90.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.40%     90.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               15      6.00%     96.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.40%     96.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                7      2.80%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.40%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           250                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   74176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3356032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               291328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1041.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     90.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    3217001600                       # Total gap between requests
system.mem_ctrls.avgGap                     112897.06                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      1156224                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst        15872                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      2109760                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       289024                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 358813018.292815387249                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 4925585.549464087933                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 654725514.669692277908                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 89693323.957176700234                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        18090                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst          248                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        34100                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         4552                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    599476312                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      8315852                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data   1148773217                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  76899609284                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     33138.55                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     33531.66                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     33688.36                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  16893587.28                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      1157760                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst        15872                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      2182400                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3356032                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst        15872                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        15872                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       291328                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       291328                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher         9045                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst          124                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        17050                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          26219                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         2276                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          2276                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.l2.prefetcher    359289688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      4925586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    677268013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1041483286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      4925586                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      4925586                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     90408328                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        90408328                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     90408328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    359289688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      4925586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    677268013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1131891615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                51279                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                4516                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3345                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3099                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3128                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3453                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3620                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3042                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3164                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3455                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2853                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3198                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3375                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2721                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2776                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         3156                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         3597                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         3297                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          356                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          122                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          288                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          302                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          306                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          220                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          310                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          154                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          292                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          480                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          428                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          260                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          276                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          420                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          300                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               892924463                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             192398808                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1756565381                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                17413.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34255.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               42469                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               4008                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            82.82                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           88.75                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         9321                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   383.196653                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   271.824630                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   329.537212                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           58      0.62%      0.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         4168     44.72%     45.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1611     17.28%     62.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          708      7.60%     70.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          514      5.51%     75.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          356      3.82%     79.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          295      3.16%     82.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          204      2.19%     84.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1407     15.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         9321                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3281856                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             289024                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1018.464119                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               89.693324                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    6.50                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.53                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               83.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3222358000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    49580608.896000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    24472480.032000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   174106997.568000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  9697179.072000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 266223355.104002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 1314550509.888001                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 325309194.503999                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  2163940325.064000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   671.539390                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    718965701                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    107380000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   2396012299                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    48590260.992000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    23999255.280000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   165284499.744000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  13278928.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 266223355.104002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 1409590680.960002                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 245389050.647999                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  2172356031.047999                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   674.151051                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    539262236                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    107380000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2575715764                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3222358000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              25471                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2276                       # Transaction distribution
system.membus.trans_dist::CleanEvict            21569                       # Transaction distribution
system.membus.trans_dist::ReadExReq               748                       # Transaction distribution
system.membus.trans_dist::ReadExResp              748                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          25471                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        76283                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  76283                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      3647360                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 3647360                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             26219                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   26219    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               26219                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3222358000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            85168323                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          243613083                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.6                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         1657636                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      1616184                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        25912                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      1131716                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         1131208                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.955112                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed             384                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups           17                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses           17                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            5                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      2046815                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls            5                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        25830                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      7503353                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.332830                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.761419                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      4300766     57.32%     57.32% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       787873     10.50%     67.82% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       154022      2.05%     69.87% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       137991      1.84%     71.71% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4      2122701     28.29%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      7503353                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000339                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       10000694                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             4930797                       # Number of memory references committed
system.switch_cpus.commit.loads               4214806                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1265974                       # Number of branches committed
system.switch_cpus.commit.vector                   18                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer             8734581                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls            45                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      5069889     50.70%     50.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            3      0.00%     50.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            1      0.00%     50.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            4      0.00%     50.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      4214806     42.15%     92.84% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       715991      7.16%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     10000694                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples      2122701                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles           552786                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       5807616                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles            934917                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        724039                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          26330                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      1042419                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            87                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       12382555                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts         89716                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3222358000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3222358000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles        50690                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               13466925                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             1657636                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1131592                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               7966404                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles           52828                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.tlbCycles                145                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.miscStallCycles         1534                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles           41                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles          460                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           1539545                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes          1391                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      8045688                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.675109                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.731322                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          5344537     66.43%     66.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           252805      3.14%     69.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           195665      2.43%     72.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           395048      4.91%     76.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           504365      6.27%     83.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           130989      1.63%     84.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           237111      2.95%     87.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           328286      4.08%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8           656882      8.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      8045688                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.205767                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.671686                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3222358000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3222358000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads             1796993                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          884173                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses          110                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          491                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         184295                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache           2749                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   3222358000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          26330                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles           973096                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         4308961                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         3880                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           1218234                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       1515187                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       12141025                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts         45104                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          2205                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         468729                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents           1496                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents      1030059                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     14167258                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            17425397                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         12987823                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups              147                       # Number of vector rename lookups
system.switch_cpus.rename.committedMaps      11759833                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps          2407481                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing             218                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing           15                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           4224717                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 17427862                       # The number of ROB reads
system.switch_cpus.rob.writes                24638163                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000000                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           10000355                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp            265014                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        92102                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       183422                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           21569                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            12123                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8314                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8314                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2146                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       262868                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         6358                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       813546                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                819904                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       539136                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     69422592                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               69961728                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           35968                       # Total snoops (count)
system.tol2bus.snoopTraffic                    291328                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           309296                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001070                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.032696                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 308965     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    331      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             309296                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3222358000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          655827200                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             20.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4292399                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         542364798                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            16.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
