#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_01025150 .scope module, "testbench" "testbench" 2 29;
 .timescale 0 0;
v0105e2e0_0 .net "forwardA", 1 0, v0111c258_0;  1 drivers
v0105e020_0 .net "forwardB", 1 0, v01031858_0;  1 drivers
v0105e498_0 .net "rd_MW", 4 0, v01113168_0;  1 drivers
v0105e338_0 .net "rd_XM", 4 0, v0105dc30_0;  1 drivers
v0105dfc8_0 .net "regWrite_MW", 0 0, v0105dc88_0;  1 drivers
v0105e230_0 .net "regWrite_XM", 0 0, v0105dce0_0;  1 drivers
v0105e078_0 .net "rs_DX", 4 0, v0105dd38_0;  1 drivers
v0105e288_0 .net "rt_DX", 4 0, v0105e0d0_0;  1 drivers
S_0111c188 .scope module, "dut" "forwardingUnit" 2 37, 2 1 0, S_01025150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "forwardA"
    .port_info 1 /OUTPUT 2 "forwardB"
    .port_info 2 /INPUT 5 "rs_DX"
    .port_info 3 /INPUT 5 "rt_DX"
    .port_info 4 /INPUT 5 "rd_XM"
    .port_info 5 /INPUT 5 "rd_MW"
    .port_info 6 /INPUT 1 "regWrite_XM"
    .port_info 7 /INPUT 1 "regWrite_MW"
v0111c258_0 .var "forwardA", 1 0;
v01031858_0 .var "forwardB", 1 0;
v0111c2b0_0 .net "rd_MW", 4 0, v01113168_0;  alias, 1 drivers
v0111c308_0 .net "rd_XM", 4 0, v0105dc30_0;  alias, 1 drivers
v010329f0_0 .net "regWrite_MW", 0 0, v0105dc88_0;  alias, 1 drivers
v01032a48_0 .net "regWrite_XM", 0 0, v0105dce0_0;  alias, 1 drivers
v01032aa0_0 .net "rs_DX", 4 0, v0105dd38_0;  alias, 1 drivers
v01032af8_0 .net "rt_DX", 4 0, v0105e0d0_0;  alias, 1 drivers
E_01021cd0/0 .event edge, v01032a48_0, v0111c308_0, v01032aa0_0, v010329f0_0;
E_01021cd0/1 .event edge, v0111c2b0_0, v01032af8_0;
E_01021cd0 .event/or E_01021cd0/0, E_01021cd0/1;
S_01112fe8 .scope module, "test" "tester" 2 38, 2 46 0, S_01025150;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "forwardA"
    .port_info 1 /INPUT 2 "forwardB"
    .port_info 2 /OUTPUT 5 "rs_DX"
    .port_info 3 /OUTPUT 5 "rt_DX"
    .port_info 4 /OUTPUT 5 "rd_XM"
    .port_info 5 /OUTPUT 5 "rd_MW"
    .port_info 6 /OUTPUT 1 "regWrite_XM"
    .port_info 7 /OUTPUT 1 "regWrite_MW"
P_01021960 .param/l "delay" 0 2 55, +C4<00000000000000000000000000001010>;
v011130b8_0 .net "forwardA", 1 0, v0111c258_0;  alias, 1 drivers
v01113110_0 .net "forwardB", 1 0, v01031858_0;  alias, 1 drivers
v01113168_0 .var "rd_MW", 4 0;
v0105dc30_0 .var "rd_XM", 4 0;
v0105dc88_0 .var "regWrite_MW", 0 0;
v0105dce0_0 .var "regWrite_XM", 0 0;
v0105dd38_0 .var "rs_DX", 4 0;
v0105e0d0_0 .var "rt_DX", 4 0;
    .scope S_0111c188;
T_0 ;
    %wait E_01021cd0;
    %load/vec4 v01032a48_0;
    %load/vec4 v0111c308_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0111c308_0;
    %load/vec4 v01032aa0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0111c258_0, 0, 2;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v010329f0_0;
    %load/vec4 v0111c2b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0111c2b0_0;
    %load/vec4 v01032aa0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0111c308_0;
    %load/vec4 v01032aa0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v01032a48_0;
    %load/vec4 v0111c308_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0111c258_0, 0, 2;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0111c258_0, 0, 2;
T_0.3 ;
T_0.1 ;
    %load/vec4 v01032a48_0;
    %load/vec4 v0111c308_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0111c308_0;
    %load/vec4 v01032af8_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v01031858_0, 0, 2;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v010329f0_0;
    %load/vec4 v0111c2b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0111c2b0_0;
    %load/vec4 v01032af8_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0111c308_0;
    %load/vec4 v01032af8_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v01032a48_0;
    %load/vec4 v0111c308_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v01031858_0, 0, 2;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v01031858_0, 0, 2;
T_0.7 ;
T_0.5 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_01112fe8;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0105dc88_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0105dce0_0, 0, 1;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v01113168_0, 0, 5;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0105dc30_0, 0, 5;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0105dd38_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0105e0d0_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0105dc88_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0105dce0_0, 0, 1;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v01113168_0, 0, 5;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0105dc30_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0105dd38_0, 0, 5;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0105e0d0_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0105dc88_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0105dce0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v01113168_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0105dc30_0, 0, 5;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0105dd38_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0105e0d0_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0105dc88_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0105dce0_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v01113168_0, 0, 5;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0105dc30_0, 0, 5;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0105dd38_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0105e0d0_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0105dc88_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0105dce0_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v01113168_0, 0, 5;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0105dc30_0, 0, 5;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0105dd38_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0105e0d0_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0105dc88_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0105dce0_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v01113168_0, 0, 5;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0105dc30_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0105dd38_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0105e0d0_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0105dc88_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0105dce0_0, 0, 1;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v01113168_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0105dc30_0, 0, 5;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0105dd38_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0105e0d0_0, 0, 5;
    %delay 10, 0;
    %end;
    .thread T_1;
    .scope S_01025150;
T_2 ;
    %vpi_call 2 41 "$dumpfile", "forward.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "forwardingUnit.v";
