Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.50 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.50 secs
 
--> Reading design: buttonDebouncer.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "buttonDebouncer.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "buttonDebouncer"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : buttonDebouncer
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Nickj\Desktop\NickFall2017\ECE_3710\FPGA_PROJECTS\assign1B\buttonDebouncer.v" into library work
Parsing module <buttonDebouncer>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <buttonDebouncer>.
WARNING:HDLCompiler:872 - "C:\Users\Nickj\Desktop\NickFall2017\ECE_3710\FPGA_PROJECTS\assign1B\buttonDebouncer.v" Line 39: Using initial value of btnSmplCntr since it is never assigned

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <buttonDebouncer>.
    Related source file is "C:\Users\Nickj\Desktop\NickFall2017\ECE_3710\FPGA_PROJECTS\assign1B\buttonDebouncer.v".
    Found 1-bit register for signal <buttonState>.
    Found 18-bit register for signal <btnCounter>.
    Found 18-bit register for signal <resetBtnCounter>.
    Found 6-bit register for signal <testCounter>.
    Found 18-bit adder for signal <btnCounter[17]_GND_1_o_add_6_OUT> created at line 83.
    Found 18-bit adder for signal <resetBtnCounter[17]_GND_1_o_add_13_OUT> created at line 101.
    Found 18-bit comparator greater for signal <GND_1_o_btnCounter[17]_LessThan_4_o> created at line 66
    Found 18-bit comparator greater for signal <resetBtnCounter[17]_PWR_1_o_LessThan_5_o> created at line 66
    Found 18-bit comparator greater for signal <PWR_1_o_resetBtnCounter[17]_LessThan_13_o> created at line 90
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <buttonDebouncer> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 18-bit adder                                          : 2
# Registers                                            : 4
 1-bit register                                        : 1
 18-bit register                                       : 2
 6-bit register                                        : 1
# Comparators                                          : 3
 18-bit comparator greater                             : 3
# Multiplexers                                         : 1
 18-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1426 - The value init of the FF/Latch testCounter_5 hinder the constant cleaning in the block buttonDebouncer.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <testCounter_0> has a constant value of 1 in block <buttonDebouncer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <testCounter_2> has a constant value of 1 in block <buttonDebouncer>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <buttonDebouncer>.
The following registers are absorbed into counter <resetBtnCounter>: 1 register on signal <resetBtnCounter>.
The following registers are absorbed into counter <btnCounter>: 1 register on signal <btnCounter>.
Unit <buttonDebouncer> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 18-bit up counter                                     : 2
# Registers                                            : 7
 Flip-Flops                                            : 7
# Comparators                                          : 3
 18-bit comparator greater                             : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch testCounter_5 hinder the constant cleaning in the block buttonDebouncer.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <testCounter_0> has a constant value of 1 in block <buttonDebouncer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <testCounter_2> has a constant value of 1 in block <buttonDebouncer>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <testCounter_1> in Unit <buttonDebouncer> is equivalent to the following FF/Latch, which will be removed : <testCounter_3> 

Optimizing unit <buttonDebouncer> ...

Mapping all equations...
Building and optimizing final netlist ...
WARNING:Xst:1426 - The value init of the FF/Latch testCounter_5 hinder the constant cleaning in the block buttonDebouncer.
   You should achieve better results by setting this init to 0.
Found area constraint ratio of 100 (+ 5) on block buttonDebouncer, actual ratio is 0.
FlipFlop resetBtnCounter_14 has been replicated 1 time(s)
FlipFlop resetBtnCounter_15 has been replicated 1 time(s)
FlipFlop testCounter_1 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 43
 Flip-Flops                                            : 43

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : buttonDebouncer.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 146
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 17
#      LUT2                        : 6
#      LUT3                        : 2
#      LUT4                        : 20
#      LUT5                        : 7
#      LUT6                        : 20
#      MUXCY                       : 34
#      VCC                         : 1
#      XORCY                       : 36
# FlipFlops/Latches                : 43
#      FD                          : 23
#      FDR                         : 20
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 1
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              40  out of  18224     0%  
 Number of Slice LUTs:                   74  out of   9112     0%  
    Number used as Logic:                74  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     76
   Number with an unused Flip Flop:      36  out of     76    47%  
   Number with an unused LUT:             2  out of     76     2%  
   Number of fully used LUT-FF pairs:    38  out of     76    50%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    232     4%  
    IOB Flip Flops/Latches:               3

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 43    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.139ns (Maximum Frequency: 162.896MHz)
   Minimum input arrival time before clock: 5.619ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: 4.926ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 6.139ns (frequency: 162.896MHz)
  Total number of paths / destination ports: 6025 / 60
-------------------------------------------------------------------------
Delay:               6.139ns (Levels of Logic = 5)
  Source:            resetBtnCounter_7 (FF)
  Destination:       btnCounter_1 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: resetBtnCounter_7 to btnCounter_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.447   0.995  resetBtnCounter_7 (resetBtnCounter_7)
     LUT5:I0->O            1   0.203   0.808  _n00439 (_n00439)
     LUT6:I3->O            1   0.205   0.580  _n004311 (_n004311)
     LUT6:I5->O           22   0.205   1.134  _n004312 (_n0043)
     LUT6:I5->O           18   0.205   1.050  Mcount_btnCounter_val1 (Mcount_btnCounter_val)
     LUT4:I3->O            1   0.205   0.000  btnCounter_1_rstpot (btnCounter_1_rstpot)
     FD:D                      0.102          btnCounter_1
    ----------------------------------------
    Total                      6.139ns (1.572ns logic, 4.567ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 60 / 42
-------------------------------------------------------------------------
Offset:              5.619ns (Levels of Logic = 4)
  Source:            button (PAD)
  Destination:       btnCounter_1 (FF)
  Destination Clock: clock rising

  Data Path: button to btnCounter_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.222   1.498  button_IBUF (testButton_OBUF)
     LUT6:I0->O           22   0.203   1.134  _n004312 (_n0043)
     LUT6:I5->O           18   0.205   1.050  Mcount_btnCounter_val1 (Mcount_btnCounter_val)
     LUT4:I3->O            1   0.205   0.000  btnCounter_1_rstpot (btnCounter_1_rstpot)
     FD:D                      0.102          btnCounter_1
    ----------------------------------------
    Total                      5.619ns (1.937ns logic, 3.682ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            buttonState (FF)
  Destination:       buttonState (PAD)
  Source Clock:      clock rising

  Data Path: buttonState to buttonState
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  buttonState (buttonState_OBUF)
     OBUF:I->O                 2.571          buttonState_OBUF (buttonState)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.926ns (Levels of Logic = 2)
  Source:            button (PAD)
  Destination:       testButton (PAD)

  Data Path: button to testButton
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.222   1.133  button_IBUF (testButton_OBUF)
     OBUF:I->O                 2.571          testButton_OBUF (testButton)
    ----------------------------------------
    Total                      4.926ns (3.793ns logic, 1.133ns route)
                                       (77.0% logic, 23.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    6.139|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.91 secs
 
--> 

Total memory usage is 295028 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    1 (   0 filtered)

