{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1518997572585 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518997572594 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 18 15:46:12 2018 " "Processing started: Sun Feb 18 15:46:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518997572594 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518997572594 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sha256 -c sha256 " "Command: quartus_map --read_settings_files=on --write_settings_files=off sha256 -c sha256" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518997572594 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1518997573958 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1518997573958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_sha256.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_sha256.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_sha256 " "Found entity 1: tb_sha256" {  } { { "tb_sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/tb_sha256.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518997591410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518997591410 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sha256.sv(113) " "Verilog HDL information at sha256.sv(113): always construct contains both blocking and non-blocking assignments" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 113 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1518997591418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha256.sv 1 1 " "Found 1 design units, including 1 entities, in source file sha256.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha256 " "Found entity 1: sha256" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518997591419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518997591419 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sha256 " "Elaborating entity \"sha256\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1518997591496 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sha256.sv(33) " "Verilog HDL assignment warning at sha256.sv(33): truncated value with size 32 to match size of target (16)" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518997591579 "|sha256"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sha256.sv(35) " "Verilog HDL assignment warning at sha256.sv(35): truncated value with size 32 to match size of target (16)" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518997591579 "|sha256"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sha256.sv(183) " "Verilog HDL assignment warning at sha256.sv(183): truncated value with size 32 to match size of target (16)" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518997591579 "|sha256"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sha256.sv(235) " "Verilog HDL assignment warning at sha256.sv(235): truncated value with size 32 to match size of target (16)" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518997591579 "|sha256"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sha256.sv(236) " "Verilog HDL assignment warning at sha256.sv(236): truncated value with size 32 to match size of target (16)" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518997591579 "|sha256"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sha256.sv(310) " "Verilog HDL assignment warning at sha256.sv(310): truncated value with size 32 to match size of target (16)" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518997591579 "|sha256"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sha256.sv(317) " "Verilog HDL assignment warning at sha256.sv(317): truncated value with size 32 to match size of target (16)" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518997591579 "|sha256"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sha256.sv(341) " "Verilog HDL assignment warning at sha256.sv(341): truncated value with size 32 to match size of target (16)" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518997591579 "|sha256"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1518997613216 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1518997618282 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/17.1/project4/output_files/sha256.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/17.1/project4/output_files/sha256.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518997618946 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1518997620576 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518997620576 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "32 " "Design contains 32 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[16\] " "No output dependent on input pin \"message_addr\[16\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518997621848 "|sha256|message_addr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[17\] " "No output dependent on input pin \"message_addr\[17\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518997621848 "|sha256|message_addr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[18\] " "No output dependent on input pin \"message_addr\[18\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518997621848 "|sha256|message_addr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[19\] " "No output dependent on input pin \"message_addr\[19\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518997621848 "|sha256|message_addr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[20\] " "No output dependent on input pin \"message_addr\[20\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518997621848 "|sha256|message_addr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[21\] " "No output dependent on input pin \"message_addr\[21\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518997621848 "|sha256|message_addr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[22\] " "No output dependent on input pin \"message_addr\[22\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518997621848 "|sha256|message_addr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[23\] " "No output dependent on input pin \"message_addr\[23\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518997621848 "|sha256|message_addr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[24\] " "No output dependent on input pin \"message_addr\[24\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518997621848 "|sha256|message_addr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[25\] " "No output dependent on input pin \"message_addr\[25\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518997621848 "|sha256|message_addr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[26\] " "No output dependent on input pin \"message_addr\[26\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518997621848 "|sha256|message_addr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[27\] " "No output dependent on input pin \"message_addr\[27\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518997621848 "|sha256|message_addr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[28\] " "No output dependent on input pin \"message_addr\[28\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518997621848 "|sha256|message_addr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[29\] " "No output dependent on input pin \"message_addr\[29\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518997621848 "|sha256|message_addr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[30\] " "No output dependent on input pin \"message_addr\[30\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518997621848 "|sha256|message_addr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[31\] " "No output dependent on input pin \"message_addr\[31\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518997621848 "|sha256|message_addr[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[16\] " "No output dependent on input pin \"output_addr\[16\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518997621848 "|sha256|output_addr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[17\] " "No output dependent on input pin \"output_addr\[17\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518997621848 "|sha256|output_addr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[18\] " "No output dependent on input pin \"output_addr\[18\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518997621848 "|sha256|output_addr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[19\] " "No output dependent on input pin \"output_addr\[19\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518997621848 "|sha256|output_addr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[20\] " "No output dependent on input pin \"output_addr\[20\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518997621848 "|sha256|output_addr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[21\] " "No output dependent on input pin \"output_addr\[21\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518997621848 "|sha256|output_addr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[22\] " "No output dependent on input pin \"output_addr\[22\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518997621848 "|sha256|output_addr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[23\] " "No output dependent on input pin \"output_addr\[23\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518997621848 "|sha256|output_addr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[24\] " "No output dependent on input pin \"output_addr\[24\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518997621848 "|sha256|output_addr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[25\] " "No output dependent on input pin \"output_addr\[25\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518997621848 "|sha256|output_addr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[26\] " "No output dependent on input pin \"output_addr\[26\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518997621848 "|sha256|output_addr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[27\] " "No output dependent on input pin \"output_addr\[27\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518997621848 "|sha256|output_addr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[28\] " "No output dependent on input pin \"output_addr\[28\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518997621848 "|sha256|output_addr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[29\] " "No output dependent on input pin \"output_addr\[29\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518997621848 "|sha256|output_addr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[30\] " "No output dependent on input pin \"output_addr\[30\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518997621848 "|sha256|output_addr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[31\] " "No output dependent on input pin \"output_addr\[31\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518997621848 "|sha256|output_addr[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1518997621848 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23942 " "Implemented 23942 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "131 " "Implemented 131 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1518997621961 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1518997621961 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23760 " "Implemented 23760 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1518997621961 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1518997621961 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "874 " "Peak virtual memory: 874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518997622145 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 18 15:47:02 2018 " "Processing ended: Sun Feb 18 15:47:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518997622145 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518997622145 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518997622145 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1518997622145 ""}
