<HTML><HEAD><TITLE>Device Usage Statistics Report</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'><H3>Device Usage Page (usage_statistics_webtalk.html)</H3>This HTML page displays the device usage statistics that will be sent to Xilinx.<BR>To see the actual file transmitted to Xilinx, please click <A HREF="./usage_statistics_webtalk.xml">here</A>.<BR><BR><HR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>software_version_and_target_device</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>beta</B></TD><TD>FALSE</TD>
  <TD BGCOLOR='#DBE5F1'><B>build_version</B></TD><TD>2086221</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>date_generated</B></TD><TD>Wed May  9 16:08:52 2018</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_platform</B></TD><TD>WIN64</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>product_version</B></TD><TD>Vivado v2017.4 (64-bit)</TD>
  <TD BGCOLOR='#DBE5F1'><B>project_id</B></TD><TD>b7fe3d77cf694d86bca2d8c9b3072250</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>project_iteration</B></TD><TD>143</TD>
  <TD BGCOLOR='#DBE5F1'><B>random_id</B></TD><TD>37db399351085d1eb66ba2d2c186fbb3</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>registration_id</B></TD><TD>211327087_0_0_060</TD>
  <TD BGCOLOR='#DBE5F1'><B>route_design</B></TD><TD>TRUE</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_device</B></TD><TD>xc7a100t</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_family</B></TD><TD>artix7</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_package</B></TD><TD>csg324</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_speed</B></TD><TD>-1</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>tool_flow</B></TD><TD>Vivado</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>user_environment</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>cpu_name</B></TD><TD>Intel(R) Core(TM) i7-6700HQ CPU @ 2.60GHz</TD>
  <TD BGCOLOR='#DBE5F1'><B>cpu_speed</B></TD><TD>2592 MHz</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>os_name</B></TD><TD>Microsoft Windows 8 or later , 64-bit</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_release</B></TD><TD>major release  (build 9200)</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>system_ram</B></TD><TD>17.000 GB</TD>
  <TD BGCOLOR='#DBE5F1'><B>total_processors</B></TD><TD>1</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>vivado_usage</B></TD></TR>
<TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>gui_handlers</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>abstractsearchablepanel_show_search=1</TD>
   <TD>addsrcwizard_specify_hdl_netlist_block_design=1</TD>
   <TD>addsrcwizard_specify_or_create_constraint_files=2</TD>
   <TD>arctablepanel_arc_table=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>basedialog_apply=3</TD>
   <TD>basedialog_cancel=8</TD>
   <TD>basedialog_close=1</TD>
   <TD>basedialog_ok=804</TD>
</TR><TR ALIGN='LEFT'>   <TD>basedialog_yes=222</TD>
   <TD>checktimingdialog_check_timing_checkbox_list=10</TD>
   <TD>checktimingdialog_select_all=1</TD>
   <TD>checktimingresulttreetablepanel_check_timing_result_tree_table=57</TD>
</TR><TR ALIGN='LEFT'>   <TD>clockcreationpanel_clock_name=2</TD>
   <TD>clocknetworksreportview_clock_network_tree=2</TD>
   <TD>clocksummarytreetablepanel_clock_summary_tree_table=21</TD>
   <TD>closeplanner_cancel=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>closeplanner_yes=8</TD>
   <TD>cmdmsgdialog_messages=3</TD>
   <TD>cmdmsgdialog_ok=91</TD>
   <TD>cmdmsgdialog_open_messages_view=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>cmdmsgtreedialog_ok=2</TD>
   <TD>codeview_toggle_column_selection_mode=21</TD>
   <TD>commandsinput_type_tcl_command_here=11</TD>
   <TD>configurebitstreamdialog_toc_list=12</TD>
</TR><TR ALIGN='LEFT'>   <TD>confirmsavetexteditsdialog_yes=3</TD>
   <TD>constraintschooserpanel_add_files=2</TD>
   <TD>constraintschooserpanel_add_files_below_to_this_constraint_set=1</TD>
   <TD>constraintschooserpanel_create_file=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>constraintschooserpanel_file_table=1</TD>
   <TD>copyrundialog_run_name=1</TD>
   <TD>coretreetablepanel_core_tree_table=17</TD>
   <TD>creatersbportdialog_active_low=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>creatersbportdialog_create_vector=17</TD>
   <TD>creatersbportdialog_direction=30</TD>
   <TD>creatersbportdialog_frequency=3</TD>
   <TD>creatersbportdialog_from=19</TD>
</TR><TR ALIGN='LEFT'>   <TD>creatersbportdialog_port_name=47</TD>
   <TD>creatersbportdialog_to=1</TD>
   <TD>creatersbportdialog_type=4</TD>
   <TD>createsrcfiledialog_file_name=7</TD>
</TR><TR ALIGN='LEFT'>   <TD>definemodulesdialog_define_modules_and_specify_io_ports=38</TD>
   <TD>definemodulesdialog_entity_name=2</TD>
   <TD>delayvalueschooser_apply=3</TD>
   <TD>editcreateclocktablepanel_edit_create_clock_table=20</TD>
</TR><TR ALIGN='LEFT'>   <TD>editcreategeneratedclocktablepanel_edit_create_generated_clock_table=5</TD>
   <TD>editiodelaytablepanel_edit_io_delay_table=7</TD>
   <TD>exploreaheadview_launch_selected_runs=5</TD>
   <TD>expreportsview_remove_report=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>expreporttreepanel_exp_report_tree_table=6</TD>
   <TD>exprunmenu_change_run_settings=1</TD>
   <TD>exprunmenu_launch_runs=10</TD>
   <TD>exprunmenu_launch_step=5</TD>
</TR><TR ALIGN='LEFT'>   <TD>exprunmenu_make_active=2</TD>
   <TD>exprunmenu_open_run=4</TD>
   <TD>exprunproppanels_name=1</TD>
   <TD>expruntreepanel_exp_run_tree_table=61</TD>
</TR><TR ALIGN='LEFT'>   <TD>filesetpanel_file_set_panel_tree=920</TD>
   <TD>filesetpanel_messages=3</TD>
   <TD>filtertoolbar_show_all=1</TD>
   <TD>floatingtopdialog_ignore_and_continue_with_invalid_top=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>flownavigatortreepanel_flow_navigator_tree=796</TD>
   <TD>flownavigatortreepanel_open=2</TD>
   <TD>generatedclockcreationpanel_clock_name=1</TD>
   <TD>generatedclockcreationpanel_includes_only_logic_where_master=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>generatedclockcreationpanel_optional_multiply_frequency=1</TD>
   <TD>generatedclocktablepanel_table=13</TD>
   <TD>getobjectsdialog_enumerate=3</TD>
   <TD>getobjectsdialog_find=29</TD>
</TR><TR ALIGN='LEFT'>   <TD>getobjectsdialog_specify_of_objects_option=3</TD>
   <TD>getobjectspanel_set=5</TD>
   <TD>gettingstartedview_open_project=6</TD>
   <TD>hcodeeditor_blank_operations=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>hcodeeditor_commands_to_fold_text=2</TD>
   <TD>hcodeeditor_diff_with=2</TD>
   <TD>hduallist_find_results=21</TD>
   <TD>hduallist_selected_names=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>hexceptiondialog_exit=1</TD>
   <TD>hjfilechooserhelpers_jump_to_current_working_directory=3</TD>
   <TD>hjfilechooserrecentlistpreview_recent_directories=2</TD>
   <TD>hpopuptitle_close=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>htable_set_eliding_for_table_cells=4</TD>
   <TD>htoolbar_mark_selected_objects=2</TD>
   <TD>inputoutputtablepanel_table=12</TD>
   <TD>instancemenu_floorplanning=18</TD>
</TR><TR ALIGN='LEFT'>   <TD>instancetablepanel_instance_table=8</TD>
   <TD>insttermtablepanel_instterm_pins_table=10</TD>
   <TD>insttermtablepanel_load_net_delays=2</TD>
   <TD>intraclockssectionpanel_intra_clocks_section_table=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>ipstatussectionpanel_upgrade_selected=1</TD>
   <TD>languagetemplatesdialog_templates_tree=104</TD>
   <TD>logmonitor_monitor=1</TD>
   <TD>mainmenumgr_edit=8</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_export=2</TD>
   <TD>mainmenumgr_file=16</TD>
   <TD>mainmenumgr_floorplanning=2</TD>
   <TD>mainmenumgr_flow=10</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_import=2</TD>
   <TD>mainmenumgr_io_planning=3</TD>
   <TD>mainmenumgr_open_recent_file=1</TD>
   <TD>mainmenumgr_open_recent_project=4</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_report=3</TD>
   <TD>mainmenumgr_settings=3</TD>
   <TD>mainmenumgr_timing=5</TD>
   <TD>mainmenumgr_tools=18</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_view=6</TD>
   <TD>mainmenumgr_window=30</TD>
   <TD>maintoolbarmgr_run=31</TD>
   <TD>mainwinmenumgr_layout=12</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainwintoolbarmgr_select_or_save_window_layout=1</TD>
   <TD>messagewithoptiondialog_dont_show_this_dialog_again=16</TD>
   <TD>msgtreepanel_discard_user_created_messages=2</TD>
   <TD>msgtreepanel_message_severity=6</TD>
</TR><TR ALIGN='LEFT'>   <TD>msgtreepanel_message_view_tree=945</TD>
   <TD>msgview_clear_messages_resulting_from_user_executed=3</TD>
   <TD>msgview_critical_warnings=7</TD>
   <TD>msgview_filter_messages=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>msgview_information_messages=14</TD>
   <TD>msgview_manage_message_suppression=2</TD>
   <TD>msgview_status_messages=6</TD>
   <TD>msgview_warning_messages=20</TD>
</TR><TR ALIGN='LEFT'>   <TD>navigabletimingreporttab_timing_report_navigation_tree=680</TD>
   <TD>netlistschematicview_show_cells_in_this_schematic=2</TD>
   <TD>netlistschematicview_show_nets_in_this_schematic=1</TD>
   <TD>netlistschmenuandmouse_expand_collapse=15</TD>
</TR><TR ALIGN='LEFT'>   <TD>netlistschmenuandmouse_report_timing=9</TD>
   <TD>netlistschmenuandmouse_view=15</TD>
   <TD>netlisttreeview_netlist_tree=122</TD>
   <TD>notificationmanager_run_failed=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>numjobschooser_number_of_jobs=2</TD>
   <TD>overwriteconstraintsdialog_overwrite=3</TD>
   <TD>pacodeeditor_select_cells=1</TD>
   <TD>pacommandnames_add_sources=12</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_auto_connect_ports=1</TD>
   <TD>pacommandnames_auto_update_hier=70</TD>
   <TD>pacommandnames_bitstream_settings=1</TD>
   <TD>pacommandnames_check_timing=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_copy_ip=1</TD>
   <TD>pacommandnames_create_timing_constraint=1</TD>
   <TD>pacommandnames_create_top_hdl=2</TD>
   <TD>pacommandnames_customize_rsb_bloc=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_device_view=1</TD>
   <TD>pacommandnames_edit_constraint_sets=2</TD>
   <TD>pacommandnames_generate_composite_file=9</TD>
   <TD>pacommandnames_goto_implemented_design=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_goto_instantiation=16</TD>
   <TD>pacommandnames_goto_netlist_design=1</TD>
   <TD>pacommandnames_impl_settings=4</TD>
   <TD>pacommandnames_import_src=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_language_templates=3</TD>
   <TD>pacommandnames_message_window=4</TD>
   <TD>pacommandnames_open_ip_example_design=1</TD>
   <TD>pacommandnames_open_project=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_project_summary=5</TD>
   <TD>pacommandnames_recustomize_core=11</TD>
   <TD>pacommandnames_refresh_rsb_block=17</TD>
   <TD>pacommandnames_reload_rtl_design=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_report_clock_networks=1</TD>
   <TD>pacommandnames_report_ip_status=1</TD>
   <TD>pacommandnames_reports_window=4</TD>
   <TD>pacommandnames_reset_composite_file=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_run_bitgen=68</TD>
   <TD>pacommandnames_run_implementation=4</TD>
   <TD>pacommandnames_run_synthesis=23</TD>
   <TD>pacommandnames_schematic=40</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_select_area=2</TD>
   <TD>pacommandnames_select_clock_path=5</TD>
   <TD>pacommandnames_set_as_top=4</TD>
   <TD>pacommandnames_set_used_in_prop=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_show_answer_record_src=1</TD>
   <TD>pacommandnames_show_change_log_src=1</TD>
   <TD>pacommandnames_show_connectivity=12</TD>
   <TD>pacommandnames_simulation_live_restart=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_simulation_live_run=6</TD>
   <TD>pacommandnames_simulation_run=2</TD>
   <TD>pacommandnames_simulation_run_behavioral=1</TD>
   <TD>pacommandnames_synth_settings=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_timing_constraints_wizard=10</TD>
   <TD>pacommandnames_write_config_memory_file=1</TD>
   <TD>pacommandnames_xdc_create_clock=1</TD>
   <TD>pacommandnames_zoom_fit=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>pathmenu_set_false_path=2</TD>
   <TD>pathmenu_set_multicycle_path=1</TD>
   <TD>pathreporttableview_description=36</TD>
   <TD>paviews_code=28</TD>
</TR><TR ALIGN='LEFT'>   <TD>paviews_device=7</TD>
   <TD>paviews_par_report=1</TD>
   <TD>paviews_path_table=2</TD>
   <TD>paviews_project_summary=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>paviews_schematic=54</TD>
   <TD>paviews_system=1</TD>
   <TD>paviews_timing_constraints=1</TD>
   <TD>planaheadtab_refresh_changed_modules=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>powerapi_heat_sink_selection_from_standard_profiles=2</TD>
   <TD>powerinsttreetablepanel_power_inst_tree_table=24</TD>
   <TD>poweritemtreetablepanel_power_item_tree_table=18</TD>
   <TD>powerresulttab_report_navigation_tree=4</TD>
</TR><TR ALIGN='LEFT'>   <TD>primaryclockspanel_pulse_width_check_only_table=1</TD>
   <TD>primaryclockspanel_recommended_constraints_table=30</TD>
   <TD>primitivesmenu_highlight_leaf_cells=1</TD>
   <TD>programoptionspanelimpl_strategy=5</TD>
</TR><TR ALIGN='LEFT'>   <TD>progressdialog_background=53</TD>
   <TD>progressdialog_cancel=5</TD>
   <TD>project_save_project_as=1</TD>
   <TD>projectsummarytimingpanel_open_timing_summary_report=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>projecttab_reload=30</TD>
   <TD>pulsewidthclockcheckstablepanel_pulse_width_clock_checks_table=7</TD>
   <TD>rdicommands_copy=2</TD>
   <TD>rdicommands_custom_commands=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>rdicommands_delete=9</TD>
   <TD>rdicommands_line_comment=29</TD>
   <TD>rdicommands_properties=10</TD>
   <TD>rdicommands_redo=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>rdicommands_save_file=413</TD>
   <TD>rdicommands_waveform_save_configuration=1</TD>
   <TD>rdiviews_waveform_viewer=13</TD>
   <TD>reportipstatusinfodialog_report_ip_status=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>reportnavigationholder_rerun=1</TD>
   <TD>reporttimingsummarydialog_report_timing_summary_dialog_tabbed=7</TD>
   <TD>rsbaddmoduledialog_hide_incompatible_modules=7</TD>
   <TD>rsbaddmoduledialog_module_list=13</TD>
</TR><TR ALIGN='LEFT'>   <TD>rsbapplyautomationbar_run_connection_automation=1</TD>
   <TD>rungadget_show_error_and_critical_warning_messages=3</TD>
   <TD>rungadget_show_warning_and_error_messages_in_messages=2</TD>
   <TD>saveprojectutils_reload=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>saveprojectutils_save=110</TD>
   <TD>schematicview_remove=1</TD>
   <TD>schmenuandmouse_expand_cone=25</TD>
   <TD>schmenuandmouse_report_timing_through_selected_object=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>sdcgetobjectspanel_specify_clock_source_objects=8</TD>
   <TD>sdcgetobjectspanel_specify_generated_clock_source_objects=1</TD>
   <TD>sdcgetobjectspanel_specify_master_clock=5</TD>
   <TD>sdcgetobjectspanel_specify_master_pin=6</TD>
</TR><TR ALIGN='LEFT'>   <TD>selectablelistpanel_selectable_list=12</TD>
   <TD>selectmenu_highlight=80</TD>
   <TD>selectmenu_mark=53</TD>
   <TD>settingsdialog_options_tree=13</TD>
</TR><TR ALIGN='LEFT'>   <TD>settingsdialog_project_tree=28</TD>
   <TD>settingsprojectbitstreampage_configure_additional_bitstream_settings=1</TD>
   <TD>settingsprojectgeneralpage_target_language=1</TD>
   <TD>setusedinprop_simulation=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>setusedinprop_synthesis=1</TD>
   <TD>signaltablepanel_signal_table=5</TD>
   <TD>simpleoutputproductdialog_apply_options_and_dismiss_dialog_without=4</TD>
   <TD>simpleoutputproductdialog_generate_output_products_immediately=30</TD>
</TR><TR ALIGN='LEFT'>   <TD>simpleoutputproductdialog_output_product_tree=7</TD>
   <TD>simpleoutputproductdialog_reset_output_products=2</TD>
   <TD>simpleoutputproductdialog_synthesize_all_ip_including_ip_contained=5</TD>
   <TD>simpleoutputproductdialog_synthesize_design_globally=6</TD>
</TR><TR ALIGN='LEFT'>   <TD>simulationforcesettingsdialog_force_value=7</TD>
   <TD>simulationforcesettingsdialog_leading_edge_value=2</TD>
   <TD>simulationforcesettingsdialog_period=2</TD>
   <TD>simulationforcesettingsdialog_trailing_edge_value=4</TD>
</TR><TR ALIGN='LEFT'>   <TD>simulationforcesettingsdialog_value_radix=2</TD>
   <TD>simulationobjectspanel_simulation_objects_tree_table=38</TD>
   <TD>simulationscopespanel_simulate_scope_table=4</TD>
   <TD>srcchooserpanel_add_hdl_and_netlist_files_to_your_project=4</TD>
</TR><TR ALIGN='LEFT'>   <TD>srcchooserpanel_create_file=7</TD>
   <TD>srcchoosertable_src_chooser_table=7</TD>
   <TD>srcfileproppanels_simulation=1</TD>
   <TD>srcfileproppanels_synthesis=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>srcmenu_ip_documentation=33</TD>
   <TD>srcmenu_ip_hierarchy=60</TD>
   <TD>srcmenu_open_selected_source_files=4</TD>
   <TD>srcmenu_refresh_hierarchy=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>srcmenu_set_library=1</TD>
   <TD>stalerundialog_open_design=1</TD>
   <TD>stalerundialog_yes=1</TD>
   <TD>statemonitor_reset_run=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>syntheticagettingstartedview_recent_projects=19</TD>
   <TD>syntheticastatemonitor_cancel=11</TD>
   <TD>systembuildermenu_add_ip=5</TD>
   <TD>systembuildermenu_add_module=17</TD>
</TR><TR ALIGN='LEFT'>   <TD>systembuildermenu_create_interface_port=1</TD>
   <TD>systembuildermenu_create_port=32</TD>
   <TD>systembuildermenu_run_block_automation=1</TD>
   <TD>systembuildermenu_start_connection_mode=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>systembuilderview_add_ip=2</TD>
   <TD>systembuilderview_orientation=28</TD>
   <TD>systemtreeview_system_tree=4</TD>
   <TD>tclfinddialog_regular_expression=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>tclobjecttreetable_treetable=30</TD>
   <TD>tclobjectview_remove_properties=1</TD>
   <TD>timingdialogutils_results_name=1</TD>
   <TD>timinggettingstartedpanel_check_timing=12</TD>
</TR><TR ALIGN='LEFT'>   <TD>timinggettingstartedpanel_report_timing=1</TD>
   <TD>timinggettingstartedpanel_report_timing_summary=4</TD>
   <TD>timingitemflattablepanel_floorplanning=6</TD>
   <TD>timingitemflattablepanel_table=545</TD>
</TR><TR ALIGN='LEFT'>   <TD>timingitemflattablepanel_view_path_report=1</TD>
   <TD>timingitemtreetablepanel_timing_item_tree_table=5</TD>
   <TD>timingpathresultsectionpanel_show_only_failing_paths=2</TD>
   <TD>timingsumresultstab_show_only_failing_checks=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>touchpointsurveydialog_no=2</TD>
   <TD>touchpointsurveydialog_remind_me_later=1</TD>
   <TD>viotreetablepanel_vio_tree_table=15</TD>
   <TD>waveformnametree_waveform_name_tree=5</TD>
</TR><TR ALIGN='LEFT'>   <TD>waveformview_add_marker=1</TD>
   <TD>waveformview_goto_cursor=1</TD>
   <TD>waveformview_next_transition=1</TD>
   <TD>xdccategorytree_xdc_category_tree=14</TD>
</TR><TR ALIGN='LEFT'>   <TD>xdceditorpanel_create_clock_constraint=1</TD>
   <TD>xdceditorview_apply_all_changes_to_xdc_constraints=4</TD>
   <TD>xdctableeditorspanel_create_new_timing_constraint=14</TD>
   <TD>xdctableeditorspanel_edit_existing_timing_constraint=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>xdctableeditorspanel_remove_selected_row=9</TD>
   <TD>xdcviewertreetablepanel_xdc_viewer_tree_table=14</TD>
   <TD>xpg_tabbedpane_tabbed_pane=3</TD>
   <TD>xpowersettingsdialog_save_these_settings_and_run=4</TD>
</TR>  </TABLE>
  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>java_command_handlers</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>addsources=15</TD>
   <TD>autoconnectport=1</TD>
   <TD>checktiming=1</TD>
   <TD>configurebitstream=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>copyiphandler=1</TD>
   <TD>coreview=3</TD>
   <TD>createblockdesign=1</TD>
   <TD>createtophdl=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>customizecore=2</TD>
   <TD>customizersbblock=111</TD>
   <TD>debugwizardcmdhandler=3</TD>
   <TD>editconstraintsets=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>editcopy=3</TD>
   <TD>editdelete=50</TD>
   <TD>editpaste=6</TD>
   <TD>editproperties=11</TD>
</TR><TR ALIGN='LEFT'>   <TD>editundo=11</TD>
   <TD>fliptoviewtaskrtlanalysis=1</TD>
   <TD>fliptoviewtasksynthesis=4</TD>
   <TD>generateoutputforbdfile=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>managecompositetargets=18</TD>
   <TD>openblockdesign=24</TD>
   <TD>opendeviceview=1</TD>
   <TD>openexistingreport=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>openhardwaremanager=2</TD>
   <TD>openipexampledesign=1</TD>
   <TD>openproject=7</TD>
   <TD>powerconstraintswizard=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>projectsummary=5</TD>
   <TD>recustomizecore=20</TD>
   <TD>refreshrsbblock=17</TD>
   <TD>reloaddesign=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>reportclocknetworks=1</TD>
   <TD>reportdrc=2</TD>
   <TD>reportipstatus=2</TD>
   <TD>reportmethodology=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>reporttiming=2</TD>
   <TD>reporttimingsummary=24</TD>
   <TD>runbitgen=231</TD>
   <TD>runimplementation=44</TD>
</TR><TR ALIGN='LEFT'>   <TD>runpowerestimation=4</TD>
   <TD>runschematic=105</TD>
   <TD>runsynthesis=96</TD>
   <TD>saveprojectas=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>selectclockpathpreference=5</TD>
   <TD>setsourceenabled=2</TD>
   <TD>settopnode=4</TD>
   <TD>showanswerrecord=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>showconnectivity=12</TD>
   <TD>showpowerestimation=6</TD>
   <TD>showsource=17</TD>
   <TD>showversioninfo=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>showview=170</TD>
   <TD>simulationrestart=1</TD>
   <TD>simulationrun=1</TD>
   <TD>simulationrunfortime=6</TD>
</TR><TR ALIGN='LEFT'>   <TD>timingconstraintswizard=17</TD>
   <TD>toggleselectareamode=2</TD>
   <TD>toolssettings=10</TD>
   <TD>toolstemplates=7</TD>
</TR><TR ALIGN='LEFT'>   <TD>unselectallcmdhandler=1</TD>
   <TD>upgradeip=1</TD>
   <TD>viewlayoutcmd=1</TD>
   <TD>viewtaskimplementation=7</TD>
</TR><TR ALIGN='LEFT'>   <TD>viewtaskprojectmanager=1</TD>
   <TD>viewtaskrtlanalysis=8</TD>
   <TD>viewtasksimulation=1</TD>
   <TD>viewtasksynthesis=15</TD>
</TR><TR ALIGN='LEFT'>   <TD>waveformsaveconfiguration=1</TD>
   <TD>writecfgmemfile=2</TD>
   <TD>xdccreateclock=10</TD>
   <TD>xdccreategeneratedclock=7</TD>
</TR><TR ALIGN='LEFT'>   <TD>zoomfit=1</TD>
</TR>  </TABLE>
</TR><TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>other_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>guimode=32</TD>
</TR>  </TABLE>
  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>project_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>constraintsetcount=1</TD>
   <TD>core_container=false</TD>
   <TD>currentimplrun=impl_1</TD>
   <TD>currentsynthesisrun=synth_1</TD>
</TR><TR ALIGN='LEFT'>   <TD>default_library=xil_defaultlib</TD>
   <TD>designmode=RTL</TD>
   <TD>export_simulation_activehdl=19</TD>
   <TD>export_simulation_ies=19</TD>
</TR><TR ALIGN='LEFT'>   <TD>export_simulation_modelsim=19</TD>
   <TD>export_simulation_questa=19</TD>
   <TD>export_simulation_riviera=19</TD>
   <TD>export_simulation_vcs=19</TD>
</TR><TR ALIGN='LEFT'>   <TD>export_simulation_xsim=19</TD>
   <TD>implstrategy=Performance_NetDelay_low</TD>
   <TD>launch_simulation_activehdl=0</TD>
   <TD>launch_simulation_ies=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>launch_simulation_modelsim=0</TD>
   <TD>launch_simulation_questa=0</TD>
   <TD>launch_simulation_riviera=0</TD>
   <TD>launch_simulation_vcs=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>launch_simulation_xsim=1</TD>
   <TD>simulator_language=Mixed</TD>
   <TD>srcsetcount=15</TD>
   <TD>synthesisstrategy=Vivado Synthesis Defaults</TD>
</TR><TR ALIGN='LEFT'>   <TD>target_language=VHDL</TD>
   <TD>target_simulator=XSim</TD>
   <TD>totalimplruns=4</TD>
   <TD>totalsynthesisruns=3</TD>
</TR>  </TABLE>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>unisim_transformation</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>post_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg=6</TD>
    <TD>bufh=1</TD>
    <TD>carry4=105</TD>
    <TD>fdce=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdpe=70</TD>
    <TD>fdre=7270</TD>
    <TD>fdse=54</TD>
    <TD>gnd=71</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibuf=22</TD>
    <TD>ibuf_intermdisable=16</TD>
    <TD>ibufds_intermdisable_int=4</TD>
    <TD>idelayctrl=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>idelaye2=16</TD>
    <TD>in_fifo=2</TD>
    <TD>inv=3</TD>
    <TD>iserdese2=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut1=281</TD>
    <TD>lut2=4806</TD>
    <TD>lut3=609</TD>
    <TD>lut4=686</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut5=3055</TD>
    <TD>lut6=1378</TD>
    <TD>mmcme2_adv=1</TD>
    <TD>muxf7=1096</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf8=512</TD>
    <TD>obuf=38</TD>
    <TD>obufds=2</TD>
    <TD>obuft=35</TD>
</TR><TR ALIGN='LEFT'>    <TD>obuftds=4</TD>
    <TD>oddr=5</TD>
    <TD>oserdese2=42</TD>
    <TD>out_fifo=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>phaser_in_phy=2</TD>
    <TD>phaser_out_phy=4</TD>
    <TD>phaser_ref=1</TD>
    <TD>phy_control=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>plle2_adv=3</TD>
    <TD>ramb36e1=1</TD>
    <TD>ramd32=534</TD>
    <TD>rams32=178</TD>
</TR><TR ALIGN='LEFT'>    <TD>srl16e=11</TD>
    <TD>srlc32e=1</TD>
    <TD>vcc=67</TD>
    <TD>xadc=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>pre_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg=6</TD>
    <TD>bufh=1</TD>
    <TD>carry4=105</TD>
    <TD>fdce=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdpe=70</TD>
    <TD>fdre=7270</TD>
    <TD>fdse=54</TD>
    <TD>gnd=71</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibuf=22</TD>
    <TD>idelayctrl=1</TD>
    <TD>idelaye2=16</TD>
    <TD>in_fifo=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>iobuf_intermdisable=16</TD>
    <TD>iobufds_intermdisable=2</TD>
    <TD>iserdese2=16</TD>
    <TD>lut1=281</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut2=4806</TD>
    <TD>lut3=609</TD>
    <TD>lut4=686</TD>
    <TD>lut5=3055</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut6=1378</TD>
    <TD>mmcme2_adv=1</TD>
    <TD>muxf7=1096</TD>
    <TD>muxf8=512</TD>
</TR><TR ALIGN='LEFT'>    <TD>obuf=38</TD>
    <TD>obufds=1</TD>
    <TD>obuft=19</TD>
    <TD>oddr=5</TD>
</TR><TR ALIGN='LEFT'>    <TD>oserdese2=42</TD>
    <TD>out_fifo=4</TD>
    <TD>phaser_in_phy=2</TD>
    <TD>phaser_out_phy=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>phaser_ref=1</TD>
    <TD>phy_control=1</TD>
    <TD>plle2_adv=3</TD>
    <TD>ram32m=89</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36e1=1</TD>
    <TD>srl16e=11</TD>
    <TD>srlc32e=1</TD>
    <TD>vcc=67</TD>
</TR><TR ALIGN='LEFT'>    <TD>xadc=1</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>phys_opt_design_post_place</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-bram_register_opt=default::[not_specified]</TD>
    <TD>-clock_opt=default::[not_specified]</TD>
    <TD>-critical_cell_opt=default::[not_specified]</TD>
    <TD>-critical_pin_opt=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-directive=AggressiveExplore</TD>
    <TD>-dsp_register_opt=default::[not_specified]</TD>
    <TD>-effort_level=default::[not_specified]</TD>
    <TD>-fanout_opt=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-hold_fix=default::[not_specified]</TD>
    <TD>-insert_negative_edge_ffs=default::[not_specified]</TD>
    <TD>-multi_clock_opt=default::[not_specified]</TD>
    <TD>-placement_opt=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-restruct_opt=default::[not_specified]</TD>
    <TD>-retime=default::[not_specified]</TD>
    <TD>-rewire=default::[not_specified]</TD>
    <TD>-shift_register_opt=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-uram_register_opt=default::[not_specified]</TD>
    <TD>-verbose=default::[not_specified]</TD>
    <TD>-vhfn=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>postths=0.000000</TD>
    <TD>posttns=-238.782661</TD>
    <TD>postwhs=0.000000</TD>
    <TD>postwns=-3.941241</TD>
</TR><TR ALIGN='LEFT'>    <TD>preths=0.000000</TD>
    <TD>pretns=-248.642692</TD>
    <TD>prewhs=0.000000</TD>
    <TD>prewns=-4.052243</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>ip_statistics</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>mig_7series_v4_0/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>axi_enable=0</TD>
    <TD>burst_mode=8</TD>
    <TD>burst_type=SEQ</TD>
    <TD>clk_period=3333</TD>
</TR><TR ALIGN='LEFT'>    <TD>clkin_period=4999</TD>
    <TD>core_container=NA</TD>
    <TD>data_mask=1</TD>
    <TD>debug_port=OFF</TD>
</TR><TR ALIGN='LEFT'>    <TD>dq_width=16</TD>
    <TD>ecc=OFF</TD>
    <TD>interface_type=DDR2</TD>
    <TD>internal_vref=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>language=Verilog</TD>
    <TD>level=CONTROLLER</TD>
    <TD>memory_address_map=BANK_ROW_COLUMN</TD>
</TR><TR ALIGN='LEFT'>    <TD>memory_part=mt47h64m16hr-25e</TD>
    <TD>memory_type=COMP</TD>
    <TD>no_of_controllers=1</TD>
    <TD>ordering=STRICT</TD>
</TR><TR ALIGN='LEFT'>    <TD>output_drv=HIGH</TD>
    <TD>phy_ratio=2</TD>
    <TD>refclk_freq=200</TD>
    <TD>refclk_type=USE_SYSTEM_CLOCK</TD>
</TR><TR ALIGN='LEFT'>    <TD>rtt_nom=50</TD>
    <TD>synthesis_tool=Vivado</TD>
    <TD>sysclk_type=NO_BUFFER</TD>
    <TD>use_cs_port=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_odt_port=1</TD>
    <TD>vccaux_io=1.8V</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_drc</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-append=default::[not_specified]</TD>
    <TD>-checks=default::[not_specified]</TD>
    <TD>-fail_on=default::[not_specified]</TD>
    <TD>-force=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-format=default::[not_specified]</TD>
    <TD>-messages=default::[not_specified]</TD>
    <TD>-name=default::[not_specified]</TD>
    <TD>-return_string=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-ruledecks=default::[not_specified]</TD>
    <TD>-upgrade_cw=default::[not_specified]</TD>
    <TD>-waived=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>results</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>cfgbvs-1=1</TD>
    <TD>plholdvio-2=1</TD>
    <TD>reqp-1709=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>nstd-1=Warning</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_utilization</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>clocking</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufgctrl_available=32</TD>
    <TD>bufgctrl_fixed=0</TD>
    <TD>bufgctrl_used=3</TD>
    <TD>bufgctrl_util_percentage=9.38</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufhce_available=96</TD>
    <TD>bufhce_fixed=0</TD>
    <TD>bufhce_used=1</TD>
    <TD>bufhce_util_percentage=1.04</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufio_available=24</TD>
    <TD>bufio_fixed=0</TD>
    <TD>bufio_used=0</TD>
    <TD>bufio_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufmrce_available=12</TD>
    <TD>bufmrce_fixed=0</TD>
    <TD>bufmrce_used=0</TD>
    <TD>bufmrce_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufr_available=24</TD>
    <TD>bufr_fixed=0</TD>
    <TD>bufr_used=0</TD>
    <TD>bufr_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>mmcme2_adv_available=6</TD>
    <TD>mmcme2_adv_fixed=1</TD>
    <TD>mmcme2_adv_used=1</TD>
    <TD>mmcme2_adv_util_percentage=16.67</TD>
</TR><TR ALIGN='LEFT'>    <TD>plle2_adv_available=6</TD>
    <TD>plle2_adv_fixed=1</TD>
    <TD>plle2_adv_used=2</TD>
    <TD>plle2_adv_util_percentage=33.33</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>dsp</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>dsps_available=240</TD>
    <TD>dsps_fixed=0</TD>
    <TD>dsps_used=0</TD>
    <TD>dsps_util_percentage=0.00</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>io_standard</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>blvds_25=0</TD>
    <TD>diff_hstl_i=0</TD>
    <TD>diff_hstl_i_18=0</TD>
    <TD>diff_hstl_ii=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hstl_ii_18=0</TD>
    <TD>diff_hsul_12=0</TD>
    <TD>diff_mobile_ddr=0</TD>
    <TD>diff_sstl135=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl135_r=0</TD>
    <TD>diff_sstl15=0</TD>
    <TD>diff_sstl15_r=0</TD>
    <TD>diff_sstl18_i=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl18_ii=1</TD>
    <TD>hstl_i=0</TD>
    <TD>hstl_i_18=0</TD>
    <TD>hstl_ii=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hstl_ii_18=0</TD>
    <TD>hsul_12=0</TD>
    <TD>lvcmos12=0</TD>
    <TD>lvcmos15=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvcmos18=1</TD>
    <TD>lvcmos25=0</TD>
    <TD>lvcmos33=1</TD>
    <TD>lvds_25=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvttl=0</TD>
    <TD>mini_lvds_25=0</TD>
    <TD>mobile_ddr=0</TD>
    <TD>pci33_3=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>ppds_25=0</TD>
    <TD>rsds_25=0</TD>
    <TD>sstl135=0</TD>
    <TD>sstl135_r=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl15=0</TD>
    <TD>sstl15_r=0</TD>
    <TD>sstl18_i=0</TD>
    <TD>sstl18_ii=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>tmds_33=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>memory</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>block_ram_tile_available=135</TD>
    <TD>block_ram_tile_fixed=0</TD>
    <TD>block_ram_tile_used=0</TD>
    <TD>block_ram_tile_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb18_available=270</TD>
    <TD>ramb18_fixed=0</TD>
    <TD>ramb18_used=0</TD>
    <TD>ramb18_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36_fifo_available=135</TD>
    <TD>ramb36_fifo_fixed=0</TD>
    <TD>ramb36_fifo_used=0</TD>
    <TD>ramb36_fifo_util_percentage=0.00</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>primitives</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg_functional_category=Clock</TD>
    <TD>bufg_used=3</TD>
    <TD>bufh_functional_category=Clock</TD>
    <TD>bufh_used=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>carry4_functional_category=CarryLogic</TD>
    <TD>carry4_used=105</TD>
    <TD>fdce_functional_category=Flop &amp; Latch</TD>
    <TD>fdce_used=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdpe_functional_category=Flop &amp; Latch</TD>
    <TD>fdpe_used=44</TD>
    <TD>fdre_functional_category=Flop &amp; Latch</TD>
    <TD>fdre_used=3769</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdse_functional_category=Flop &amp; Latch</TD>
    <TD>fdse_used=50</TD>
    <TD>ibuf_functional_category=IO</TD>
    <TD>ibuf_intermdisable_functional_category=IO</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibuf_intermdisable_used=16</TD>
    <TD>ibuf_used=22</TD>
    <TD>ibufds_intermdisable_int_functional_category=IO</TD>
    <TD>ibufds_intermdisable_int_used=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>idelayctrl_functional_category=IO</TD>
    <TD>idelayctrl_used=1</TD>
    <TD>idelaye2_functional_category=IO</TD>
    <TD>idelaye2_used=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>in_fifo_functional_category=IO</TD>
    <TD>in_fifo_used=2</TD>
    <TD>inv_functional_category=LUT</TD>
    <TD>inv_used=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>iserdese2_functional_category=IO</TD>
    <TD>iserdese2_used=16</TD>
    <TD>lut1_functional_category=LUT</TD>
    <TD>lut1_used=210</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut2_functional_category=LUT</TD>
    <TD>lut2_used=1645</TD>
    <TD>lut3_functional_category=LUT</TD>
    <TD>lut3_used=505</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut4_functional_category=LUT</TD>
    <TD>lut4_used=792</TD>
    <TD>lut5_functional_category=LUT</TD>
    <TD>lut5_used=1274</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut6_functional_category=LUT</TD>
    <TD>lut6_used=1054</TD>
    <TD>mmcme2_adv_functional_category=Clock</TD>
    <TD>mmcme2_adv_used=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf7_functional_category=MuxFx</TD>
    <TD>muxf7_used=280</TD>
    <TD>muxf8_functional_category=MuxFx</TD>
    <TD>muxf8_used=128</TD>
</TR><TR ALIGN='LEFT'>    <TD>obuf_functional_category=IO</TD>
    <TD>obuf_used=38</TD>
    <TD>obufds_functional_category=IO</TD>
    <TD>obufds_used=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>obuft_functional_category=IO</TD>
    <TD>obuft_used=35</TD>
    <TD>obuftds_functional_category=IO</TD>
    <TD>obuftds_used=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>oddr_functional_category=IO</TD>
    <TD>oddr_used=5</TD>
    <TD>oserdese2_functional_category=IO</TD>
    <TD>oserdese2_used=42</TD>
</TR><TR ALIGN='LEFT'>    <TD>out_fifo_functional_category=IO</TD>
    <TD>out_fifo_used=4</TD>
    <TD>phaser_in_phy_functional_category=IO</TD>
    <TD>phaser_in_phy_used=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>phaser_out_phy_functional_category=IO</TD>
    <TD>phaser_out_phy_used=4</TD>
    <TD>phaser_ref_functional_category=IO</TD>
    <TD>phaser_ref_used=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>phy_control_functional_category=IO</TD>
    <TD>phy_control_used=1</TD>
    <TD>plle2_adv_functional_category=Clock</TD>
    <TD>plle2_adv_used=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramd32_functional_category=Distributed Memory</TD>
    <TD>ramd32_used=528</TD>
    <TD>rams32_functional_category=Distributed Memory</TD>
    <TD>rams32_used=176</TD>
</TR><TR ALIGN='LEFT'>    <TD>srl16e_functional_category=Distributed Memory</TD>
    <TD>srl16e_used=12</TD>
    <TD>xadc_functional_category=Others</TD>
    <TD>xadc_used=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>slice_logic</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>f7_muxes_available=31700</TD>
    <TD>f7_muxes_fixed=0</TD>
    <TD>f7_muxes_used=280</TD>
    <TD>f7_muxes_util_percentage=0.88</TD>
</TR><TR ALIGN='LEFT'>    <TD>f8_muxes_available=15850</TD>
    <TD>f8_muxes_fixed=0</TD>
    <TD>f8_muxes_used=128</TD>
    <TD>f8_muxes_util_percentage=0.81</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_distributed_ram_fixed=0</TD>
    <TD>lut_as_distributed_ram_used=352</TD>
    <TD>lut_as_logic_available=63400</TD>
    <TD>lut_as_logic_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_logic_used=4704</TD>
    <TD>lut_as_logic_util_percentage=7.42</TD>
    <TD>lut_as_memory_available=19000</TD>
    <TD>lut_as_memory_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_memory_used=364</TD>
    <TD>lut_as_memory_util_percentage=1.92</TD>
    <TD>lut_as_shift_register_fixed=0</TD>
    <TD>lut_as_shift_register_used=12</TD>
</TR><TR ALIGN='LEFT'>    <TD>register_as_flip_flop_available=126800</TD>
    <TD>register_as_flip_flop_fixed=0</TD>
    <TD>register_as_flip_flop_used=3867</TD>
    <TD>register_as_flip_flop_util_percentage=3.05</TD>
</TR><TR ALIGN='LEFT'>    <TD>register_as_latch_available=126800</TD>
    <TD>register_as_latch_fixed=0</TD>
    <TD>register_as_latch_used=0</TD>
    <TD>register_as_latch_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_luts_available=63400</TD>
    <TD>slice_luts_fixed=0</TD>
    <TD>slice_luts_used=5068</TD>
    <TD>slice_luts_util_percentage=7.99</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_registers_available=126800</TD>
    <TD>slice_registers_fixed=0</TD>
    <TD>slice_registers_used=3867</TD>
    <TD>slice_registers_util_percentage=3.05</TD>
</TR><TR ALIGN='LEFT'>    <TD>fully_used_lut_ff_pairs_fixed=3.05</TD>
    <TD>fully_used_lut_ff_pairs_used=211</TD>
    <TD>lut_as_distributed_ram_fixed=0</TD>
    <TD>lut_as_distributed_ram_used=352</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_logic_available=63400</TD>
    <TD>lut_as_logic_fixed=0</TD>
    <TD>lut_as_logic_used=4704</TD>
    <TD>lut_as_logic_util_percentage=7.42</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_memory_available=19000</TD>
    <TD>lut_as_memory_fixed=0</TD>
    <TD>lut_as_memory_used=364</TD>
    <TD>lut_as_memory_util_percentage=1.92</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_shift_register_fixed=0</TD>
    <TD>lut_as_shift_register_used=12</TD>
    <TD>lut_ff_pairs_with_one_unused_flip_flop_fixed=12</TD>
    <TD>lut_ff_pairs_with_one_unused_flip_flop_used=970</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_ff_pairs_with_one_unused_lut_output_fixed=970</TD>
    <TD>lut_ff_pairs_with_one_unused_lut_output_used=1059</TD>
    <TD>lut_flip_flop_pairs_available=63400</TD>
    <TD>lut_flip_flop_pairs_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_flip_flop_pairs_used=1381</TD>
    <TD>lut_flip_flop_pairs_util_percentage=2.18</TD>
    <TD>slice_available=15850</TD>
    <TD>slice_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_used=1725</TD>
    <TD>slice_util_percentage=10.88</TD>
    <TD>slicel_fixed=0</TD>
    <TD>slicel_used=1115</TD>
</TR><TR ALIGN='LEFT'>    <TD>slicem_fixed=0</TD>
    <TD>slicem_used=610</TD>
    <TD>unique_control_sets_used=213</TD>
    <TD>using_o5_and_o6_fixed=213</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_and_o6_used=0</TD>
    <TD>using_o5_output_only_fixed=0</TD>
    <TD>using_o5_output_only_used=11</TD>
    <TD>using_o6_output_only_fixed=11</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o6_output_only_used=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>specific_feature</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bscane2_available=4</TD>
    <TD>bscane2_fixed=0</TD>
    <TD>bscane2_used=0</TD>
    <TD>bscane2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>capturee2_available=1</TD>
    <TD>capturee2_fixed=0</TD>
    <TD>capturee2_used=0</TD>
    <TD>capturee2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>dna_port_available=1</TD>
    <TD>dna_port_fixed=0</TD>
    <TD>dna_port_used=0</TD>
    <TD>dna_port_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>efuse_usr_available=1</TD>
    <TD>efuse_usr_fixed=0</TD>
    <TD>efuse_usr_used=0</TD>
    <TD>efuse_usr_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>frame_ecce2_available=1</TD>
    <TD>frame_ecce2_fixed=0</TD>
    <TD>frame_ecce2_used=0</TD>
    <TD>frame_ecce2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>icape2_available=2</TD>
    <TD>icape2_fixed=0</TD>
    <TD>icape2_used=0</TD>
    <TD>icape2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcie_2_1_available=1</TD>
    <TD>pcie_2_1_fixed=0</TD>
    <TD>pcie_2_1_used=0</TD>
    <TD>pcie_2_1_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>startupe2_available=1</TD>
    <TD>startupe2_fixed=0</TD>
    <TD>startupe2_used=0</TD>
    <TD>startupe2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>xadc_available=1</TD>
    <TD>xadc_fixed=0</TD>
    <TD>xadc_used=1</TD>
    <TD>xadc_util_percentage=100.00</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>router</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>actual_expansions=1897174</TD>
    <TD>bogomips=0</TD>
    <TD>bram18=0</TD>
    <TD>bram36=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufg=0</TD>
    <TD>bufr=0</TD>
    <TD>congestion_level=0</TD>
    <TD>ctrls=215</TD>
</TR><TR ALIGN='LEFT'>    <TD>dsp=0</TD>
    <TD>effort=2</TD>
    <TD>estimated_expansions=6920598</TD>
    <TD>ff=3871</TD>
</TR><TR ALIGN='LEFT'>    <TD>global_clocks=3</TD>
    <TD>high_fanout_nets=4</TD>
    <TD>iob=101</TD>
    <TD>lut=5537</TD>
</TR><TR ALIGN='LEFT'>    <TD>movable_instances=10946</TD>
    <TD>nets=13237</TD>
    <TD>pins=62211</TD>
    <TD>pll=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>router_runtime=2.000000</TD>
    <TD>router_timing_driven=1</TD>
    <TD>threads=2</TD>
    <TD>timing_constraints_exist=1</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>synthesis</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-assert=default::[not_specified]</TD>
    <TD>-bufg=default::12</TD>
    <TD>-cascade_dsp=default::auto</TD>
    <TD>-constrset=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-control_set_opt_threshold=default::auto</TD>
    <TD>-directive=default::default</TD>
    <TD>-fanout_limit=default::10000</TD>
    <TD>-flatten_hierarchy=default::rebuilt</TD>
</TR><TR ALIGN='LEFT'>    <TD>-fsm_extraction=default::auto</TD>
    <TD>-gated_clock_conversion=default::off</TD>
    <TD>-generic=default::[not_specified]</TD>
    <TD>-include_dirs=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-keep_equivalent_registers=default::[not_specified]</TD>
    <TD>-max_bram=default::-1</TD>
    <TD>-max_bram_cascade_height=default::-1</TD>
    <TD>-max_dsp=default::-1</TD>
</TR><TR ALIGN='LEFT'>    <TD>-max_uram=default::-1</TD>
    <TD>-max_uram_cascade_height=default::-1</TD>
    <TD>-mode=default::default</TD>
    <TD>-name=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-no_lc=default::[not_specified]</TD>
    <TD>-no_srlextract=default::[not_specified]</TD>
    <TD>-no_timing_driven=default::[not_specified]</TD>
    <TD>-part=xc7a100tcsg324-1</TD>
</TR><TR ALIGN='LEFT'>    <TD>-resource_sharing=default::auto</TD>
    <TD>-retiming=default::[not_specified]</TD>
    <TD>-rtl=default::[not_specified]</TD>
    <TD>-rtl_skip_constraints=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-rtl_skip_ip=default::[not_specified]</TD>
    <TD>-seu_protect=default::none</TD>
    <TD>-sfcu=default::[not_specified]</TD>
    <TD>-shreg_min_size=default::3</TD>
</TR><TR ALIGN='LEFT'>    <TD>-top=main_interconnect</TD>
    <TD>-verilog_define=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>elapsed=00:01:55s</TD>
    <TD>hls_ip=0</TD>
    <TD>memory_gain=654.887MB</TD>
    <TD>memory_peak=993.754MB</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>xsim</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-sim_mode=default::behavioral</TD>
    <TD>-sim_type=default::</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
</BODY>
</HTML>
