#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Nov 21 13:45:31 2024
# Process ID: 3544
# Current directory: D:/Vivado/repos/HECTemp/HECTemp
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent32452 D:\Vivado\repos\HECTemp\HECTemp\HECTemp.xpr
# Log file: D:/Vivado/repos/HECTemp/HECTemp/vivado.log
# Journal file: D:/Vivado/repos/HECTemp/HECTemp\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado/repos/HECTemp/HECTemp/HECTemp.xpr
INFO: [Project 1-313] Project file moved from 'D:/vivadoProject/HECTemp/HECTemp' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2019.2/data/ip'.
save_project_as RAM D:/Vivado/repos/RAM -force
file mkdir D:/Vivado/repos/RAM/RAM.srcs/sources_1/new
close [ open D:/Vivado/repos/RAM/RAM.srcs/sources_1/new/RAM.v w ]
add_files D:/Vivado/repos/RAM/RAM.srcs/sources_1/new/RAM.v
update_compile_order -fileset sources_1
file mkdir D:/Vivado/repos/RAM/RAM.srcs/constrs_1
file mkdir D:/Vivado/repos/RAM/RAM.srcs/constrs_1/new
close [ open D:/Vivado/repos/RAM/RAM.srcs/constrs_1/new/RAM.xdc w ]
add_files -fileset constrs_1 D:/Vivado/repos/RAM/RAM.srcs/constrs_1/new/RAM.xdc
add_files -norecurse D:/Vivado/repos/RAM/RAM.srcs/sources_1/new/BCD.v
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Nov 21 15:06:12 2024] Launched synth_1...
Run output will be captured here: D:/Vivado/repos/RAM/RAM.runs/synth_1/runme.log
[Thu Nov 21 15:06:13 2024] Launched impl_1...
Run output will be captured here: D:/Vivado/repos/RAM/RAM.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Nov 21 15:10:13 2024] Launched synth_1...
Run output will be captured here: D:/Vivado/repos/RAM/RAM.runs/synth_1/runme.log
[Thu Nov 21 15:10:13 2024] Launched impl_1...
Run output will be captured here: D:/Vivado/repos/RAM/RAM.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2305.934 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2305.934 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2305.934 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2305.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 2305.934 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Nov 21 15:19:21 2024] Launched synth_1...
Run output will be captured here: D:/Vivado/repos/RAM/RAM.runs/synth_1/runme.log
[Thu Nov 21 15:19:21 2024] Launched impl_1...
Run output will be captured here: D:/Vivado/repos/RAM/RAM.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2305.934 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2305.934 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2305.934 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Nov 21 15:29:24 2024] Launched synth_1...
Run output will be captured here: D:/Vivado/repos/RAM/RAM.runs/synth_1/runme.log
[Thu Nov 21 15:29:24 2024] Launched impl_1...
Run output will be captured here: D:/Vivado/repos/RAM/RAM.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 21 15:36:30 2024...
