#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:26:26 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Wed Mar  5 18:19:34 2014
# Process ID: 26176
# Log file: /home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado.log
# Journal file: /home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
Loading parts and site information from /opt/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

create_project managed_ip_project /home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/IP/fir_compiler_0/managed_ip_project -part xc7k70tfbg676-1 -ip
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2013.4/data/ip'.
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4808.984 ; gain = 0.000
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
set_property target_language VHDL [current_project]
set_property target_simulator XSim [current_project]
close_project
open_project /home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.xpr
WARNING: [Designutils 20-1763] Vivado Synthesis ignores library specification for Verilog or System Verilog files. [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/lib/gaisler/ddr/mig_interface_model.v]
WARNING: [Designutils 20-1763] Vivado Synthesis ignores library specification for Verilog or System Verilog files. [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/lib/gaisler/i2c/i2c_slave_model.v]
WARNING: [Designutils 20-1763] Vivado Synthesis ignores library specification for Verilog or System Verilog files. [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/lib/micron/sdram/mobile_sdr.v]
WARNING: [Designutils 20-1763] Vivado Synthesis ignores library specification for Verilog or System Verilog files. [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/lib/micron/ddr_sdram/ddr2.v]
WARNING: [Designutils 20-1763] Vivado Synthesis ignores library specification for Verilog or System Verilog files. [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/lib/micron/ddr_sdram/mobile_ddr.v]
WARNING: [Designutils 20-1763] Vivado Synthesis ignores library specification for Verilog or System Verilog files. [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/lib/micron/ddr_sdram/ddr3.v]
WARNING: [Designutils 20-1763] Vivado Synthesis ignores library specification for Verilog or System Verilog files. [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/lib/micron/ddr_sdram/mobile_ddr_fe.v]
WARNING: [Designutils 20-1763] Vivado Synthesis ignores library specification for Verilog or System Verilog files. [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/lib/micron/ddr_sdram/ddr3_model.v]
WARNING: [Designutils 20-1763] Vivado Synthesis ignores library specification for Verilog or System Verilog files. [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/lib/micron/ddr_sdram/mobile_ddr2_fe.v]
Scanning sources...
Finished scanning sources
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 4808.984 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sim_leon3-digilent-nexys4
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2013.4/data/ip'.
import_ip  {/home/joel/Downloads/sources_1/ip/fir_compiler_0/fir_compiler_0.xci /home/joel/Downloads/sources_1/ip/DMC/DMC.xci /home/joel/Downloads/sources_1/ip/ila_0/ila_0.xci /home/joel/Downloads/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci /home/joel/Downloads/sources_1/ip/ADC/ADC.xci}
CRITICAL WARNING: [IP_Flow 19-1673] Failed to find remote file '..\..\..\..\..\filtercoeff.coe' while importing IP 'fir_compiler_0'. This is a mandatory source file and must exist for import to be successful. Please ensure this file exists.
INFO: [IP_Flow 19-3387] Updating parameter PARAM_VALUE.Coefficient_File of imported instance fir_compiler_0 to /home/filtercoeff.coe
WARNING: [IP_Flow 19-2162] IP 'fir_compiler_0' is locked. Locked reason: Current project part 'xc7a100tcsg324-2' and the part 'xc7a100tcsg324-1' used to customize the IP 'fir_compiler_0' do not match.  Please select 'Report IP Status' from the 'Tools/Report' menu.
WARNING: [IP_Flow 19-2162] IP 'DMC' is locked. Locked reason: Current project part 'xc7a100tcsg324-2' and the part 'xc7a100tcsg324-1' used to customize the IP 'DMC' do not match.  Please select 'Report IP Status' from the 'Tools/Report' menu.
WARNING: [IP_Flow 19-2162] IP 'ila_0' is locked. Locked reason: Current project part 'xc7a100tcsg324-2' and the part 'xc7a100tcsg324-1' used to customize the IP 'ila_0' do not match.  Please select 'Report IP Status' from the 'Tools/Report' menu.
WARNING: [IP_Flow 19-2162] IP 'xadc_wiz_0' is locked. Locked reason: Current project part 'xc7a100tcsg324-2' and the part 'xc7a100tcsg324-1' used to customize the IP 'xadc_wiz_0' do not match.  Please select 'Report IP Status' from the 'Tools/Report' menu.
WARNING: [IP_Flow 19-2162] IP 'ADC' is locked. Locked reason: Current project part 'xc7a100tcsg324-2' and the part 'xc7a100tcsg324-1' used to customize the IP 'ADC' do not match.  Please select 'Report IP Status' from the 'Tools/Report' menu.
import_ip: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 4930.914 ; gain = 67.844
update_compile_order -fileset sources_1
ERROR: [IP_Flow 19-3460] Validation failed on parameter 'Coefficient File    (Coefficient_File)' for Invalid COE File- Unable to open the file /home/filtercoeff.coe 
. IP 'fir_compiler_0'
ERROR: [IP_Flow 19-3460] Validation failed on parameter 'Number of Coefficient Sets(Coefficient_Sets)' for The minimum number of coefficients per set is 2.
. IP 'fir_compiler_0'
INFO: [IP_Flow 19-3438] Customization errors found on 'fir_compiler_0'. Restoring to previous valid configuration.
ERROR: [IP_Flow 19-3460] Validation failed on parameter 'Coefficient File    (Coefficient_File)' for Invalid COE File- Unable to open the file /home/filtercoeff.coe 
. IP 'fir_compiler_0'
ERROR: [IP_Flow 19-3460] Validation failed on parameter 'Number of Coefficient Sets(Coefficient_Sets)' for The minimum number of coefficients per set is 2.
. IP 'fir_compiler_0'
INFO: [IP_Flow 19-3447] Customization errors found during restoring IP 'fir_compiler_0' to previous valid configuration.
ERROR: [IP_Flow 19-3439] Failed to restore IP 'fir_compiler_0' customization to its previous valid configuration.
reset_run synth_1
launch_runs synth_1
[Thu Mar  6 11:45:30 2014] Launched synth_1...
Run output will be captured here: /home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/synth_1/runme.log
remove_files /home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/imports/rtl/fir_compiler_0.vhd
update_compile_order -fileset sources_1
ERROR: [IP_Flow 19-3460] Validation failed on parameter 'Coefficient File    (Coefficient_File)' for Invalid COE File- Unable to open the file /home/filtercoeff.coe 
. IP 'fir_compiler_0'
ERROR: [IP_Flow 19-3460] Validation failed on parameter 'Number of Coefficient Sets(Coefficient_Sets)' for The minimum number of coefficients per set is 2.
. IP 'fir_compiler_0'
INFO: [IP_Flow 19-3438] Customization errors found on 'fir_compiler_0'. Restoring to previous valid configuration.
ERROR: [IP_Flow 19-3460] Validation failed on parameter 'Coefficient File    (Coefficient_File)' for Invalid COE File- Unable to open the file /home/filtercoeff.coe 
. IP 'fir_compiler_0'
ERROR: [IP_Flow 19-3460] Validation failed on parameter 'Number of Coefficient Sets(Coefficient_Sets)' for The minimum number of coefficients per set is 2.
. IP 'fir_compiler_0'
INFO: [IP_Flow 19-3447] Customization errors found during restoring IP 'fir_compiler_0' to previous valid configuration.
ERROR: [IP_Flow 19-3439] Failed to restore IP 'fir_compiler_0' customization to its previous valid configuration.
set_property part xc7a100tcsg324-1 [current_project]
ERROR: [IP_Flow 19-3460] Validation failed on parameter 'Coefficient File    (Coefficient_File)' for Invalid COE File- Unable to open the file /home/filtercoeff.coe 
. IP 'fir_compiler_0'
ERROR: [IP_Flow 19-3460] Validation failed on parameter 'Number of Coefficient Sets(Coefficient_Sets)' for The minimum number of coefficients per set is 2.
. IP 'fir_compiler_0'
INFO: [IP_Flow 19-3438] Customization errors found on 'fir_compiler_0'. Restoring to previous valid configuration.
ERROR: [IP_Flow 19-3460] Validation failed on parameter 'Coefficient File    (Coefficient_File)' for Invalid COE File- Unable to open the file /home/filtercoeff.coe 
. IP 'fir_compiler_0'
ERROR: [IP_Flow 19-3460] Validation failed on parameter 'Number of Coefficient Sets(Coefficient_Sets)' for The minimum number of coefficients per set is 2.
. IP 'fir_compiler_0'
INFO: [IP_Flow 19-3447] Customization errors found during restoring IP 'fir_compiler_0' to previous valid configuration.
ERROR: [IP_Flow 19-3439] Failed to restore IP 'fir_compiler_0' customization to its previous valid configuration.
set_property -dict [list CONFIG.Coefficient_File {/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/ip/filtercoeff.coe}] [get_ips fir_compiler_0]
INFO: [IP_Flow 19-3484] Absolute path of File '/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/ip/filtercoeff.coe' provided. It will be converted relative to IP Instance files '../filtercoeff.coe'
generate_target all [get_files  /home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fir_compiler_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'fir_compiler_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fir_compiler_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'fir_compiler_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fir_compiler_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'fir_compiler_0' does not support 'Verilog Test Bench' output products, delivering 'VHDL Test Bench' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'fir_compiler_0'...
INFO: [xilinx.com:ip:fir_compiler:7.1-1] fir_compiler_0: Coefficient Reload not selected, no files generated
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fir_compiler_0'...
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 4985.250 ; gain = 0.000
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci]
launch_run -jobs 2 fir_compiler_0_synth_1
[Thu Mar  6 11:51:11 2014] Launched fir_compiler_0_synth_1...
Run output will be captured here: /home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/fir_compiler_0_synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Thu Mar  6 11:51:25 2014] Launched fir_compiler_0_synth_1...
Run output will be captured here: /home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/fir_compiler_0_synth_1/runme.log
[Thu Mar  6 11:51:26 2014] Launched synth_1...
Run output will be captured here: /home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/synth_1/runme.log
generate_target all [get_files  /home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/ip/ADC/ADC.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ADC'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ADC'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ADC'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ADC'...
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 4985.250 ; gain = 0.000
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/ip/ADC/ADC.xci]
launch_run -jobs 2 ADC_synth_1
[Thu Mar  6 11:52:16 2014] Launched ADC_synth_1...
Run output will be captured here: /home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/ADC_synth_1/runme.log
generate_target all [get_files  /home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/ip/DMC/DMC.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'DMC'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'DMC'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'DMC'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'DMC'...
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 4985.250 ; gain = 0.000
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/ip/DMC/DMC.xci]
launch_run -jobs 2 DMC_synth_1
[Thu Mar  6 11:52:55 2014] Launched DMC_synth_1...
Run output will be captured here: /home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/DMC_synth_1/runme.log
