{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764091936821 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764091936821 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 25 20:32:16 2025 " "Processing started: Tue Nov 25 20:32:16 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764091936821 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764091936821 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Assignment2_GTU_CSE331 -c Assignment2_GTU_CSE331 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Assignment2_GTU_CSE331 -c Assignment2_GTU_CSE331" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764091936821 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764091936937 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764091936937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_1bit " "Found entity 1: mux2to1_1bit" {  } { { "mux2to1_1bit.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mux2to1_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764091940715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764091940715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "/home/kaz/Documents/Quartus_Projects/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764091940716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764091940716 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\"; \"end\" without \"begin\"  alu_control.v(53) " "Verilog HDL syntax error at alu_control.v(53) near text: \"end\"; \"end\" without \"begin\" . Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "alu_control.v" "" { Text "/home/kaz/Documents/Quartus_Projects/alu_control.v" 53 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1764091940716 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "alu_control alu_control.v(1) " "Ignored design unit \"alu_control\" at alu_control.v(1) due to previous errors" {  } { { "alu_control.v" "" { Text "/home/kaz/Documents/Quartus_Projects/alu_control.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1764091940716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 0 0 " "Found 0 design units, including 0 entities, in source file alu_control.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764091940716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 12 12 " "Found 12 design units, including 12 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "/home/kaz/Documents/Quartus_Projects/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764091940717 ""} { "Info" "ISGN_ENTITY_NAME" "2 full_adder " "Found entity 2: full_adder" {  } { { "alu.v" "" { Text "/home/kaz/Documents/Quartus_Projects/alu.v" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764091940717 ""} { "Info" "ISGN_ENTITY_NAME" "3 ripple_adder32 " "Found entity 3: ripple_adder32" {  } { { "alu.v" "" { Text "/home/kaz/Documents/Quartus_Projects/alu.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764091940717 ""} { "Info" "ISGN_ENTITY_NAME" "4 bitwise_and32 " "Found entity 4: bitwise_and32" {  } { { "alu.v" "" { Text "/home/kaz/Documents/Quartus_Projects/alu.v" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764091940717 ""} { "Info" "ISGN_ENTITY_NAME" "5 bitwise_or32 " "Found entity 5: bitwise_or32" {  } { { "alu.v" "" { Text "/home/kaz/Documents/Quartus_Projects/alu.v" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764091940717 ""} { "Info" "ISGN_ENTITY_NAME" "6 bitwise_nor32 " "Found entity 6: bitwise_nor32" {  } { { "alu.v" "" { Text "/home/kaz/Documents/Quartus_Projects/alu.v" 195 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764091940717 ""} { "Info" "ISGN_ENTITY_NAME" "7 bitwise_not32 " "Found entity 7: bitwise_not32" {  } { { "alu.v" "" { Text "/home/kaz/Documents/Quartus_Projects/alu.v" 210 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764091940717 ""} { "Info" "ISGN_ENTITY_NAME" "8 slt_compare " "Found entity 8: slt_compare" {  } { { "alu.v" "" { Text "/home/kaz/Documents/Quartus_Projects/alu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764091940717 ""} { "Info" "ISGN_ENTITY_NAME" "9 slt_vector32 " "Found entity 9: slt_vector32" {  } { { "alu.v" "" { Text "/home/kaz/Documents/Quartus_Projects/alu.v" 256 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764091940717 ""} { "Info" "ISGN_ENTITY_NAME" "10 mux2 " "Found entity 10: mux2" {  } { { "alu.v" "" { Text "/home/kaz/Documents/Quartus_Projects/alu.v" 272 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764091940717 ""} { "Info" "ISGN_ENTITY_NAME" "11 mux16 " "Found entity 11: mux16" {  } { { "alu.v" "" { Text "/home/kaz/Documents/Quartus_Projects/alu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764091940717 ""} { "Info" "ISGN_ENTITY_NAME" "12 zero_detector32 " "Found entity 12: zero_detector32" {  } { { "alu.v" "" { Text "/home/kaz/Documents/Quartus_Projects/alu.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764091940717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764091940717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_5bit " "Found entity 1: mux2to1_5bit" {  } { { "mux2to1_5bit.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mux2to1_5bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764091940717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764091940717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extender " "Found entity 1: sign_extender" {  } { { "sign_extender.v" "" { Text "/home/kaz/Documents/Quartus_Projects/sign_extender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764091940718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764091940718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "/home/kaz/Documents/Quartus_Projects/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764091940718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764091940718 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "404 " "Peak virtual memory: 404 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764091940738 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 25 20:32:20 2025 " "Processing ended: Tue Nov 25 20:32:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764091940738 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764091940738 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764091940738 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764091940738 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764091941378 ""}
