
*** Running vivado
    with args -log lab03_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab03_top.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source lab03_top.tcl -notrace
Command: synth_design -top lab03_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23364
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1140.504 ; gain = 30.629
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab03_top' [C:/Users/klinez/ECE212_Kline_Wurm/Lab 03/project/Lab03/Lab03.srcs/sources_1/new/lab03_top.sv:23]
INFO: [Synth 8-638] synthesizing module 'TempSensorCtl' [C:/Users/klinez/Downloads/TempSensorCtl.vhd:58]
	Parameter CLOCKFREQ bound to: 100 - type: integer 
	Parameter CLOCKFREQ bound to: 100 - type: integer 
	Parameter ATTEMPT_SLAVE_UNBLOCK bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'TWICtl' declared at 'C:/Users/klinez/Downloads/TWICtl.vhd:68' bound to instance 'Inst_TWICtl' of component 'TWICtl' [C:/Users/klinez/Downloads/TempSensorCtl.vhd:163]
INFO: [Synth 8-638] synthesizing module 'TWICtl' [C:/Users/klinez/Downloads/TWICtl.vhd:132]
	Parameter CLOCKFREQ bound to: 100 - type: integer 
	Parameter ATTEMPT_SLAVE_UNBLOCK bound to: 1 - type: bool 
INFO: [Synth 8-226] default block is never used [C:/Users/klinez/Downloads/TWICtl.vhd:357]
INFO: [Synth 8-226] default block is never used [C:/Users/klinez/Downloads/TWICtl.vhd:375]
INFO: [Synth 8-226] default block is never used [C:/Users/klinez/Downloads/TWICtl.vhd:393]
INFO: [Synth 8-226] default block is never used [C:/Users/klinez/Downloads/TWICtl.vhd:411]
INFO: [Synth 8-226] default block is never used [C:/Users/klinez/Downloads/TWICtl.vhd:429]
INFO: [Synth 8-226] default block is never used [C:/Users/klinez/Downloads/TWICtl.vhd:447]
WARNING: [Synth 8-614] signal 'timeOutCnt' is read in the process but is not in the sensitivity list [C:/Users/klinez/Downloads/TWICtl.vhd:500]
INFO: [Synth 8-256] done synthesizing module 'TWICtl' (1#1) [C:/Users/klinez/Downloads/TWICtl.vhd:132]
INFO: [Synth 8-226] default block is never used [C:/Users/klinez/Downloads/TempSensorCtl.vhd:328]
WARNING: [Synth 8-614] signal 'initA' is read in the process but is not in the sensitivity list [C:/Users/klinez/Downloads/TempSensorCtl.vhd:323]
INFO: [Synth 8-256] done synthesizing module 'TempSensorCtl' (2#1) [C:/Users/klinez/Downloads/TempSensorCtl.vhd:58]
INFO: [Synth 8-6157] synthesizing module 'tdisplay' [C:/Users/klinez/ECE212_Kline_Wurm/Lab 03/project/Lab03/Lab03.srcs/sources_1/new/tdisplay.sv:23]
INFO: [Synth 8-6157] synthesizing module 'tconvert' [C:/Users/klinez/ECE212_Kline_Wurm/Lab 03/project/Lab03/Lab03.srcs/sources_1/new/tconvert.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'tconvert' (3#1) [C:/Users/klinez/ECE212_Kline_Wurm/Lab 03/project/Lab03/Lab03.srcs/sources_1/new/tconvert.sv:23]
INFO: [Synth 8-6157] synthesizing module 'conv_sgnmag' [C:/Users/klinez/ECE212_Kline_Wurm/Lab 03/project/Lab03/Lab03.srcs/sources_1/new/conv_sgnmag.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'conv_sgnmag' (4#1) [C:/Users/klinez/ECE212_Kline_Wurm/Lab 03/project/Lab03/Lab03.srcs/sources_1/new/conv_sgnmag.sv:23]
INFO: [Synth 8-6157] synthesizing module 'round' [C:/Users/klinez/ECE212_Kline_Wurm/Lab 03/project/Lab03/Lab03.srcs/sources_1/new/round.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'round' (5#1) [C:/Users/klinez/ECE212_Kline_Wurm/Lab 03/project/Lab03/Lab03.srcs/sources_1/new/round.sv:23]
INFO: [Synth 8-6157] synthesizing module 'dbl_dabble_ext' [C:/Users/klinez/ECE212_Kline_Wurm/Lab 03/hdl/dbl_dabble_ext.sv:15]
INFO: [Synth 8-251] dbl_dabble input: x [C:/Users/klinez/ECE212_Kline_Wurm/Lab 03/hdl/dbl_dabble_ext.sv:22]
INFO: [Synth 8-251] add3o 4 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/klinez/ECE212_Kline_Wurm/Lab 03/hdl/dbl_dabble_ext.sv:29]
INFO: [Synth 8-251] add3o 5 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/klinez/ECE212_Kline_Wurm/Lab 03/hdl/dbl_dabble_ext.sv:29]
INFO: [Synth 8-251] add3o 6 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/klinez/ECE212_Kline_Wurm/Lab 03/hdl/dbl_dabble_ext.sv:29]
INFO: [Synth 8-251] add3o 7 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/klinez/ECE212_Kline_Wurm/Lab 03/hdl/dbl_dabble_ext.sv:29]
INFO: [Synth 8-251] add3o 7 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/klinez/ECE212_Kline_Wurm/Lab 03/hdl/dbl_dabble_ext.sv:33]
INFO: [Synth 8-251] add3o 8 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/klinez/ECE212_Kline_Wurm/Lab 03/hdl/dbl_dabble_ext.sv:29]
INFO: [Synth 8-251] add3o 8 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/klinez/ECE212_Kline_Wurm/Lab 03/hdl/dbl_dabble_ext.sv:33]
INFO: [Synth 8-251] add3o 9 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/klinez/ECE212_Kline_Wurm/Lab 03/hdl/dbl_dabble_ext.sv:29]
INFO: [Synth 8-251] add3o 9 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/klinez/ECE212_Kline_Wurm/Lab 03/hdl/dbl_dabble_ext.sv:33]
INFO: [Synth 8-251] add3o 10 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/klinez/ECE212_Kline_Wurm/Lab 03/hdl/dbl_dabble_ext.sv:29]
INFO: [Synth 8-251] add3o 10 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/klinez/ECE212_Kline_Wurm/Lab 03/hdl/dbl_dabble_ext.sv:33]
INFO: [Synth 8-251] add3o 10 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/klinez/ECE212_Kline_Wurm/Lab 03/hdl/dbl_dabble_ext.sv:37]
INFO: [Synth 8-251] add3o 11 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/klinez/ECE212_Kline_Wurm/Lab 03/hdl/dbl_dabble_ext.sv:29]
INFO: [Synth 8-251] add3o 11 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/klinez/ECE212_Kline_Wurm/Lab 03/hdl/dbl_dabble_ext.sv:33]
INFO: [Synth 8-251] add3o 11 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/klinez/ECE212_Kline_Wurm/Lab 03/hdl/dbl_dabble_ext.sv:37]
INFO: [Synth 8-251] add3o 12 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/klinez/ECE212_Kline_Wurm/Lab 03/hdl/dbl_dabble_ext.sv:29]
INFO: [Synth 8-251] add3o 12 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/klinez/ECE212_Kline_Wurm/Lab 03/hdl/dbl_dabble_ext.sv:33]
INFO: [Synth 8-251] add3o 12 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/klinez/ECE212_Kline_Wurm/Lab 03/hdl/dbl_dabble_ext.sv:37]
INFO: [Synth 8-251] add3o 13 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/klinez/ECE212_Kline_Wurm/Lab 03/hdl/dbl_dabble_ext.sv:29]
INFO: [Synth 8-251] add3o 13 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/klinez/ECE212_Kline_Wurm/Lab 03/hdl/dbl_dabble_ext.sv:33]
INFO: [Synth 8-251] add3o 13 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/klinez/ECE212_Kline_Wurm/Lab 03/hdl/dbl_dabble_ext.sv:37]
INFO: [Synth 8-251] add3o 13 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/klinez/ECE212_Kline_Wurm/Lab 03/hdl/dbl_dabble_ext.sv:41]
INFO: [Synth 8-251] result    x    x   x   x [C:/Users/klinez/ECE212_Kline_Wurm/Lab 03/hdl/dbl_dabble_ext.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'dbl_dabble_ext' (6#1) [C:/Users/klinez/ECE212_Kline_Wurm/Lab 03/hdl/dbl_dabble_ext.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'tdisplay' (7#1) [C:/Users/klinez/ECE212_Kline_Wurm/Lab 03/project/Lab03/Lab03.srcs/sources_1/new/tdisplay.sv:23]
WARNING: [Synth 8-689] width (1) of port connection 'tx10_sign' does not match port width (7) of module 'tdisplay' [C:/Users/klinez/ECE212_Kline_Wurm/Lab 03/project/Lab03/Lab03.srcs/sources_1/new/lab03_top.sv:75]
INFO: [Synth 8-6157] synthesizing module 'sevenseg_ctl' [C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/hdl/sevenseg_ctl.sv:18]
INFO: [Synth 8-6157] synthesizing module 'period_enb' [C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/hdl/period_enb.sv:20]
	Parameter PERIOD_MS bound to: 1 - type: integer 
	Parameter PERIOD_US bound to: 1000 - type: integer 
	Parameter PERIOD_NS bound to: 1000000 - type: integer 
	Parameter CLKFREQ_MHZ bound to: 100 - type: integer 
	Parameter CLKPD_NS bound to: 10 - type: integer 
	Parameter PERIOD_COUNT_LIMIT bound to: 100000 - type: integer 
	Parameter PERIOD_COUNT_BITS bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'period_enb' (8#1) [C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/hdl/period_enb.sv:20]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/hdl/counter.sv:11]
	Parameter MOD bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (9#1) [C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/hdl/counter.sv:11]
WARNING: [Synth 8-7071] port 'Carry' of module 'counter' is unconnected for instance 'U_CT' [C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/hdl/sevenseg_ctl.sv:40]
WARNING: [Synth 8-7023] instance 'U_CT' of module 'counter' has 5 connections declared, but only 4 given [C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/hdl/sevenseg_ctl.sv:40]
INFO: [Synth 8-6157] synthesizing module 'dec_3_8_n' [C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/hdl/dec_3_8_n.sv:11]
INFO: [Synth 8-226] default block is never used [C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/hdl/dec_3_8_n.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'dec_3_8_n' (10#1) [C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/hdl/dec_3_8_n.sv:11]
WARNING: [Synth 8-689] width (4) of port connection 'a' does not match port width (3) of module 'dec_3_8_n' [C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/hdl/sevenseg_ctl.sv:42]
INFO: [Synth 8-6157] synthesizing module 'mux8' [C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/hdl/mux8.sv:11]
	Parameter W bound to: 7 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/hdl/mux8.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'mux8' (11#1) [C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/hdl/mux8.sv:11]
WARNING: [Synth 8-689] width (4) of port connection 'sel' does not match port width (3) of module 'mux8' [C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/hdl/sevenseg_ctl.sv:44]
INFO: [Synth 8-6157] synthesizing module 'sevenseg_ext_n' [C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/hdl/sevenseg_ext_n.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sevenseg_ext_n' (12#1) [C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/hdl/sevenseg_ext_n.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sevenseg_ctl' (13#1) [C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/hdl/sevenseg_ctl.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'lab03_top' (14#1) [C:/Users/klinez/ECE212_Kline_Wurm/Lab 03/project/Lab03/Lab03.srcs/sources_1/new/lab03_top.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1199.742 ; gain = 89.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1199.742 ; gain = 89.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1199.742 ; gain = 89.867
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1199.742 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/klinez/ECE212_Kline_Wurm/Lab 03/project/Lab03/Lab03.srcs/constrs_1/new/lab03_constraints.xdc]
Finished Parsing XDC File [C:/Users/klinez/ECE212_Kline_Wurm/Lab 03/project/Lab03/Lab03.srcs/constrs_1/new/lab03_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/klinez/ECE212_Kline_Wurm/Lab 03/project/Lab03/Lab03.srcs/constrs_1/new/lab03_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab03_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab03_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1314.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1314.828 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1314.828 ; gain = 204.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1314.828 ; gain = 204.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1314.828 ; gain = 204.953
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'TWICtl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stidle |                             0001 |                             0000
                 ststart |                             1111 |                             0001
                 stwrite |                             0000 |                             0011
                  stsack |                             0010 |                             0110
                  stread |                             0111 |                             0010
            stmnackstart |                             0110 |                             1001
                  stmack |                             0100 |                             0111
             stmnackstop |                             0101 |                             1000
                  ststop |                             0011 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'gray' in module 'TWICtl'
WARNING: [Synth 8-327] inferring latch for variable 'thousands_disp_reg' [C:/Users/klinez/ECE212_Kline_Wurm/Lab 03/project/Lab03/Lab03.srcs/sources_1/new/lab03_top.sv:48]
WARNING: [Synth 8-327] inferring latch for variable 'hundreds_disp_reg' [C:/Users/klinez/ECE212_Kline_Wurm/Lab 03/project/Lab03/Lab03.srcs/sources_1/new/lab03_top.sv:50]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1314.828 ; gain = 204.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 1     
	   3 Input   18 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 24    
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input   17 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 4     
	   8 Input    8 Bit        Muxes := 3     
	  17 Input    7 Bit        Muxes := 1     
	   3 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 6     
	   2 Input    6 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 1     
	  27 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 22    
	   8 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 30    
	   4 Input    1 Bit        Muxes := 20    
	   8 Input    1 Bit        Muxes := 7     
	   3 Input    1 Bit        Muxes := 6     
	   9 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1314.828 ; gain = 204.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1314.828 ; gain = 204.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1368.293 ; gain = 258.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1378.363 ; gain = 268.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1378.363 ; gain = 268.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1378.363 ; gain = 268.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1378.363 ; gain = 268.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1378.363 ; gain = 268.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1378.363 ; gain = 268.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1378.363 ; gain = 268.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    31|
|3     |LUT1   |    42|
|4     |LUT2   |    16|
|5     |LUT3   |    83|
|6     |LUT4   |    37|
|7     |LUT5   |    61|
|8     |LUT6   |   123|
|9     |FDRE   |   109|
|10    |FDSE   |    26|
|11    |LD     |     6|
|12    |IBUF   |    17|
|13    |IOBUF  |     2|
|14    |OBUF   |    16|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1378.363 ; gain = 268.488
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 1378.363 ; gain = 153.402
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1378.363 ; gain = 268.488
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1382.215 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1382.215 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  LD => LDCE: 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
79 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 1382.215 ; gain = 272.340
INFO: [Common 17-1381] The checkpoint 'C:/Users/klinez/ECE212_Kline_Wurm/Lab 03/project/Lab03/Lab03.runs/synth_1/lab03_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab03_top_utilization_synth.rpt -pb lab03_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 12 11:02:50 2023...
