Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.1 (win32) Build 881834 Fri Apr  4 14:09:24 MDT 2014
| Date         : Tue Apr 22 14:44:17 2014
| Host         : MININT-VV401LP running 32-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -file leon3mp_timing_summary_routed.rpt -pb leon3mp_timing_summary_routed.pb
| Design       : leon3mp
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.12 2014-03-13
---------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: adderahb_if/r_reg[addr][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: adderahb_if/r_reg[addr][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: io0/inst_top/inst_clk_divider/clk25MHz_reg/Q (HIGH)

 There are 476 register/latch pins with no clock driven by root clock pin: io0/inst_top/inst_clk_divider/clk44kHz_reg/Q (HIGH)


2. checking constant clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 54 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1958 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 69 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.616      -58.833                     54                35987        0.025        0.000                      0                35987        3.000        0.000                       0                 15099  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                    ------------         ----------      --------------
clk                                                      {0.000 5.000}        10.000          100.000         
  CLKFBOUT                                               {0.000 5.000}        10.000          100.000         
  CLKFBOUT_1                                             {0.000 5.000}        10.000          100.000         
  CLKOUT0                                                {0.000 10.000}       20.000          50.000          
  CLKOUT0_1                                              {0.000 10.000}       20.000          50.000          
  CLKOUT1                                                {5.000 15.000}       20.000          50.000          
  CLKOUT1_1                                              {5.000 15.000}       20.000          50.000          
  CLKOUT2                                                {0.000 2.500}        5.000           200.000         
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK    {0.000 15.000}       30.000          33.333          
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {0.000 30.000}       60.000          16.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                            1.759        0.000                      0                   78        0.202        0.000                      0                   78        3.000        0.000                       0                  2107  
  CLKFBOUT                                                                                                                                                                                                 8.751        0.000                       0                     2  
  CLKFBOUT_1                                                                                                                                                                                               8.751        0.000                       0                     2  
  CLKOUT0                                                                                                                                                                                                 17.845        0.000                       0                     2  
  CLKOUT0_1                                                    2.691        0.000                      0                24856        0.025        0.000                      0                24856        8.750        0.000                       0                 12377  
  CLKOUT1                                                     12.679        0.000                      0                  679        0.146        0.000                      0                  679        9.500        0.000                       0                   345  
  CLKOUT1_1                                                                                                                                                                                               18.751        0.000                       0                     1  
  CLKOUT2                                                                                                                                                                                                  3.751        0.000                       0                     1  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         22.220        0.000                      0                  527        0.071        0.000                      0                  527       13.750        0.000                       0                   268  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE       58.885        0.000                      0                    1        0.286        0.000                      0                    1       29.500        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                               To Clock                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                               --------                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLKOUT0_1                                                clk                                                            0.099        0.000                      0                 4123        1.529        0.000                      0                 4123  
clk                                                      CLKOUT0_1                                                      2.694        0.000                      0                 2063        0.300        0.000                      0                 2063  
CLKOUT1                                                  CLKOUT0_1                                                      6.505        0.000                      0                  191        4.086        0.000                      0                  191  
CLKOUT0_1                                                CLKOUT1                                                       -1.616      -58.833                     54                  103       14.501        0.000                      0                  103  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         59.903        0.000                      0                   18       27.599        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                             From Clock                                             To Clock                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                             ----------                                             --------                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                      CLKOUT0_1                                              CLKOUT0_1                                                    6.690        0.000                      0                 3435        0.358        0.000                      0                 3435  
**async_default**                                      CLKOUT0_1                                              CLKOUT1                                                      0.286        0.000                      0                    6       15.428        0.000                      0                    6  
**async_default**                                      CLKOUT0_1                                              clk                                                          0.052        0.000                      0                 2096        2.315        0.000                      0                 2096  
**async_default**                                      dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK       22.981        0.000                      0                   98        0.329        0.000                      0                   98  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.759ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.759ns  (required time - arrival time)
  Source:                 io0/inst_top/inst_clk_divider/cnt44kHz_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/inst_top/inst_clk_divider/clk44kHzbuf_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.191ns  (logic 4.353ns (53.141%)  route 3.838ns (46.859%))
  Logic Levels:           13  (CARRY4=7 LUT1=1 LUT2=3 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 14.866 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2099, routed)        1.812     5.171    io0/inst_top/inst_clk_divider/clk_IBUF_BUFG
    SLICE_X23Y156                                                     r  io0/inst_top/inst_clk_divider/cnt44kHz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y156        FDCE (Prop_fdce_C_Q)         0.419     5.590 r  io0/inst_top/inst_clk_divider/cnt44kHz_reg[4]/Q
                         net (fo=18, routed)          0.746     6.335    io0/inst_top/inst_clk_divider/cnt44kHz[4]
    SLICE_X21Y154        LUT2 (Prop_lut2_I1_O)        0.296     6.631 r  io0/inst_top/inst_clk_divider/clk44kHzbuf_i_53/O
                         net (fo=1, routed)           0.000     6.631    io0/inst_top/inst_clk_divider/n_2_clk44kHzbuf_i_53
    SLICE_X21Y154        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.163 r  io0/inst_top/inst_clk_divider/clk44kHzbuf_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.163    io0/inst_top/inst_clk_divider/n_2_clk44kHzbuf_reg_i_44
    SLICE_X21Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  io0/inst_top/inst_clk_divider/clk44kHzbuf_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.277    io0/inst_top/inst_clk_divider/n_2_clk44kHzbuf_reg_i_41
    SLICE_X21Y156        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.499 r  io0/inst_top/inst_clk_divider/clk44kHzbuf_reg_i_34/O[0]
                         net (fo=8, routed)           0.744     8.244    n_41_io0
    SLICE_X23Y154        LUT2 (Prop_lut2_I0_O)        0.299     8.543 r  clk44kHzbuf_i_39/O
                         net (fo=1, routed)           0.000     8.543    n_2_clk44kHzbuf_i_39
    SLICE_X23Y154        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.123 r  clk44kHzbuf_reg_i_33/O[2]
                         net (fo=1, routed)           0.492     9.615    io0/inst_top/inst_clk_divider/I17[2]
    SLICE_X22Y154        LUT2 (Prop_lut2_I1_O)        0.302     9.917 r  io0/inst_top/inst_clk_divider/clk44kHzbuf_i_21/O
                         net (fo=1, routed)           0.000     9.917    io0/inst_top/inst_clk_divider/n_2_clk44kHzbuf_i_21
    SLICE_X22Y154        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.315 r  io0/inst_top/inst_clk_divider/clk44kHzbuf_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.315    io0/inst_top/inst_clk_divider/n_2_clk44kHzbuf_reg_i_8
    SLICE_X22Y155        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.537 f  io0/inst_top/inst_clk_divider/clk44kHzbuf_reg_i_5/O[0]
                         net (fo=2, routed)           0.755    11.291    io0/inst_top/inst_clk_divider/n_9_clk44kHzbuf_reg_i_5
    SLICE_X26Y154        LUT1 (Prop_lut1_I0_O)        0.299    11.590 r  io0/inst_top/inst_clk_divider/clk44kHzbuf_i_13/O
                         net (fo=1, routed)           0.000    11.590    io0/inst_top/inst_clk_divider/n_2_clk44kHzbuf_i_13
    SLICE_X26Y154        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.837 f  io0/inst_top/inst_clk_divider/clk44kHzbuf_reg_i_3/O[0]
                         net (fo=1, routed)           0.616    12.454    io0/inst_top/inst_clk_divider/n_9_clk44kHzbuf_reg_i_3
    SLICE_X27Y153        LUT6 (Prop_lut6_I1_O)        0.299    12.753 r  io0/inst_top/inst_clk_divider/clk44kHzbuf_i_4/O
                         net (fo=1, routed)           0.485    13.238    io0/inst_top/inst_clk_divider/n_2_clk44kHzbuf_i_4
    SLICE_X27Y154        LUT6 (Prop_lut6_I2_O)        0.124    13.362 r  io0/inst_top/inst_clk_divider/clk44kHzbuf_i_1/O
                         net (fo=1, routed)           0.000    13.362    io0/inst_top/inst_clk_divider/n_2_clk44kHzbuf_i_1
    SLICE_X27Y154        FDCE                                         r  io0/inst_top/inst_clk_divider/clk44kHzbuf_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2099, routed)        1.681    14.866    io0/inst_top/inst_clk_divider/clk_IBUF_BUFG
    SLICE_X27Y154                                                     r  io0/inst_top/inst_clk_divider/clk44kHzbuf_reg/C
                         clock pessimism              0.261    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X27Y154        FDCE (Setup_fdce_C_D)        0.029    15.121    io0/inst_top/inst_clk_divider/clk44kHzbuf_reg
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                         -13.362    
  -------------------------------------------------------------------
                         slack                                  1.759    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 io0/inst_top/inst_clk_divider/clk25MHzbuf_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/inst_top/inst_clk_divider/clk25MHz_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2099, routed)        0.604     1.437    io0/inst_top/inst_clk_divider/clk_IBUF_BUFG
    SLICE_X3Y53                                                       r  io0/inst_top/inst_clk_divider/clk25MHzbuf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141     1.578 r  io0/inst_top/inst_clk_divider/clk25MHzbuf_reg/Q
                         net (fo=2, routed)           0.127     1.706    io0/inst_top/inst_clk_divider/clk25MHzbuf
    SLICE_X3Y53          FDCE                                         r  io0/inst_top/inst_clk_divider/clk25MHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2099, routed)        0.877     1.946    io0/inst_top/inst_clk_divider/clk_IBUF_BUFG
    SLICE_X3Y53                                                       r  io0/inst_top/inst_clk_divider/clk25MHz_reg/C
                         clock pessimism             -0.508     1.437    
    SLICE_X3Y53          FDCE (Hold_fdce_C_D)         0.066     1.503    io0/inst_top/inst_clk_divider/clk25MHz_reg
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required  Actual  Slack   Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155     10.000  7.845   BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633    10.000  42.633  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000     5.000   3.000   PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000     5.000   3.000   PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT
  To Clock:  CLKFBOUT

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT
Waveform:           { 0 5 }
Period:             10.000
Sources:            { PLLE2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBIN  n/a            1.249     10.000  8.751   PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633    10.000  42.633  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT_1
  To Clock:  CLKFBOUT_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT_1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBIN  n/a            1.249     10.000  8.751   PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633    10.000  42.633  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0
  To Clock:  CLKOUT0

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT0
Waveform:           { 0 10 }
Period:             20.000
Sources:            { PLLE2_ADV_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155     20.000  17.845   BUFGCTRL_X0Y1   bufgclk0/I
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.691ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.691ns  (required time - arrival time)
  Source:                 io0/inst_ADC_TOP/isnt_filter/i_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_ADC_TOP/isnt_filter/y_array_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0_1 rise@20.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        17.272ns  (logic 9.424ns (54.562%)  route 7.848ns (45.438%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 LUT3=3 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.488ns = ( 28.488 - 20.000 ) 
    Source Clock Delay      (SCD):    9.019ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2099, routed)        1.832     5.191    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.279 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.291    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.387 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=12375, routed)       1.632     9.019    io0/inst_ADC_TOP/isnt_filter/I2
    SLICE_X15Y145                                                     r  io0/inst_ADC_TOP/isnt_filter/i_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y145        FDRE (Prop_fdre_C_Q)         0.419     9.438 r  io0/inst_ADC_TOP/isnt_filter/i_reg[0]_rep/Q
                         net (fo=359, routed)         1.956    11.395    io0/inst_ADC_TOP/isnt_filter/n_2_i_reg[0]_rep
    SLICE_X7Y119         LUT3 (Prop_lut3_I1_O)        0.293    11.688 r  io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_456/O
                         net (fo=1, routed)           1.176    12.863    io0/inst_ADC_TOP/isnt_filter/n_2_y_array1__1_i_456
    SLICE_X8Y119         LUT6 (Prop_lut6_I1_O)        0.326    13.189 r  io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_197/O
                         net (fo=1, routed)           0.000    13.189    io0/inst_ADC_TOP/isnt_filter/n_2_y_array1__1_i_197
    SLICE_X8Y119         MUXF7 (Prop_muxf7_I0_O)      0.209    13.398 r  io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_94/O
                         net (fo=1, routed)           0.000    13.398    io0/inst_ADC_TOP/isnt_filter/n_2_y_array1__1_i_94
    SLICE_X8Y119         MUXF8 (Prop_muxf8_I1_O)      0.088    13.486 r  io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_32/O
                         net (fo=1, routed)           1.005    14.492    io0/inst_ADC_TOP/isnt_filter/n_2_y_array1__1_i_32
    SLICE_X7Y129         LUT5 (Prop_lut5_I2_O)        0.319    14.811 r  io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_6/O
                         net (fo=2, routed)           1.038    15.848    io0/n_302_inst_ADC_TOP
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    19.884 r  io0/y_array1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    19.886    io0/n_108_y_array1__1
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    21.404 r  io0/y_array1__2/P[5]
                         net (fo=2, routed)           0.940    22.345    io0/inst_ADC_TOP/isnt_filter/I73[5]
    SLICE_X12Y135        LUT3 (Prop_lut3_I1_O)        0.153    22.498 r  io0/inst_ADC_TOP/isnt_filter/y_array[23]_i_4/O
                         net (fo=2, routed)           0.708    23.206    io0/inst_ADC_TOP/isnt_filter/n_2_y_array[23]_i_4
    SLICE_X12Y135        LUT4 (Prop_lut4_I3_O)        0.331    23.537 r  io0/inst_ADC_TOP/isnt_filter/y_array[23]_i_8/O
                         net (fo=1, routed)           0.000    23.537    io0/inst_ADC_TOP/isnt_filter/n_2_y_array[23]_i_8
    SLICE_X12Y135        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.913 r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.913    io0/inst_ADC_TOP/isnt_filter/n_2_y_array_reg[23]_i_2
    SLICE_X12Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.030 r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.030    io0/inst_ADC_TOP/isnt_filter/n_2_y_array_reg[27]_i_2
    SLICE_X12Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.147 r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.147    io0/inst_ADC_TOP/isnt_filter/n_2_y_array_reg[31]_i_2
    SLICE_X12Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.264 r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.264    io0/inst_ADC_TOP/isnt_filter/n_2_y_array_reg[35]_i_2
    SLICE_X12Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.381 r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.381    io0/inst_ADC_TOP/isnt_filter/n_2_y_array_reg[39]_i_2
    SLICE_X12Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.498 r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.498    io0/inst_ADC_TOP/isnt_filter/n_2_y_array_reg[43]_i_2
    SLICE_X12Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.615 r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.615    io0/inst_ADC_TOP/isnt_filter/n_2_y_array_reg[47]_i_2
    SLICE_X12Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.938 r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[50]_i_3/O[1]
                         net (fo=1, routed)           1.023    25.960    io0/inst_ADC_TOP/isnt_filter/y_array0[49]
    SLICE_X13Y136        LUT3 (Prop_lut3_I0_O)        0.331    26.291 r  io0/inst_ADC_TOP/isnt_filter/y_array[49]_i_1/O
                         net (fo=1, routed)           0.000    26.291    io0/inst_ADC_TOP/isnt_filter/p_1_in[49]
    SLICE_X13Y136        FDCE                                         r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2099, routed)        1.705    24.890    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.973 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.918    26.891    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.982 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=12375, routed)       1.506    28.488    io0/inst_ADC_TOP/isnt_filter/I2
    SLICE_X13Y136                                                     r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[49]/C
                         clock pessimism              0.501    28.989    
                         clock uncertainty           -0.082    28.907    
    SLICE_X13Y136        FDCE (Setup_fdce_C_D)        0.075    28.982    io0/inst_ADC_TOP/isnt_filter/y_array_reg[49]
  -------------------------------------------------------------------
                         required time                         28.982    
                         arrival time                         -26.291    
  -------------------------------------------------------------------
                         slack                                  2.691    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 io0/inst_top/your_instance_name/U0/ila_core_inst/u_trig/U_TM/G_NMU[2].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/your_instance_name/U0/ila_core_inst/u_trig/U_TM/G_NMU[2].U_M/yes_output_reg.dout_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0_1 rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.500%)  route 0.216ns (60.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.667ns
    Source Clock Delay      (SCD):    2.828ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2099, routed)        0.629     1.463    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     2.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=12375, routed)       0.626     2.828    io0/inst_top/your_instance_name/U0/clk
    SLICE_X47Y36                                                      r  io0/inst_top/your_instance_name/U0/ila_core_inst/u_trig/U_TM/G_NMU[2].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDRE (Prop_fdre_C_Q)         0.141     2.969 r  io0/inst_top/your_instance_name/U0/ila_core_inst/u_trig/U_TM/G_NMU[2].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/Q
                         net (fo=1, routed)           0.216     3.185    io0/inst_top/your_instance_name/U0/n_2_ila_core_inst/u_trig/U_TM/G_NMU[2].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X53Y36         FDRE                                         r  io0/inst_top/your_instance_name/U0/ila_core_inst/u_trig/U_TM/G_NMU[2].U_M/yes_output_reg.dout_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2099, routed)        0.903     1.972    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.025 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.716     2.741    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=12375, routed)       0.897     3.667    io0/inst_top/your_instance_name/U0/clk
    SLICE_X53Y36                                                      r  io0/inst_top/your_instance_name/U0/ila_core_inst/u_trig/U_TM/G_NMU[2].U_M/yes_output_reg.dout_reg_reg/C
                         clock pessimism             -0.577     3.090    
    SLICE_X53Y36         FDRE (Hold_fdre_C_D)         0.070     3.160    io0/inst_top/your_instance_name/U0/ila_core_inst/u_trig/U_TM/G_NMU[2].U_M/yes_output_reg.dout_reg_reg
  -------------------------------------------------------------------
                         required time                         -3.160    
                         arrival time                           3.185    
  -------------------------------------------------------------------
                         slack                                  0.025    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT0_1
Waveform:           { 0 10 }
Period:             20.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period        n/a     XADC/DCLK          n/a            4.000     20.000  16.000   XADC_X0Y0       io0/inst_ADC_TOP/inst_ADC/U0/DCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250     10.000  8.750    SLICE_X70Y85    eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250     10.000  8.750    SLICE_X58Y46    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1
  To Clock:  CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack       12.679ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.679ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[zero]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[main_state][11]/CE
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT1 rise@25.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        7.009ns  (logic 1.306ns (18.633%)  route 5.703ns (81.367%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.120ns = ( 33.120 - 25.000 ) 
    Source Clock Delay      (SCD):    8.602ns = ( 13.602 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2099, routed)        1.659    10.018    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    10.106 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.704    11.810    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.906 r  bufgclk45/O
                         net (fo=343, routed)         1.695    13.602    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I102
    SLICE_X72Y73                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[zero]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y73         FDRE (Prop_fdre_C_Q)         0.456    14.058 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[zero]/Q
                         net (fo=10, routed)          1.369    15.426    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[zero]__0_0
    SLICE_X82Y70         LUT4 (Prop_lut4_I2_O)        0.124    15.550 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r[crc][31]_i_3__0/O
                         net (fo=23, routed)          1.644    17.194    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_r[crc][31]_i_3__0
    SLICE_X85Y67         LUT5 (Prop_lut5_I0_O)        0.152    17.346 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r[retry_cnt][4]_i_3/O
                         net (fo=5, routed)           0.775    18.121    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_r[retry_cnt][4]_i_3
    SLICE_X85Y66         LUT6 (Prop_lut6_I4_O)        0.326    18.447 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][15]_i_15/O
                         net (fo=1, routed)           0.433    18.880    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r[main_state][15]_i_15
    SLICE_X85Y69         LUT6 (Prop_lut6_I0_O)        0.124    19.004 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][15]_i_6/O
                         net (fo=1, routed)           0.655    19.660    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r[main_state][15]_i_6
    SLICE_X84Y69         LUT6 (Prop_lut6_I3_O)        0.124    19.784 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][15]_i_1/O
                         net (fo=15, routed)          0.827    20.611    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r[main_state][15]_i_1
    SLICE_X86Y71         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[main_state][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  clk
                         net (fo=0)                   0.000    25.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    28.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2099, routed)        1.538    29.724    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    29.807 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.625    31.432    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.523 r  bufgclk45/O
                         net (fo=343, routed)         1.597    33.120    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I102
    SLICE_X86Y71                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[main_state][11]/C
                         clock pessimism              0.463    33.584    
                         clock uncertainty           -0.089    33.495    
    SLICE_X86Y71         FDRE (Setup_fdre_C_CE)      -0.205    33.290    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[main_state][11]
  -------------------------------------------------------------------
                         required time                         33.290    
                         arrival time                         -20.611    
  -------------------------------------------------------------------
                         slack                                 12.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[crc][5]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[crc][9]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@5.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.155%)  route 0.065ns (25.846%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.400ns = ( 8.400 - 5.000 ) 
    Source Clock Delay      (SCD):    2.574ns = ( 7.574 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.813ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2099, routed)        0.563     6.396    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     6.446 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.510     6.956    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.982 r  bufgclk45/O
                         net (fo=343, routed)         0.592     7.574    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I102
    SLICE_X86Y74                                                      r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[crc][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y74         FDRE (Prop_fdre_C_Q)         0.141     7.715 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[crc][5]/Q
                         net (fo=2, routed)           0.065     7.780    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/p_11_in
    SLICE_X87Y74         LUT6 (Prop_lut6_I2_O)        0.045     7.825 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[crc][9]_i_1__0/O
                         net (fo=1, routed)           0.000     7.825    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rin[crc][9]
    SLICE_X87Y74         FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[crc][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2099, routed)        0.833     6.902    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     6.955 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.556     7.510    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.539 r  bufgclk45/O
                         net (fo=343, routed)         0.861     8.400    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I102
    SLICE_X87Y74                                                      r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[crc][9]/C
                         clock pessimism             -0.813     7.587    
    SLICE_X87Y74         FDRE (Hold_fdre_C_D)         0.092     7.679    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[crc][9]
  -------------------------------------------------------------------
                         required time                         -7.679    
                         arrival time                           7.825    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT1
Waveform:           { 5 15 }
Period:             20.000
Sources:            { PLLE2_ADV_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155     20.000  17.845   BUFGCTRL_X0Y2   bufgclk45/I
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X87Y76    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r_reg[rx_state][0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X87Y76    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r_reg[rx_state][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1_1
  To Clock:  CLKOUT1_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT1_1
Waveform:           { 5 15 }
Period:             20.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249     20.000  18.751   PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT2
  To Clock:  CLKOUT2

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT2
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249     5.000   3.751    PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000   5.000   155.000  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       22.220ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.220ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        7.273ns  (logic 0.952ns (13.089%)  route 6.321ns (86.911%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.585ns = ( 33.585 - 30.000 ) 
    Source Clock Delay      (SCD):    3.842ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.125     2.125    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.221 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, routed)         1.620     3.842    dbg_hub/inst/U_ICON/U_SYNC/idrck
    SLICE_X47Y80                                                      r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.456     4.298 r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.976     5.274    dbg_hub/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X48Y73         LUT2 (Prop_lut2_I0_O)        0.124     5.398 r  dbg_hub/inst/U_ICON/U_SYNC/shift_en_i_3/O
                         net (fo=11, routed)          1.339     6.737    dbg_hub/inst/U_ICON/U_CMD/p_103_in
    SLICE_X55Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.861 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=9, routed)           2.034     8.895    dbg_hub/inst/U_ICON/U_CMD/O4
    SLICE_X60Y44         LUT2 (Prop_lut2_I0_O)        0.124     9.019 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.858     9.877    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/I5[0]
    SLICE_X62Y43         LUT6 (Prop_lut6_I1_O)        0.124    10.001 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/RAM_reg_0_15_0_5_i_1/O
                         net (fo=37, routed)          1.114    11.115    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X62Y47         RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.820    31.820    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    31.911 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, routed)         1.674    33.585    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X62Y47                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.318    33.903    
                         clock uncertainty           -0.035    33.868    
    SLICE_X62Y47         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    33.335    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         33.335    
                         arrival time                         -11.115    
  -------------------------------------------------------------------
                         slack                                 22.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/U_ICON/iTDO_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.351%)  route 0.243ns (56.649%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.818ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.836     0.836    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.862 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, routed)         0.550     1.412    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/idrck
    SLICE_X55Y73                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.141     1.553 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_reg/Q
                         net (fo=1, routed)           0.243     1.796    dbg_hub/inst/U_ICON/U_CMD/control_xsdb2icon
    SLICE_X49Y72         LUT6 (Prop_lut6_I3_O)        0.045     1.841 r  dbg_hub/inst/U_ICON/U_CMD/iTDO_i_1/O
                         net (fo=1, routed)           0.000     1.841    dbg_hub/inst/U_ICON/iTDO_next
    SLICE_X49Y72         FDRE                                         r  dbg_hub/inst/U_ICON/iTDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, routed)         0.822     1.818    dbg_hub/inst/U_ICON/idrck
    SLICE_X49Y72                                                      r  dbg_hub/inst/U_ICON/iTDO_reg/C
                         clock pessimism             -0.139     1.679    
    SLICE_X49Y72         FDRE (Hold_fdre_C_D)         0.091     1.770    dbg_hub/inst/U_ICON/iTDO_reg
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
Waveform:           { 0 15 }
Period:             30.000
Sources:            { dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack   Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155     30.000  27.845  BUFGCTRL_X0Y3  dbg_hub/inst/u_bufg_icon/I
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250     15.000  13.750  SLICE_X62Y47   dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     15.000  13.750  SLICE_X62Y44   dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       58.885ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.286ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.885ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.486ns (47.169%)  route 0.544ns (52.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.114ns = ( 61.114 - 60.000 ) 
    Source Clock Delay      (SCD):    1.313ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.313     1.313    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X46Y80                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDCE (Prop_fdce_C_Q)         0.362     1.675 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=3, routed)           0.544     2.220    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X46Y80         LUT1 (Prop_lut1_I0_O)        0.124     2.344 r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD[6]_i_1/O
                         net (fo=8, routed)           0.000     2.344    dbg_hub/inst/U_ICON/iDATA_CMD_n
    SLICE_X46Y80         FDCE                                         r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.114    61.114    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X46Y80                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.199    61.313    
                         clock uncertainty           -0.035    61.278    
    SLICE_X46Y80         FDCE (Setup_fdce_C_D)       -0.049    61.229    dbg_hub/inst/U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         61.229    
                         arrival time                          -2.344    
  -------------------------------------------------------------------
                         slack                                 58.885    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.163ns (46.659%)  route 0.186ns (53.341%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.607ns
    Source Clock Delay      (SCD):    0.520ns
    Clock Pessimism Removal (CPR):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.520     0.520    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X46Y80                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDCE (Prop_fdce_C_Q)         0.118     0.638 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=3, routed)           0.186     0.825    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X46Y80         LUT1 (Prop_lut1_I0_O)        0.045     0.870 r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD[6]_i_1/O
                         net (fo=8, routed)           0.000     0.870    dbg_hub/inst/U_ICON/iDATA_CMD_n
    SLICE_X46Y80         FDCE                                         r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.607     0.607    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X46Y80                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                         clock pessimism             -0.087     0.520    
    SLICE_X46Y80         FDCE (Hold_fdce_C_D)         0.063     0.583    dbg_hub/inst/U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         -0.583    
                         arrival time                           0.870    
  -------------------------------------------------------------------
                         slack                                  0.286    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
Waveform:           { 0 30 }
Period:             60.000
Sources:            { dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack   Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000     60.000  59.000  SLICE_X46Y80  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500     30.000  29.500  SLICE_X46Y80  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500     30.000  29.500  SLICE_X46Y80  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_1
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.529ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 io0/ADDR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[45][9]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        5.542ns  (logic 0.962ns (17.358%)  route 4.580ns (82.642%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -3.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 14.863 - 10.000 ) 
    Source Clock Delay      (SCD):    9.010ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2099, routed)        1.832     5.191    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.279 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.291    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.387 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=12375, routed)       1.622     9.010    io0/I1
    SLICE_X56Y89                                                      r  io0/ADDR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y89         FDCE (Prop_fdce_C_Q)         0.518     9.528 r  io0/ADDR_reg[0]/Q
                         net (fo=522, routed)         2.550    12.077    io0/inst_top/inst_DAC_BUFFER/out[0]
    SLICE_X9Y42          LUT4 (Prop_lut4_I3_O)        0.118    12.195 r  io0/inst_top/inst_DAC_BUFFER/Memory_array[33][15]_i_2/O
                         net (fo=16, routed)          0.740    12.935    io0/inst_top/inst_DAC_BUFFER/n_2_Memory_array[33][15]_i_2
    SLICE_X7Y43          LUT5 (Prop_lut5_I4_O)        0.326    13.261 r  io0/inst_top/inst_DAC_BUFFER/Memory_array[45][15]_i_1/O
                         net (fo=16, routed)          1.291    14.552    io0/inst_top/inst_DAC_BUFFER/n_2_Memory_array[45][15]_i_1
    SLICE_X9Y27          FDCE                                         r  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[45][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2099, routed)        1.678    14.863    io0/inst_top/inst_DAC_BUFFER/clk_IBUF_BUFG
    SLICE_X9Y27                                                       r  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[45][9]/C
                         clock pessimism              0.173    15.036    
                         clock uncertainty           -0.180    14.856    
    SLICE_X9Y27          FDCE (Setup_fdce_C_CE)      -0.205    14.651    io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[45][9]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                         -14.552    
  -------------------------------------------------------------------
                         slack                                  0.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.529ns  (arrival time - required time)
  Source:                 io0/sLED_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[118][15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.141ns (18.458%)  route 0.623ns (81.542%))
  Logic Levels:           0  
  Clock Path Skew:        -1.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    2.763ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2099, routed)        0.629     1.463    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     2.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=12375, routed)       0.562     2.763    io0/I1
    SLICE_X41Y86                                                      r  io0/sLED_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDCE (Prop_fdce_C_Q)         0.141     2.904 r  io0/sLED_reg[15]/Q
                         net (fo=131, routed)         0.623     3.527    io0/inst_top/inst_DAC_BUFFER/I2[15]
    SLICE_X27Y46         FDCE                                         r  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[118][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2099, routed)        0.915     1.984    io0/inst_top/inst_DAC_BUFFER/clk_IBUF_BUFG
    SLICE_X27Y46                                                      r  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[118][15]/C
                         clock pessimism             -0.235     1.748    
                         clock uncertainty            0.180     1.929    
    SLICE_X27Y46         FDCE (Hold_fdce_C_D)         0.070     1.999    io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[118][15]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           3.527    
  -------------------------------------------------------------------
                         slack                                  1.529    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.694ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.300ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.694ns  (required time - arrival time)
  Source:                 io0/inst_top/inst_clk_divider/clk44kHz_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[17][12]/CE
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLKOUT0_1 rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        10.589ns  (logic 0.900ns (8.499%)  route 9.689ns (91.501%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        3.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.482ns = ( 28.482 - 20.000 ) 
    Source Clock Delay      (SCD):    4.987ns = ( 14.987 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780    13.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2099, routed)        1.628    14.987    io0/inst_top/inst_clk_divider/clk_IBUF_BUFG
    SLICE_X68Y86                                                      r  io0/inst_top/inst_clk_divider/clk44kHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y86         FDCE (Prop_fdce_C_Q)         0.456    15.443 r  io0/inst_top/inst_clk_divider/clk44kHz_reg/Q
                         net (fo=546, routed)         4.319    19.761    io0/inst_ADC_TOP/inst_Buffer/I3
    SLICE_X73Y59         LUT5 (Prop_lut5_I3_O)        0.118    19.879 r  io0/inst_ADC_TOP/inst_Buffer/Memory_array[1][15]_i_2__0/O
                         net (fo=16, routed)          1.807    21.686    io0/inst_ADC_TOP/inst_Buffer/n_2_Memory_array[1][15]_i_2__0
    SLICE_X73Y73         LUT5 (Prop_lut5_I4_O)        0.326    22.012 r  io0/inst_ADC_TOP/inst_Buffer/Memory_array[17][15]_i_1__0/O
                         net (fo=16, routed)          3.564    25.576    io0/inst_ADC_TOP/inst_Buffer/n_2_Memory_array[17][15]_i_1__0
    SLICE_X48Y79         FDCE                                         r  io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[17][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2099, routed)        1.705    24.890    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.973 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.918    26.891    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.982 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=12375, routed)       1.499    28.482    io0/inst_ADC_TOP/inst_Buffer/I2
    SLICE_X48Y79                                                      r  io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[17][12]/C
                         clock pessimism              0.173    28.655    
                         clock uncertainty           -0.180    28.475    
    SLICE_X48Y79         FDCE (Setup_fdce_C_CE)      -0.205    28.270    io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[17][12]
  -------------------------------------------------------------------
                         required time                         28.270    
                         arrival time                         -25.576    
  -------------------------------------------------------------------
                         slack                                  2.694    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 io0/inst_top/inst_clk_divider/clk705kHz_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/inst_ADC_TOP/den_in_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.186ns (7.330%)  route 2.352ns (92.670%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.597ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2099, routed)        0.561     1.394    io0/inst_top/inst_clk_divider/clk_IBUF_BUFG
    SLICE_X15Y130                                                     r  io0/inst_top/inst_clk_divider/clk705kHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y130        FDCE (Prop_fdce_C_Q)         0.141     1.535 r  io0/inst_top/inst_clk_divider/clk705kHz_reg/Q
                         net (fo=3, routed)           2.352     3.887    io0/inst_top/inst_clk_divider/O1
    SLICE_X15Y126        LUT2 (Prop_lut2_I0_O)        0.045     3.932 r  io0/inst_top/inst_clk_divider/den_in_i_1/O
                         net (fo=1, routed)           0.000     3.932    io0/inst_ADC_TOP/I4
    SLICE_X15Y126        FDCE                                         r  io0/inst_ADC_TOP/den_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2099, routed)        0.903     1.972    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.025 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.716     2.741    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=12375, routed)       0.826     3.597    io0/inst_ADC_TOP/I2
    SLICE_X15Y126                                                     r  io0/inst_ADC_TOP/den_in_reg/C
                         clock pessimism             -0.235     3.361    
                         clock uncertainty            0.180     3.541    
    SLICE_X15Y126        FDCE (Hold_fdce_C_D)         0.091     3.632    io0/inst_ADC_TOP/den_in_reg
  -------------------------------------------------------------------
                         required time                         -3.632    
                         arrival time                           3.932    
  -------------------------------------------------------------------
                         slack                                  0.300    





---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.505ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.505ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][17]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/FSM_onehot_r_reg[edclrstate][6]/CE
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLKOUT0_1 rise@20.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        8.117ns  (logic 1.846ns (22.743%)  route 6.271ns (77.257%))
  Logic Levels:           6  (CARRY4=2 LUT6=4)
  Clock Path Skew:        0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.591ns = ( 28.591 - 20.000 ) 
    Source Clock Delay      (SCD):    8.628ns = ( 13.628 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2099, routed)        1.659    10.018    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    10.106 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.704    11.810    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.906 r  bufgclk45/O
                         net (fo=343, routed)         1.721    13.628    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I102
    SLICE_X86Y82                                                      r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDRE (Prop_fdre_C_Q)         0.456    14.084 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][17]/Q
                         net (fo=48, routed)          3.254    17.337    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/O5[17]
    SLICE_X71Y95         LUT6 (Prop_lut6_I4_O)        0.124    17.461 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[edclactive]_i_12/O
                         net (fo=1, routed)           0.000    17.461    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_r[edclactive]_i_12
    SLICE_X71Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.993 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[edclactive]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.993    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_r_reg[edclactive]_i_6
    SLICE_X71Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.150 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[edclactive]_i_5/CO[1]
                         net (fo=3, routed)           1.446    19.597    eth0.e1/m100.u0/ethc0/n_10_rx_rmii1.rx0
    SLICE_X80Y95         LUT6 (Prop_lut6_I5_O)        0.329    19.926 f  eth0.e1/m100.u0/ethc0/FSM_onehot_r[edclrstate][14]_i_13/O
                         net (fo=1, routed)           0.494    20.419    eth0.e1/m100.u0/ethc0/n_2_FSM_onehot_r[edclrstate][14]_i_13
    SLICE_X83Y95         LUT6 (Prop_lut6_I4_O)        0.124    20.543 r  eth0.e1/m100.u0/ethc0/FSM_onehot_r[edclrstate][14]_i_5/O
                         net (fo=1, routed)           0.298    20.841    eth0.e1/m100.u0/ethc0/n_2_FSM_onehot_r[edclrstate][14]_i_5
    SLICE_X84Y95         LUT6 (Prop_lut6_I1_O)        0.124    20.965 r  eth0.e1/m100.u0/ethc0/FSM_onehot_r[edclrstate][14]_i_2/O
                         net (fo=15, routed)          0.779    21.744    eth0.e1/m100.u0/ethc0/n_2_FSM_onehot_r[edclrstate][14]_i_2
    SLICE_X85Y97         FDRE                                         r  eth0.e1/m100.u0/ethc0/FSM_onehot_r_reg[edclrstate][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2099, routed)        1.705    24.890    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.973 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.918    26.891    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.982 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=12375, routed)       1.608    28.591    eth0.e1/m100.u0/ethc0/I1
    SLICE_X85Y97                                                      r  eth0.e1/m100.u0/ethc0/FSM_onehot_r_reg[edclrstate][6]/C
                         clock pessimism              0.173    28.764    
                         clock uncertainty           -0.310    28.454    
    SLICE_X85Y97         FDRE (Setup_fdre_C_CE)      -0.205    28.249    eth0.e1/m100.u0/ethc0/FSM_onehot_r_reg[edclrstate][6]
  -------------------------------------------------------------------
                         required time                         28.249    
                         arrival time                         -21.744    
  -------------------------------------------------------------------
                         slack                                  6.505    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.086ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[sync_start]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/r_reg[rxstart][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (CLKOUT0_1 rise@0.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.699%)  route 0.154ns (45.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.636ns
    Source Clock Delay      (SCD):    2.577ns = ( 7.577 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2099, routed)        0.563     6.396    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     6.446 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.510     6.956    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.982 r  bufgclk45/O
                         net (fo=343, routed)         0.595     7.577    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I102
    SLICE_X85Y79                                                      r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[sync_start]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y79         FDRE (Prop_fdre_C_Q)         0.141     7.718 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[sync_start]/Q
                         net (fo=2, routed)           0.154     7.872    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rxo[start]
    SLICE_X84Y80         LUT3 (Prop_lut3_I0_O)        0.045     7.917 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[rxstart][0]_i_1/O
                         net (fo=1, routed)           0.000     7.917    eth0.e1/m100.u0/ethc0/rin[rxstart][0]
    SLICE_X84Y80         FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[rxstart][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2099, routed)        0.903     1.972    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.025 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.716     2.741    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=12375, routed)       0.866     3.636    eth0.e1/m100.u0/ethc0/I1
    SLICE_X84Y80                                                      r  eth0.e1/m100.u0/ethc0/r_reg[rxstart][0]/C
                         clock pessimism             -0.235     3.400    
                         clock uncertainty            0.310     3.710    
    SLICE_X84Y80         FDRE (Hold_fdre_C_D)         0.121     3.831    eth0.e1/m100.u0/ethc0/r_reg[rxstart][0]
  -------------------------------------------------------------------
                         required time                         -3.831    
                         arrival time                           7.917    
  -------------------------------------------------------------------
                         slack                                  4.086    





---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT1

Setup :           54  Failing Endpoints,  Worst Slack       -1.616ns,  Total Violation      -58.833ns
Hold  :            0  Failing Endpoints,  Worst Slack       14.501ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.616ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[txlength][6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][13]/CE
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        5.378ns  (logic 1.717ns (31.925%)  route 3.661ns (68.075%))
  Logic Levels:           5  (CARRY4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.105ns = ( 13.105 - 5.000 ) 
    Source Clock Delay      (SCD):    9.002ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2099, routed)        1.832     5.191    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.279 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.291    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.387 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=12375, routed)       1.614     9.002    eth0.e1/m100.u0/ethc0/I1
    SLICE_X70Y77                                                      r  eth0.e1/m100.u0/ethc0/r_reg[txlength][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y77         FDRE (Prop_fdre_C_Q)         0.518     9.520 r  eth0.e1/m100.u0/ethc0/r_reg[txlength][6]/Q
                         net (fo=6, routed)           0.925    10.444    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I6[6]
    SLICE_X78Y73         LUT6 (Prop_lut6_I4_O)        0.124    10.568 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][9]_i_12/O
                         net (fo=1, routed)           0.656    11.224    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r[main_state][9]_i_12
    SLICE_X79Y73         LUT6 (Prop_lut6_I0_O)        0.124    11.348 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][9]_i_7/O
                         net (fo=1, routed)           0.000    11.348    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r[main_state][9]_i_7
    SLICE_X79Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.746 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[main_state][9]_i_5/CO[3]
                         net (fo=8, routed)           0.854    12.600    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r_reg[main_state][9]_i_5
    SLICE_X82Y72         LUT5 (Prop_lut5_I4_O)        0.429    13.029 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r[data][31]_i_2/O
                         net (fo=2, routed)           0.309    13.338    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_r[data][31]_i_2
    SLICE_X82Y73         LUT6 (Prop_lut6_I2_O)        0.124    13.462 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r[data][31]_i_1__0/O
                         net (fo=33, routed)          0.917    14.380    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_r[data][31]_i_1__0
    SLICE_X77Y78         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2099, routed)        1.538     9.724    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.807 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.625    11.432    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.523 r  bufgclk45/O
                         net (fo=343, routed)         1.582    13.105    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I102
    SLICE_X77Y78                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][13]/C
                         clock pessimism              0.173    13.278    
                         clock uncertainty           -0.310    12.968    
    SLICE_X77Y78         FDRE (Setup_fdre_C_CE)      -0.205    12.763    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][13]
  -------------------------------------------------------------------
                         required time                         12.763    
                         arrival time                         -14.380    
  -------------------------------------------------------------------
                         slack                                 -1.616    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.501ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[txdata][14]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][14]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -15.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@20.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.392ns = ( 8.392 - 5.000 ) 
    Source Clock Delay      (SCD):    2.784ns = ( 22.784 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558    20.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2099, routed)        0.629    21.463    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    21.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663    22.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    22.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=12375, routed)       0.583    22.784    eth0.e1/m100.u0/ethc0/I1
    SLICE_X75Y76                                                      r  eth0.e1/m100.u0/ethc0/r_reg[txdata][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y76         FDRE (Prop_fdre_C_Q)         0.141    22.925 r  eth0.e1/m100.u0/ethc0/r_reg[txdata][14]/Q
                         net (fo=1, routed)           0.101    23.026    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I13[14]
    SLICE_X76Y76         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2099, routed)        0.833     6.902    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     6.955 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.556     7.510    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.539 r  bufgclk45/O
                         net (fo=343, routed)         0.853     8.392    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I102
    SLICE_X76Y76                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][14]/C
                         clock pessimism             -0.235     8.157    
                         clock uncertainty            0.310     8.466    
    SLICE_X76Y76         FDRE (Hold_fdre_C_D)         0.059     8.525    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][14]
  -------------------------------------------------------------------
                         required time                         -8.525    
                         arrival time                          23.026    
  -------------------------------------------------------------------
                         slack                                 14.501    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       59.903ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       27.599ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             59.903ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.203ns (25.002%)  route 0.609ns (74.998%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.416ns = ( 31.416 - 30.000 ) 
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.607     0.607    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X46Y80                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDCE (Prop_fdce_C_Q)         0.147     0.754 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=3, routed)           0.280     1.035    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X47Y79         LUT2 (Prop_lut2_I1_O)        0.056     1.091 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.329     1.419    dbg_hub/inst/U_ICON/U_CMD/I15[0]
    SLICE_X48Y71         FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.836    60.836    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    60.862 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, routed)         0.554    61.416    dbg_hub/inst/U_ICON/U_CMD/idrck
    SLICE_X48Y71                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.000    61.416    
                         clock uncertainty           -0.035    61.381    
    SLICE_X48Y71         FDCE (Setup_fdce_C_CE)      -0.058    61.323    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         61.323    
                         arrival time                          -1.419    
  -------------------------------------------------------------------
                         slack                                 59.903    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.599ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.631ns  (logic 0.392ns (62.090%)  route 0.239ns (37.910%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.842ns
    Source Clock Delay      (SCD):    1.114ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.114    61.114    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X46Y80                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDCE (Prop_fdce_C_Q)         0.292    61.406 r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=3, routed)           0.239    61.646    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X47Y80         LUT5 (Prop_lut5_I0_O)        0.100    61.746 r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_i_1/O
                         net (fo=1, routed)           0.000    61.746    dbg_hub/inst/U_ICON/U_SYNC/n_0_SYNC_i_1
    SLICE_X47Y80         FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.125    32.125    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    32.221 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, routed)         1.620    33.842    dbg_hub/inst/U_ICON/U_SYNC/idrck
    SLICE_X47Y80                                                      r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism              0.000    33.842    
                         clock uncertainty            0.035    33.877    
    SLICE_X47Y80         FDRE (Hold_fdre_C_D)         0.269    34.146    dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                        -34.146    
                         arrival time                          61.746    
  -------------------------------------------------------------------
                         slack                                 27.599    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.690ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.690ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_ADC_TOP/isnt_filter/x_array_reg[26][12]/CLR
                            (recovery check against rising-edge clock CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0_1 rise@20.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        12.952ns  (logic 0.580ns (4.478%)  route 12.372ns (95.522%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.748ns = ( 28.748 - 20.000 ) 
    Source Clock Delay      (SCD):    9.026ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2099, routed)        1.832     5.191    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.279 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.291    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.387 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=12375, routed)       1.638     9.026    rst0/I4
    SLICE_X28Y89                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDCE (Prop_fdce_C_Q)         0.456     9.482 r  rst0/async.rstoutl_reg/Q
                         net (fo=125, routed)         0.618    10.099    rst0/O3
    SLICE_X28Y92         LUT1 (Prop_lut1_I0_O)        0.124    10.223 f  rst0/inst_top/read_index[6]_i_3/O
                         net (fo=6051, routed)       11.754    21.977    io0/inst_ADC_TOP/isnt_filter/p_0_in
    SLICE_X3Y157         FDCE                                         f  io0/inst_ADC_TOP/isnt_filter/x_array_reg[26][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2099, routed)        1.705    24.890    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.973 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.918    26.891    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.982 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=12375, routed)       1.766    28.748    io0/inst_ADC_TOP/isnt_filter/I2
    SLICE_X3Y157                                                      r  io0/inst_ADC_TOP/isnt_filter/x_array_reg[26][12]/C
                         clock pessimism              0.405    29.153    
                         clock uncertainty           -0.082    29.072    
    SLICE_X3Y157         FDCE (Recov_fdce_C_CLR)     -0.405    28.667    io0/inst_ADC_TOP/isnt_filter/x_array_reg[26][12]
  -------------------------------------------------------------------
                         required time                         28.667    
                         arrival time                         -21.977    
  -------------------------------------------------------------------
                         slack                                  6.690    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0_1 rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.645%)  route 0.116ns (41.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.592ns
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2099, routed)        0.629     1.463    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     2.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=12375, routed)       0.554     2.755    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X54Y69                                                      r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDCE (Prop_fdce_C_Q)         0.164     2.919 f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.116     3.035    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X53Y69         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2099, routed)        0.903     1.972    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.025 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.716     2.741    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=12375, routed)       0.822     3.592    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X53Y69                                                      r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.822     2.769    
    SLICE_X53Y69         FDCE (Remov_fdce_C_CLR)     -0.092     2.677    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -2.677    
                         arrival time                           3.035    
  -------------------------------------------------------------------
                         slack                                  0.358    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack        0.286ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       15.428ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[3]/CLR
                            (recovery check against rising-edge clock CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.580ns (17.778%)  route 2.682ns (82.222%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.115ns = ( 13.115 - 5.000 ) 
    Source Clock Delay      (SCD):    9.026ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2099, routed)        1.832     5.191    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.279 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.291    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.387 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=12375, routed)       1.638     9.026    rst0/I4
    SLICE_X28Y89                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDCE (Prop_fdce_C_Q)         0.456     9.482 r  rst0/async.rstoutl_reg/Q
                         net (fo=125, routed)         1.922    11.403    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I169
    SLICE_X78Y77         LUT2 (Prop_lut2_I1_O)        0.124    11.527 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/FSM_onehot_r[edclrstate][14]_i_1/O
                         net (fo=139, routed)         0.760    12.288    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/rin[edclactive]
    SLICE_X82Y76         FDCE                                         f  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2099, routed)        1.538     9.724    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.807 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.625    11.432    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.523 r  bufgclk45/O
                         net (fo=343, routed)         1.592    13.115    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/I102
    SLICE_X82Y76                                                      r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[3]/C
                         clock pessimism              0.173    13.288    
                         clock uncertainty           -0.310    12.978    
    SLICE_X82Y76         FDCE (Recov_fdce_C_CLR)     -0.405    12.573    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[3]
  -------------------------------------------------------------------
                         required time                         12.573    
                         arrival time                         -12.288    
  -------------------------------------------------------------------
                         slack                                  0.286    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.428ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/CLR
                            (removal check against rising-edge clock CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -15.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@20.000ns)
  Data Path Delay:        1.017ns  (logic 0.186ns (18.291%)  route 0.831ns (81.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.400ns = ( 8.400 - 5.000 ) 
    Source Clock Delay      (SCD):    2.793ns = ( 22.793 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558    20.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2099, routed)        0.629    21.463    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    21.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663    22.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    22.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=12375, routed)       0.592    22.793    eth0.e1/m100.u0/ethc0/I1
    SLICE_X73Y91                                                      r  eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y91         FDRE (Prop_fdre_C_Q)         0.141    22.934 f  eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/Q
                         net (fo=9, routed)           0.493    23.427    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I9
    SLICE_X78Y77         LUT2 (Prop_lut2_I0_O)        0.045    23.472 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/FSM_onehot_r[edclrstate][14]_i_1/O
                         net (fo=139, routed)         0.338    23.810    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/O1
    SLICE_X83Y76         FDCE                                         f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2099, routed)        0.833     6.902    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     6.955 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.556     7.510    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.539 r  bufgclk45/O
                         net (fo=343, routed)         0.861     8.400    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I102
    SLICE_X83Y76                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/C
                         clock pessimism             -0.235     8.165    
                         clock uncertainty            0.310     8.474    
    SLICE_X83Y76         FDCE (Remov_fdce_C_CLR)     -0.092     8.382    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.382    
                         arrival time                          23.810    
  -------------------------------------------------------------------
                         slack                                 15.428    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_1
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.315ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[59][14]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        5.451ns  (logic 0.580ns (10.640%)  route 4.871ns (89.360%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    9.026ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2099, routed)        1.832     5.191    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.279 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.291    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.387 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=12375, routed)       1.638     9.026    rst0/I4
    SLICE_X28Y89                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDCE (Prop_fdce_C_Q)         0.456     9.482 r  rst0/async.rstoutl_reg/Q
                         net (fo=125, routed)         0.618    10.099    rst0/O3
    SLICE_X28Y92         LUT1 (Prop_lut1_I0_O)        0.124    10.223 f  rst0/inst_top/read_index[6]_i_3/O
                         net (fo=6051, routed)        4.254    14.477    io0/inst_top/inst_DAC_BUFFER/p_0_in
    SLICE_X7Y27          FDCE                                         f  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[59][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2099, routed)        1.756    14.941    io0/inst_top/inst_DAC_BUFFER/clk_IBUF_BUFG
    SLICE_X7Y27                                                       r  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[59][14]/C
                         clock pessimism              0.173    15.114    
                         clock uncertainty           -0.180    14.934    
    SLICE_X7Y27          FDCE (Recov_fdce_C_CLR)     -0.405    14.529    io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[59][14]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                         -14.477    
  -------------------------------------------------------------------
                         slack                                  0.052    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.315ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[115][0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        1.405ns  (logic 0.186ns (13.238%)  route 1.219ns (86.762%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    2.769ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2099, routed)        0.629     1.463    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     2.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=12375, routed)       0.568     2.769    rst0/I4
    SLICE_X28Y89                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDCE (Prop_fdce_C_Q)         0.141     2.910 r  rst0/async.rstoutl_reg/Q
                         net (fo=125, routed)         0.268     3.178    rst0/O3
    SLICE_X28Y92         LUT1 (Prop_lut1_I0_O)        0.045     3.223 f  rst0/inst_top/read_index[6]_i_3/O
                         net (fo=6051, routed)        0.951     4.174    io0/inst_top/inst_DAC_BUFFER/p_0_in
    SLICE_X30Y48         FDCE                                         f  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[115][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2099, routed)        0.913     1.982    io0/inst_top/inst_DAC_BUFFER/clk_IBUF_BUFG
    SLICE_X30Y48                                                      r  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[115][0]/C
                         clock pessimism             -0.235     1.746    
                         clock uncertainty            0.180     1.927    
    SLICE_X30Y48         FDCE (Remov_fdce_C_CLR)     -0.067     1.860    io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[115][0]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           4.174    
  -------------------------------------------------------------------
                         slack                                  2.315    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       22.981ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.329ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.981ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.513ns  (logic 0.856ns (13.142%)  route 5.657ns (86.858%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.580ns = ( 33.580 - 30.000 ) 
    Source Clock Delay      (SCD):    3.842ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.125     2.125    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.221 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, routed)         1.620     3.842    dbg_hub/inst/U_ICON/U_SYNC/idrck
    SLICE_X47Y80                                                      r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.456     4.298 f  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.976     5.274    dbg_hub/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X48Y73         LUT2 (Prop_lut2_I0_O)        0.124     5.398 f  dbg_hub/inst/U_ICON/U_SYNC/shift_en_i_3/O
                         net (fo=11, routed)          0.821     6.219    dbg_hub/inst/U_ICON/U_CMD/p_103_in
    SLICE_X49Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.343 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=24, routed)          1.655     7.998    dbg_hub/inst/U_ICON/U_CMD/O6
    SLICE_X53Y68         LUT2 (Prop_lut2_I0_O)        0.152     8.150 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          2.205    10.355    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X60Y40         FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.820    31.820    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    31.911 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, routed)         1.669    33.580    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X60Y40                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.318    33.898    
                         clock uncertainty           -0.035    33.863    
    SLICE_X60Y40         FDPE (Recov_fdpe_C_PRE)     -0.527    33.336    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         33.336    
                         arrival time                         -10.355    
  -------------------------------------------------------------------
                         slack                                 22.981    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.741%)  route 0.112ns (44.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.836     0.836    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.862 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, routed)         0.631     1.494    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X67Y42                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y42         FDPE (Prop_fdpe_C_Q)         0.141     1.635 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.112     1.747    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X65Y42         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, routed)         0.907     1.903    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X65Y42                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.393     1.510    
    SLICE_X65Y42         FDCE (Remov_fdce_C_CLR)     -0.092     1.418    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.329    





