============================================================
   Tang Dynasty, V5.6.69102
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.6910.2/bin/td.exe
   Built at =   20:14:16 Feb 16 2023
   Run by =     shaka
   Run Date =   Sun Mar  5 19:23:28 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(38)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(49)
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../Src/top.v(50)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(59)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(66)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../../../Src/top.v(79)
HDL-1007 : undeclared symbol 'over', assumed default net type 'wire' in ../../../Src/top.v(81)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(82)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(97)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(133)
HDL-1007 : undeclared symbol 'wrusedw', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(134)
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 26 trigger nets, 26 data nets.
KIT-1004 : Chipwatcher code = 1100100100111000
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.6910.2/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=5,BUS_DIN_NUM=26,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100}) in C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=94) in C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=94) in C:/Anlogic/TD5.6.6910.2/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.6910.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=5,BUS_DIN_NUM=26,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100}) in C:/Anlogic/TD5.6.6910.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=5,BUS_DIN_NUM=26,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100}) in C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=5,BUS_DIN_NUM=26,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=94)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=94)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=5,BUS_DIN_NUM=26,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=5,BUS_DIN_NUM=26,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 2001/23 useful/useless nets, 1116/12 useful/useless insts
SYN-1016 : Merged 28 instances.
SYN-1032 : 1750/4 useful/useless nets, 1475/4 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1734/16 useful/useless nets, 1463/12 useful/useless insts
SYN-1021 : Optimized 3 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 1, 346 better
SYN-1014 : Optimize round 2
SYN-1032 : 1478/45 useful/useless nets, 1207/48 useful/useless insts
SYN-1015 : Optimize round 2, 96 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 19 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1502/157 useful/useless nets, 1254/31 useful/useless insts
SYN-1016 : Merged 21 instances.
SYN-2571 : Optimize after map_dsp, round 1, 209 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 24 instances.
SYN-2501 : Optimize round 1, 50 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1019 : Optimized 13 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1032 : 1894/5 useful/useless nets, 1646/4 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 186 (3.67), #lev = 6 (1.95)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 198 (3.65), #lev = 4 (1.79)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 454 instances into 198 LUTs, name keeping = 73%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 311 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 112 adder to BLE ...
SYN-4008 : Packed 112 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.830573s wall, 1.406250s user + 0.125000s system = 1.531250s CPU (83.6%)

RUN-1004 : used memory is 146 MB, reserved memory is 112 MB, peak memory is 148 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net key1_dup_3 is useless
SYN-5055 WARNING: The kept net fifo_list/fifo_list/ram_inst/dob_tmp[7] will be merged to another kept net fifo_list/fifo_out[7]
SYN-5055 WARNING: The kept net tx/uart_data[7] will be merged to another kept net fifo_list/fifo_out[7]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/ram_inst/dob_tmp[6] will be merged to another kept net fifo_list/fifo_out[6]
SYN-5055 WARNING: The kept net tx/uart_data[6] will be merged to another kept net fifo_list/fifo_out[6]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/ram_inst/dob_tmp[5] will be merged to another kept net fifo_list/fifo_out[5]
SYN-5055 WARNING: The kept net tx/uart_data[5] will be merged to another kept net fifo_list/fifo_out[5]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/ram_inst/dob_tmp[4] will be merged to another kept net fifo_list/fifo_out[4]
SYN-5055 WARNING: The kept net tx/uart_data[4] will be merged to another kept net fifo_list/fifo_out[4]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/ram_inst/dob_tmp[3] will be merged to another kept net fifo_list/fifo_out[3]
SYN-5055 WARNING: The kept net tx/uart_data[3] will be merged to another kept net fifo_list/fifo_out[3]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (207 clock/control pins, 0 other pins).
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4024 : Net "adc/clk_adc" drives clk pins.
SYN-4025 : Tag rtl::Net adc/clk_adc as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc/clk_adc to drive 9 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 1109 instances
RUN-0007 : 419 luts, 489 seqs, 94 mslices, 55 lslices, 19 pads, 28 brams, 0 dsps
RUN-1001 : There are total 1382 nets
RUN-6004 WARNING: There are 4 nets with only 1 pin.
RUN-1001 : 770 nets have 2 pins
RUN-1001 : 475 nets have [3 - 5] pins
RUN-1001 : 78 nets have [6 - 10] pins
RUN-1001 : 28 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      8      
RUN-1001 :   No   |  No   |  Yes  |     227     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     254     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   7   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 13
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1107 instances, 419 luts, 489 seqs, 149 slices, 24 macros(149 instances: 94 mslices 55 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 374812
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1107.
PHY-3001 : End clustering;  0.000022s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 251440, overlap = 72
PHY-3002 : Step(2): len = 174870, overlap = 72
PHY-3002 : Step(3): len = 107541, overlap = 72
PHY-3002 : Step(4): len = 98049, overlap = 72
PHY-3002 : Step(5): len = 72879.8, overlap = 72
PHY-3002 : Step(6): len = 68612.7, overlap = 72
PHY-3002 : Step(7): len = 62346.2, overlap = 63
PHY-3002 : Step(8): len = 58279.9, overlap = 63
PHY-3002 : Step(9): len = 51843, overlap = 72
PHY-3002 : Step(10): len = 46877.9, overlap = 72
PHY-3002 : Step(11): len = 45183.5, overlap = 72
PHY-3002 : Step(12): len = 41879.5, overlap = 72
PHY-3002 : Step(13): len = 39860.2, overlap = 72
PHY-3002 : Step(14): len = 40260, overlap = 72
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.20464e-06
PHY-3002 : Step(15): len = 37041.9, overlap = 72
PHY-3002 : Step(16): len = 37644.7, overlap = 72
PHY-3002 : Step(17): len = 36039, overlap = 63
PHY-3002 : Step(18): len = 35571.2, overlap = 67.5
PHY-3002 : Step(19): len = 35639.3, overlap = 67.5
PHY-3002 : Step(20): len = 34403.8, overlap = 63
PHY-3002 : Step(21): len = 35004.6, overlap = 63
PHY-3002 : Step(22): len = 34216.8, overlap = 58.5
PHY-3002 : Step(23): len = 32479.2, overlap = 63.5938
PHY-3002 : Step(24): len = 32463, overlap = 65.9375
PHY-3002 : Step(25): len = 31885.3, overlap = 68.3125
PHY-3002 : Step(26): len = 31227.7, overlap = 70.125
PHY-3002 : Step(27): len = 30655.3, overlap = 66
PHY-3002 : Step(28): len = 30672.5, overlap = 66.3125
PHY-3002 : Step(29): len = 30634.4, overlap = 65.6875
PHY-3002 : Step(30): len = 29963.6, overlap = 69
PHY-3002 : Step(31): len = 29309.2, overlap = 68.8438
PHY-3002 : Step(32): len = 28804.2, overlap = 69.4688
PHY-3002 : Step(33): len = 28254, overlap = 70.1562
PHY-3002 : Step(34): len = 28214.7, overlap = 70.9688
PHY-3002 : Step(35): len = 28394.6, overlap = 69.4375
PHY-3002 : Step(36): len = 27536, overlap = 69.4375
PHY-3002 : Step(37): len = 26967.9, overlap = 69.375
PHY-3002 : Step(38): len = 26688, overlap = 69.4688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.40928e-06
PHY-3002 : Step(39): len = 27824.8, overlap = 69.4688
PHY-3002 : Step(40): len = 27933.4, overlap = 69.4688
PHY-3002 : Step(41): len = 27949.7, overlap = 69.4688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.81857e-06
PHY-3002 : Step(42): len = 29537, overlap = 67.0938
PHY-3002 : Step(43): len = 29745.5, overlap = 67.0938
PHY-3002 : Step(44): len = 31301.3, overlap = 64.8438
PHY-3002 : Step(45): len = 31542.2, overlap = 64.8438
PHY-3002 : Step(46): len = 29807.7, overlap = 60.5938
PHY-3002 : Step(47): len = 29362.2, overlap = 60.5938
PHY-3002 : Step(48): len = 29285.3, overlap = 60.5938
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.63714e-06
PHY-3002 : Step(49): len = 31043.9, overlap = 60.7812
PHY-3002 : Step(50): len = 31234.5, overlap = 60.7812
PHY-3002 : Step(51): len = 31391.6, overlap = 58.4062
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.92743e-05
PHY-3002 : Step(52): len = 32772.6, overlap = 50.4375
PHY-3002 : Step(53): len = 32868.4, overlap = 50.0625
PHY-3002 : Step(54): len = 32565.6, overlap = 47.8125
PHY-3002 : Step(55): len = 32684.7, overlap = 47.8125
PHY-3002 : Step(56): len = 32641.7, overlap = 47.8125
PHY-3002 : Step(57): len = 32646, overlap = 47.8125
PHY-3002 : Step(58): len = 33022.3, overlap = 47.8125
PHY-3002 : Step(59): len = 33127.1, overlap = 54.5625
PHY-3002 : Step(60): len = 33121.8, overlap = 54.625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.85485e-05
PHY-3002 : Step(61): len = 33374.2, overlap = 54.625
PHY-3002 : Step(62): len = 33402.5, overlap = 54.625
PHY-3002 : Step(63): len = 33574.9, overlap = 54.625
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 7.70971e-05
PHY-3002 : Step(64): len = 33848.8, overlap = 54.6875
PHY-3002 : Step(65): len = 33975, overlap = 52.3125
PHY-3002 : Step(66): len = 34155.1, overlap = 52.0625
PHY-3002 : Step(67): len = 34303.1, overlap = 52.0625
PHY-3002 : Step(68): len = 34807.6, overlap = 43.0625
PHY-3002 : Step(69): len = 35212.7, overlap = 43.1875
PHY-3002 : Step(70): len = 35368.8, overlap = 43.1875
PHY-3002 : Step(71): len = 35185.1, overlap = 43.25
PHY-3002 : Step(72): len = 35106.7, overlap = 43.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000154194
PHY-3002 : Step(73): len = 35170.3, overlap = 43.5
PHY-3002 : Step(74): len = 35163.6, overlap = 43.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000308388
PHY-3002 : Step(75): len = 35258.3, overlap = 43.5
PHY-3002 : Step(76): len = 35348.5, overlap = 43.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.039199s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.88983e-05
PHY-3002 : Step(77): len = 37375.1, overlap = 22.6562
PHY-3002 : Step(78): len = 37443.9, overlap = 22.25
PHY-3002 : Step(79): len = 36850.7, overlap = 24.6562
PHY-3002 : Step(80): len = 37030.2, overlap = 25.1562
PHY-3002 : Step(81): len = 36642.6, overlap = 21.25
PHY-3002 : Step(82): len = 36707.1, overlap = 18.8438
PHY-3002 : Step(83): len = 36563.1, overlap = 16.875
PHY-3002 : Step(84): len = 36184.8, overlap = 15.75
PHY-3002 : Step(85): len = 36270.5, overlap = 15.75
PHY-3002 : Step(86): len = 35807.5, overlap = 14.875
PHY-3002 : Step(87): len = 35760.6, overlap = 14.75
PHY-3002 : Step(88): len = 35311.7, overlap = 14.9688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.77966e-05
PHY-3002 : Step(89): len = 35332, overlap = 15.4062
PHY-3002 : Step(90): len = 35332, overlap = 15.4062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.55933e-05
PHY-3002 : Step(91): len = 35148.4, overlap = 17.0938
PHY-3002 : Step(92): len = 35148.4, overlap = 17.0938
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.81923e-06
PHY-3002 : Step(93): len = 35641.5, overlap = 56.9688
PHY-3002 : Step(94): len = 35834.1, overlap = 56.2188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.76385e-05
PHY-3002 : Step(95): len = 35674.1, overlap = 58.1875
PHY-3002 : Step(96): len = 35973.7, overlap = 54.7188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.52769e-05
PHY-3002 : Step(97): len = 37487.9, overlap = 38.125
PHY-3002 : Step(98): len = 37743.3, overlap = 38.5
PHY-3002 : Step(99): len = 37243.3, overlap = 32.5938
PHY-3002 : Step(100): len = 37285.2, overlap = 32
PHY-3002 : Step(101): len = 37046.2, overlap = 32.8125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.05538e-05
PHY-3002 : Step(102): len = 37046.3, overlap = 31.9375
PHY-3002 : Step(103): len = 37082.1, overlap = 31.6562
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000141108
PHY-3002 : Step(104): len = 37018.7, overlap = 31.2188
PHY-3002 : Step(105): len = 37064.3, overlap = 31
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000282215
PHY-3002 : Step(106): len = 37210.4, overlap = 30.375
PHY-3002 : Step(107): len = 37210.4, overlap = 30.375
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000564431
PHY-3002 : Step(108): len = 37396.1, overlap = 29.5625
PHY-3002 : Step(109): len = 37151.7, overlap = 30.375
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00112886
PHY-3002 : Step(110): len = 37284.2, overlap = 30.375
PHY-3002 : Step(111): len = 37284.2, overlap = 30.375
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00225772
PHY-3002 : Step(112): len = 37378.8, overlap = 30.0312
PHY-3002 : Step(113): len = 37398.4, overlap = 29.3438
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00451544
PHY-3002 : Step(114): len = 37424.5, overlap = 29.3438
PHY-3002 : Step(115): len = 37424.5, overlap = 29.3438
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 66.00 peak overflow 3.47
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1382.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 47856, over cnt = 161(0%), over = 602, worst = 13
PHY-1001 : End global iterations;  0.130504s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (35.9%)

PHY-1001 : Congestion index: top1 = 33.64, top5 = 19.34, top10 = 12.59, top15 = 9.09.
PHY-1001 : End incremental global routing;  0.255846s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (55.0%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5986, tnet num: 1380, tinst num: 1107, tnode num: 7981, tedge num: 10063.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.226951s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (110.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.506841s wall, 0.375000s user + 0.031250s system = 0.406250s CPU (80.2%)

OPT-1001 : Current memory(MB): used = 200, reserve = 165, peak = 200.
OPT-1001 : End physical optimization;  0.523441s wall, 0.406250s user + 0.031250s system = 0.437500s CPU (83.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 419 LUT to BLE ...
SYN-4008 : Packed 419 LUT and 177 SEQ to BLE.
SYN-4003 : Packing 312 remaining SEQ's ...
SYN-4005 : Packed 187 SEQ with LUT/SLICE
SYN-4006 : 76 single LUT's are left
SYN-4006 : 125 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 544/873 primitive instances ...
PHY-3001 : End packing;  0.045546s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (102.9%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 506 instances
RUN-1001 : 227 mslices, 227 lslices, 19 pads, 28 brams, 0 dsps
RUN-1001 : There are total 1210 nets
RUN-6004 WARNING: There are 4 nets with only 1 pin.
RUN-1001 : 585 nets have 2 pins
RUN-1001 : 485 nets have [3 - 5] pins
RUN-1001 : 82 nets have [6 - 10] pins
RUN-1001 : 26 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 504 instances, 454 slices, 24 macros(149 instances: 94 mslices 55 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 38251.2, Over = 40
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.6278e-05
PHY-3002 : Step(116): len = 37268.9, overlap = 41.75
PHY-3002 : Step(117): len = 37284.4, overlap = 41.5
PHY-3002 : Step(118): len = 37209.8, overlap = 43.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.25559e-05
PHY-3002 : Step(119): len = 37428.9, overlap = 44.5
PHY-3002 : Step(120): len = 37428.9, overlap = 44.5
PHY-3002 : Step(121): len = 37377.7, overlap = 43.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.51119e-05
PHY-3002 : Step(122): len = 38015.4, overlap = 41.25
PHY-3002 : Step(123): len = 38303, overlap = 39
PHY-3002 : Step(124): len = 38303, overlap = 39
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.160364s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (19.5%)

PHY-3001 : Trial Legalized: Len = 51908
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000418095
PHY-3002 : Step(125): len = 45540.7, overlap = 13
PHY-3002 : Step(126): len = 43196.4, overlap = 16.75
PHY-3002 : Step(127): len = 42347, overlap = 19.25
PHY-3002 : Step(128): len = 41810, overlap = 20.75
PHY-3002 : Step(129): len = 41801.9, overlap = 19.25
PHY-3002 : Step(130): len = 41512.1, overlap = 19.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00083619
PHY-3002 : Step(131): len = 41515.4, overlap = 20.25
PHY-3002 : Step(132): len = 41517.2, overlap = 20.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00167238
PHY-3002 : Step(133): len = 41592.7, overlap = 20
PHY-3002 : Step(134): len = 41592.7, overlap = 20
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006211s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 47199.8, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.005716s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 5 instances has been re-located, deltaX = 2, deltaY = 3, maxDist = 1.
PHY-3001 : Final: Len = 47233.8, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 82/1210.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 59352, over cnt = 155(0%), over = 262, worst = 5
PHY-1002 : len = 60272, over cnt = 74(0%), over = 113, worst = 4
PHY-1002 : len = 61272, over cnt = 17(0%), over = 30, worst = 4
PHY-1002 : len = 61280, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 61296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.216555s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (21.6%)

PHY-1001 : Congestion index: top1 = 28.92, top5 = 20.62, top10 = 15.46, top15 = 11.67.
PHY-1001 : End incremental global routing;  0.287788s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (32.6%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5201, tnet num: 1208, tinst num: 504, tnode num: 6688, tedge num: 9055.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.246443s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (101.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.563182s wall, 0.312500s user + 0.046875s system = 0.359375s CPU (63.8%)

OPT-1001 : Current memory(MB): used = 204, reserve = 168, peak = 204.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.002365s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1031/1210.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 61296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.010620s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (147.1%)

PHY-1001 : Congestion index: top1 = 28.92, top5 = 20.62, top10 = 15.46, top15 = 11.67.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.002267s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 28.482759
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.661968s wall, 0.406250s user + 0.046875s system = 0.453125s CPU (68.5%)

RUN-1003 : finish command "place" in  7.955028s wall, 1.859375s user + 0.781250s system = 2.640625s CPU (33.2%)

RUN-1004 : used memory is 185 MB, reserved memory is 150 MB, peak memory is 205 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 506 instances
RUN-1001 : 227 mslices, 227 lslices, 19 pads, 28 brams, 0 dsps
RUN-1001 : There are total 1210 nets
RUN-6004 WARNING: There are 4 nets with only 1 pin.
RUN-1001 : 585 nets have 2 pins
RUN-1001 : 485 nets have [3 - 5] pins
RUN-1001 : 82 nets have [6 - 10] pins
RUN-1001 : 26 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5201, tnet num: 1208, tinst num: 504, tnode num: 6688, tedge num: 9055.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 227 mslices, 227 lslices, 19 pads, 28 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1208 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 700 clock pins, and constraint 1487 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 58832, over cnt = 156(0%), over = 261, worst = 5
PHY-1002 : len = 59760, over cnt = 89(0%), over = 122, worst = 4
PHY-1002 : len = 60896, over cnt = 12(0%), over = 17, worst = 3
PHY-1002 : len = 60960, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.235351s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (13.3%)

PHY-1001 : Congestion index: top1 = 29.03, top5 = 20.54, top10 = 15.37, top15 = 11.57.
PHY-1001 : End global routing;  0.319528s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (29.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 234, reserve = 199, peak = 247.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-5010 WARNING: Net type/depth[12] is skipped due to 0 input or output
PHY-5010 WARNING: Net type/depth[11] is skipped due to 0 input or output
PHY-5010 WARNING: Net type/depth[10] is skipped due to 0 input or output
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net type/depth[12] is skipped due to 0 input or output
PHY-5010 WARNING: Net type/depth[11] is skipped due to 0 input or output
PHY-5010 WARNING: Net type/depth[10] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 499, reserve = 469, peak = 499.
PHY-1001 : End build detailed router design. 4.547828s wall, 3.937500s user + 0.265625s system = 4.203125s CPU (92.4%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 21896, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.380076s wall, 1.234375s user + 0.031250s system = 1.265625s CPU (91.7%)

PHY-1001 : Current memory(MB): used = 531, reserve = 502, peak = 531.
PHY-1001 : End phase 1; 1.392222s wall, 1.250000s user + 0.031250s system = 1.281250s CPU (92.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 87% nets.
PHY-1022 : len = 230928, over cnt = 51(0%), over = 51, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 533, reserve = 503, peak = 533.
PHY-1001 : End initial routed; 6.244690s wall, 5.125000s user + 0.000000s system = 5.125000s CPU (82.1%)

PHY-1001 : Current memory(MB): used = 533, reserve = 503, peak = 533.
PHY-1001 : End phase 2; 6.244754s wall, 5.125000s user + 0.000000s system = 5.125000s CPU (82.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 230896, over cnt = 11(0%), over = 11, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.044733s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 231000, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.041542s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (75.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 231032, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.026941s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (174.0%)

PHY-1001 : Commit to database.....
PHY-1001 : 12 feed throughs used by 9 nets
PHY-1001 : End commit to database; 0.234397s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 547, reserve = 517, peak = 547.
PHY-1001 : End phase 3; 0.498637s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (84.6%)

PHY-1003 : Routed, final wirelength = 231032
PHY-1001 : Current memory(MB): used = 547, reserve = 517, peak = 547.
PHY-1001 : End export database. 0.015762s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (99.1%)

PHY-1001 : End detail routing;  13.043593s wall, 11.015625s user + 0.375000s system = 11.390625s CPU (87.3%)

RUN-1003 : finish command "route" in  13.712218s wall, 11.312500s user + 0.406250s system = 11.718750s CPU (85.5%)

RUN-1004 : used memory is 477 MB, reserved memory is 447 MB, peak memory is 547 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        19
  #input                   14
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      735   out of  19600    3.75%
#reg                      510   out of  19600    2.60%
#le                       860
  #lut only               350   out of    860   40.70%
  #reg only               125   out of    860   14.53%
  #lut&reg                385   out of    860   44.77%
#dsp                        0   out of     29    0.00%
#bram                      24   out of     64   37.50%
  #bram9k                  24
  #fifo9k                   0
#bram32k                    4   out of     16   25.00%
#pad                       19   out of     66   28.79%
  #ireg                    10
  #oreg                     5
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                  Fanout
#1        clk_dup_3            GCLK               io                 clk_syn_4.di            223
#2        config_inst_syn_9    GCLK               config             config_inst.jtck        119
#3        adc/clk_adc          GCLK               mslice             type/sel3_syn_880.q0    8


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      IREG    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      IREG    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      IREG    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      IREG    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      IREG    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      IREG    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      IREG    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      IREG    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
     key1         INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
     key2         INPUT        P30        LVCMOS25          N/A           N/A        IREG    
   reset_n        INPUT        P55        LVCMOS25          N/A          PULLUP      NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      IREG    
   adc_clk       OUTPUT        P57        LVCMOS25           8            NONE       OREG    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        OREG    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       OREG    
    start        OUTPUT        P59        LVCMOS25           8            NONE       OREG    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |860    |586     |149     |525     |28      |0       |
|  adc                               |adc_ctrl       |12     |12      |0       |11      |0       |0       |
|  fifo_list                         |fifo_ctrl      |115    |72      |36      |51      |4       |0       |
|    fifo_list                       |fifo           |112    |69      |36      |48      |4       |0       |
|      ram_inst                      |ram_infer_fifo |14     |14      |0       |2       |4       |0       |
|  rx                                |uart_rx        |54     |48      |6       |35      |0       |0       |
|  tx                                |uart_tx        |59     |45      |8       |37      |0       |0       |
|  type                              |type_choice    |117    |109     |8       |65      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |501    |298     |91      |310     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |501    |298     |91      |310     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |202    |110     |0       |196     |0       |0       |
|        reg_inst                    |register       |200    |108     |0       |194     |0       |0       |
|        tap_inst                    |tap            |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger        |299    |188     |91      |114     |0       |0       |
|        bus_inst                    |bus_top        |88     |52      |30      |33      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |2      |0       |0       |2       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |31     |17      |10      |9       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det        |28     |18      |10      |11      |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det        |25     |15      |10      |9       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |116    |87      |29      |51      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       566   
    #2          2       342   
    #3          3        99   
    #4          4        44   
    #5        5-10       86   
    #6        11-50      40   
    #7       51-100      3    
    #8       101-500     2    
  Average     3.06            

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
PRG-1000 : <!-- HMAC is: 7158798d3ac9d088d4bb0dda9efa02569fe81c809ac7f47025b818318154f57a -->
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 504
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1210, pip num: 13723
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 12
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1538 valid insts, and 35635 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010000011100100100111000
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  3.814148s wall, 19.828125s user + 0.078125s system = 19.906250s CPU (521.9%)

RUN-1004 : used memory is 478 MB, reserved memory is 448 MB, peak memory is 680 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230305_192328.log"
