INFO-FLOW: Workspace /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution opened at Sat Sep 03 19:14:19 HKT 2022
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Execute     set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/rcslfpgaserver/Softwares/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/rcslfpgaserver/Softwares/Xilinx/Vivado/2020.2/data:/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/rcslfpgaserver/Softwares/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.36 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         config_chip_info -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu250:-figd2104:-2L-e 
Execute         import_lib /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       add_library done; 0.17 sec.
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.57 sec.
Execute     create_clock -period 300MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 300MHz -name default 
Execute       ap_set_clock -name default -period 3.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
Execute     config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 0 or its parent loop when its trip count is less than or equal 0.
Execute     config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
Execute     set_clock_uncertainty 27.000000% 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27.000000% 
Execute       get_clock_period -default -name=default 
Execute       ap_set_clock -name default -uncertainty 0.9 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.9ns.
Execute     config_rtl -enable_maxiConservative=1 
INFO: [HLS 200-1510] Running: config_rtl -enable_maxiConservative=1 
WARNING: [HLS 200-483] The 'config_rtl -enable_maxiConservative' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
Execute     config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
Execute     config_sdx -target xocc 
WARNING: [HLS 200-483] The 'config_sdx -target' command is deprecated and will be removed in a future release. Use 'config_flow -target' as its replacement.
WARNING: [HLS 200-484] The 'config_sdx -target' command is deprecated and will be removed in a future release.
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target xocc' config_flow -target=vitis 
INFO: [HLS 200-435] Setting 'config_sdx -target xocc' configuration: config_flow -target=vitis
Execute       config_flow -target=vitis 
Execute         get_config_interface -m_axi_latency 
Execute         send_msg_by_id INFO @200-435@%s%s 'config_flow -target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'config_flow -target vitis' configuration: config_interface -m_axi_latency=64
Execute         config_interface -m_axi_latency=64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         send_msg_by_id INFO @200-435@%s%s 'config_flow -target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'config_flow -target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute         config_interface -m_axi_alignment_byte_size=64 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         send_msg_by_id INFO @200-435@%s%s 'config_flow -target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'config_flow -target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute         config_interface -m_axi_max_widen_bitwidth=512 
Execute         get_config_interface -default_interface 
INFO-FLOW: Setting macro_cmd config_flow -target vitis configuration: config_interface -default_interface=kernel
Execute         config_interface -default_interface=kernel 
Execute         get_config_interface -m_axi_offset 
Execute         send_msg_by_id INFO @200-435@%s%s 'config_flow -target vitis' config_interface -m_axi_offset=slave 
INFO: [HLS 200-435] Setting 'config_flow -target vitis' configuration: config_interface -m_axi_offset=slave
Execute         config_interface -m_axi_offset=slave 
Execute         get_config_rtl -register_reset_num 
Execute         send_msg_by_id INFO @200-435@%s%s 'config_flow -target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'config_flow -target vitis' configuration: config_rtl -register_reset_num=3
Execute         config_rtl -register_reset_num=3 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 206.166 MB.
INFO: [HLS 200-10] Analyzing design file './dut.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ./dut.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang ./dut.cpp -foptimization-record-file=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/clang.dut.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/dut.pp.0.cpp > /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/clang.dut.cpp.out.log 2> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/clang.dut.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top top -name=top 
INFO-FLOW: Setting directive 'TOP' name=top 
INFO-FLOW: Setting directive 'TOP' name=top 
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=top 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/dut.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/.systemc_flag -fix-errors /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/dut.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.62 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/dut.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/all.directive.json -fix-errors /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/dut.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.83 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/dut.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/dut.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.7 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 5.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/dut.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/clang-tidy.dut.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/dut.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/clang-tidy.dut.pp.0.cpp.out.log 2> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/clang-tidy.dut.pp.0.cpp.err.log 
Command           ap_eval done; 2.19 sec.
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         clang_tidy done; 2.21 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/xilinx-dataflow-lawyer.dut.pp.0.cpp.diag.yml /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/dut.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/xilinx-dataflow-lawyer.dut.pp.0.cpp.out.log 2> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/xilinx-dataflow-lawyer.dut.pp.0.cpp.err.log 
Command         ap_eval done; 1.38 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/clang.dut.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/dut.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/dut.bc > /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/clang.dut.pp.0.cpp.out.log 2> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/clang.dut.pp.0.cpp.err.log 
Command         ap_eval done; 1.69 sec.
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: ./dut.cpp:16:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: ./dut.cpp:17:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: ./dut.cpp:60:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: ./dut.cpp:61:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 14.08 seconds. CPU system time: 0.45 seconds. Elapsed time: 13.57 seconds; current allocated memory: 207.901 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/a.g.ld.0.bc -args  "/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/dut.g.bc"  
Execute           ap_eval exec -ignorestderr /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/dut.g.bc -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/a.g.ld.0.bc > /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
Command           ap_eval done; 0.18 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.18 sec.
Execute         run_link_or_opt -opt -out /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/a.g.ld.1.lower.bc -args /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/a.g.ld.1.lower.bc > /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
Command           ap_eval done; 0.22 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.22 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/a.g.ld.2.m1.bc -args /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/a.g.ld.2.m1.bc > /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 2.24 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.24 sec.
Execute         run_link_or_opt -opt -out /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/a.g.ld.3.fpc.bc -args /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top -reflow-float-conversion -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/a.g.ld.3.fpc.bc > /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 0.83 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.83 sec.
Execute         run_link_or_opt -out /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/a.g.ld.4.m2.bc -args /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/a.g.ld.4.m2.bc > /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command           ap_eval done; 0.32 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.32 sec.
Execute         run_link_or_opt -opt -out /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/a.g.ld.5.gdce.bc -args /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top 
Execute           ap_eval exec -ignorestderr /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/a.g.ld.5.gdce.bc > /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command           ap_eval done; 0.25 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.25 sec.
Execute         get_solution -flow_target 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top -mllvm -hls-db-dir -mllvm /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=64 -mllvm -no-unaligned-maxi-accesses=false -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -x ir /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/a.g.ld.5.gdce.bc -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/a.g.lto.bc > /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 24.76 sec.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L3_in_x0(ap_uint<512>*, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:115:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read(ap_uint<256>&)' into 'hls::stream<ap_uint<256>, 0>::read()' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:162:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:146:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:142:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:210:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:194:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:190:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:258:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:242:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:238:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_3_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:306:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_3_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:290:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_3_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:286:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_4_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:354:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_4_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:338:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_4_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:334:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_5_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:402:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_5_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:386:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_5_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:382:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_6_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:450:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_6_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:434:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_6_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:430:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_7_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:498:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_7_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:482:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_7_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:478:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_8_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:546:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_8_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:530:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_8_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:526:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_9_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:594:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_9_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:578:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_9_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:574:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_10_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:642:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_10_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:626:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_10_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:622:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_11_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:690:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_11_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:674:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_11_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:670:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:728:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:715:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L3_in_x0(ap_uint<512>*, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:748:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:791:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:778:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:774:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:828:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:815:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3504:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3487:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3471:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3455:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3442:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3401:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3384:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3368:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3352:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3339:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3298:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3281:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3265:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3249:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3236:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3195:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3178:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3162:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3146:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3133:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3092:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3075:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3059:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3043:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3030:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2989:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2972:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2956:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2940:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2927:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2886:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2869:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2853:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2837:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2824:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2783:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2766:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2750:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2734:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2721:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_4_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2680:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_4_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2663:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_4_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2647:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_4_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2631:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_4_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2618:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_4_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2577:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_4_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2560:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_4_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2544:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_4_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2528:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_4_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2515:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_5_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2474:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_5_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2457:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_5_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2441:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_5_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2425:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_5_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2412:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_5_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2371:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_5_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2354:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_5_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2338:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_5_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2322:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_5_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2309:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_6_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2268:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_6_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2251:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_6_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2235:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_6_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2219:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_6_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2206:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_6_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2165:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_6_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2148:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_6_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2132:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_6_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2116:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_6_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2103:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_7_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2062:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_7_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2045:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_7_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2029:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_7_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2013:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_7_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2000:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_7_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1959:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_7_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1942:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_7_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1926:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_7_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1910:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_7_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1897:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_8_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1856:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_8_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1839:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_8_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1823:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_8_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1807:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_8_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1794:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_8_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1753:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_8_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1736:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_8_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1720:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_8_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1704:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_8_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1691:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_9_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1650:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_9_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1633:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_9_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1617:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_9_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1601:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_9_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1588:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_9_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1547:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_9_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1530:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_9_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1514:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_9_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1498:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_9_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1485:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_10_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1444:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_10_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1427:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_10_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1411:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_10_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1395:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_10_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1382:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_10_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1341:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_10_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1324:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_10_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1308:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_10_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1292:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_10_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1279:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_11_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1238:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_11_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1221:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_11_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1205:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_11_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1189:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_11_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1176:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_11_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1135:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_11_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1118:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_11_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1102:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_11_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1086:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_11_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1073:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_12_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1032:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_12_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1015:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_12_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:999:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_12_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:983:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_12_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:970:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_12_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:929:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_12_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:912:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_12_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:896:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_12_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:880:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_12_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:867:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_0_x0(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3529:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_1_x0(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3552:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_2_x0(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3575:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_3_x0(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3598:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_4_x0(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3621:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_5_x0(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3644:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_6_x0(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3667:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_7_x0(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3690:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_8_x0(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3713:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_9_x0(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3736:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_10_x0(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3759:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_11_x0(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3782:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_12_x0(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3805:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_PE_dummy_0_x0(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3828:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_PE_dummy_1_x0(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3851:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read(float&)' into 'hls::stream<float, 0>::read()' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_boundary_0_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5228:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_boundary_0_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5207:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read(ap_uint<64>&)' into 'hls::stream<ap_uint<64>, 0>::read()' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_0_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3907:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_0_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3905:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_0_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3884:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_1_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3962:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_1_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3960:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_1_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3939:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_2_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4017:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_2_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4015:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_2_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:3994:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_3_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4072:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_3_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4070:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_3_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4049:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_4_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4127:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_4_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4125:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_4_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4104:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_5_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4182:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_5_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4180:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_5_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4159:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_6_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4237:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_6_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4235:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_6_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4214:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_7_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4292:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_7_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4290:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_7_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4269:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_8_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4347:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_8_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4345:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_8_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4324:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_9_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4402:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_9_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4400:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_9_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4379:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_10_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4457:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_10_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4455:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_10_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4434:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_11_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4512:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_11_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4510:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_11_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4489:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_boundary_1_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5284:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_boundary_1_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5263:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_12_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4567:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_12_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4565:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_12_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4544:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_13_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4622:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_13_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4620:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_13_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4599:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_14_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4677:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_14_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4675:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_14_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4654:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_15_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4732:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_15_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4730:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_15_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4709:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_16_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4787:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_16_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4785:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_16_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4764:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_17_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4842:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_17_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4840:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_17_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4819:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_18_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4897:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_18_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4895:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_18_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4874:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_19_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4952:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_19_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4950:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_19_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4929:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_20_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5007:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_20_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5005:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_20_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4984:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_21_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5062:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_21_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5060:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_21_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5039:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_22_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5117:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_22_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5115:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_22_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5094:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_23_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5172:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_23_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5170:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_23_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5149:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L2_out_boundary_x0(int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (./dut.cpp:5343:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L2_out_boundary_x0(int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (./dut.cpp:5342:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L2_out_x0(int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (./dut.cpp:5315:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L2_out_x0(int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (./dut.cpp:5313:53)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L2_out_x0(int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (./dut.cpp:5311:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L3_out_x0(ap_uint<512>*, hls::stream<ap_uint<64>, 0>&)' (./dut.cpp:5362:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5376:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5378:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5380:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5382:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5384:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5386:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5388:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5390:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5392:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5394:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5396:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5398:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5400:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5402:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5404:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5406:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5408:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5410:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5412:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5414:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5416:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5418:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5420:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5422:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5424:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5426:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5428:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5430:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5432:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5434:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5436:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5438:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5440:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5442:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5444:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5446:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5448:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5450:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5452:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5454:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5456:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5458:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5460:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5462:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5464:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5466:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5468:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5470:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5472:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5474:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5476:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5478:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5480:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5482:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5484:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5486:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5488:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5490:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5492:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5494:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5496:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5498:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5500:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5502:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5504:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5506:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5508:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5510:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5512:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5514:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5516:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5518:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5520:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5522:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5524:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5526:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5528:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5530:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5532:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5534:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5536:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5538:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5540:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5542:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5544:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5546:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5548:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5550:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5652:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5650:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5648:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5646:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5644:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5642:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5640:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5638:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5636:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5634:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5632:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5630:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5628:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5626:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5624:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5622:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5620:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5618:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5616:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5614:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5612:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5610:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5608:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5606:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5604:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5602:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5600:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5598:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5596:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5594:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5592:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5590:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5588:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5586:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5584:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5582:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5580:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5578:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5576:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5574:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5572:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5570:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5568:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5566:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5564:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5562:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5560:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5558:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5556:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5554:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:5552:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L3_in_x1(ap_uint<512>*, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6530:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_0_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6577:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_0_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6561:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_0_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6557:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_1_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6625:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_1_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6609:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_1_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6605:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_2_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6673:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_2_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6657:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_2_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6653:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_3_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6721:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_3_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6705:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_3_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6701:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_4_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6769:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_4_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6753:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_4_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6749:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_5_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6817:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_5_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6801:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_5_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6797:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_6_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6865:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_6_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6849:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_6_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6845:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_7_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6913:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_7_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6897:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_7_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6893:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_8_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6961:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_8_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6945:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_8_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6941:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_9_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:7009:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_9_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6993:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_9_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:6989:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_10_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:7057:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_10_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:7041:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_10_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:7037:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_11_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:7105:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_11_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:7089:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_11_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:7085:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:7143:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:7130:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L3_in_x1(ap_uint<512>*, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:7163:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:7206:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:7193:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:7189:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:7243:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:7230:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9919:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9902:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9886:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9870:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9857:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9816:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9799:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9783:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9767:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9754:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9713:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9696:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9680:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9664:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9651:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9610:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9593:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9577:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9561:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9548:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9507:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9490:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9474:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9458:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9445:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9404:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9387:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9371:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9355:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9342:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9301:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9284:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9268:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9252:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9239:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9198:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9181:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9165:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9149:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9136:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_4_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9095:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_4_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9078:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_4_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9062:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_4_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9046:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_4_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9033:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_4_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8992:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_4_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8975:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_4_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8959:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_4_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8943:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_4_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8930:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_5_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8889:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_5_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8872:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_5_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8856:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_5_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8840:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_5_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8827:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_5_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8786:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_5_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8769:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_5_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8753:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_5_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8737:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_5_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8724:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_6_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8683:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_6_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8666:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_6_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8650:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_6_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8634:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_6_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8621:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_6_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8580:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_6_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8563:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_6_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8547:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_6_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8531:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_6_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8518:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_7_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8477:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_7_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8460:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_7_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8444:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_7_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8428:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_7_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8415:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_7_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8374:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_7_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8357:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_7_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8341:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_7_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8325:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_7_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8312:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_8_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8271:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_8_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8254:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_8_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8238:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_8_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8222:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_8_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8209:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_8_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8168:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_8_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8151:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_8_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8135:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_8_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8119:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_8_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8106:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_9_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8065:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_9_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8048:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_9_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8032:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_9_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8016:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_9_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8003:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_9_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7962:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_9_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7945:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_9_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7929:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_9_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7913:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_9_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7900:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_10_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7859:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_10_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7842:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_10_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7826:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_10_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7810:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_10_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7797:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_10_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7756:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_10_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7739:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_10_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7723:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_10_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7707:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_10_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7694:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_11_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7653:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_11_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7636:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_11_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7620:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_11_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7604:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_11_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7591:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_11_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7550:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_11_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7533:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_11_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7517:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_11_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7501:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_11_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7488:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_12_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7447:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_12_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7430:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_12_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7414:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_12_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7398:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_12_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7385:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_12_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7344:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_12_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7327:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_12_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7311:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_12_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7295:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_12_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7282:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_0_x1(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:9944:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_1_x1(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:9967:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_2_x1(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:9990:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_3_x1(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:10013:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_4_x1(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:10036:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_5_x1(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:10059:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_6_x1(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:10082:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_7_x1(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:10105:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_8_x1(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:10128:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_9_x1(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:10151:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_10_x1(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:10174:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_11_x1(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:10197:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_12_x1(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:10220:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_PE_dummy_0_x1(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:10243:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_PE_dummy_1_x1(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:10266:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_boundary_0_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11643:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_boundary_0_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11622:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_0_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10322:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_0_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10320:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_0_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10299:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_1_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10377:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_1_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10375:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_1_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10354:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_2_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10432:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_2_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10430:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_2_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10409:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_3_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10487:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_3_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10485:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_3_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10464:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_4_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10542:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_4_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10540:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_4_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10519:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_5_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10597:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_5_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10595:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_5_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10574:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_6_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10652:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_6_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10650:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_6_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10629:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_7_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10707:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_7_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10705:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_7_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10684:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_8_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10762:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_8_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10760:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_8_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10739:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_9_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10817:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_9_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10815:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_9_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10794:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_10_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10872:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_10_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10870:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_10_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10849:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_11_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10927:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_11_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10925:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_11_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10904:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_boundary_1_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11699:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_boundary_1_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11678:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_12_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10982:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_12_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10980:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_12_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10959:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_13_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11037:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_13_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11035:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_13_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11014:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_14_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11092:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_14_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11090:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_14_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11069:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_15_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11147:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_15_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11145:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_15_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11124:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_16_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11202:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_16_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11200:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_16_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11179:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_17_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11257:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_17_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11255:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_17_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11234:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_18_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11312:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_18_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11310:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_18_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11289:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_19_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11367:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_19_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11365:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_19_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11344:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_20_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11422:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_20_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11420:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_20_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11399:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_21_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11477:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_21_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11475:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_21_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11454:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_22_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11532:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_22_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11530:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_22_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11509:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_23_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11587:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_23_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11585:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_23_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11564:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L2_out_boundary_x1(int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (./dut.cpp:11758:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L2_out_boundary_x1(int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (./dut.cpp:11757:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L2_out_x1(int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (./dut.cpp:11730:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L2_out_x1(int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (./dut.cpp:11728:53)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L2_out_x1(int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (./dut.cpp:11726:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L3_out_x1(ap_uint<512>*, hls::stream<ap_uint<64>, 0>&)' (./dut.cpp:11777:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11791:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11793:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11795:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11797:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11799:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11801:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11803:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11805:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11807:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11809:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11811:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11813:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11815:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11817:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11819:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11821:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11823:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11825:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11827:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11829:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11831:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11833:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11835:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11837:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11839:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11841:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11843:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11845:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11847:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11849:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11851:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11853:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11855:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11857:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11859:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11861:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11863:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11865:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11867:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11869:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11871:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11873:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11875:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11877:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11879:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11881:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11883:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11885:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11887:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11889:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11891:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11893:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11895:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11897:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11899:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11901:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11903:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11905:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11907:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11909:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11911:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11913:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11915:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11917:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11919:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11921:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11923:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11925:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11927:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11929:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11931:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11933:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11935:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11937:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11939:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11941:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11943:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11945:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11947:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11949:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11951:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11953:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11955:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11957:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11959:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11961:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11963:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11965:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12067:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12065:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12063:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12061:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12059:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12057:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12055:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12053:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12051:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12049:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12047:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12045:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12043:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12041:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12039:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12037:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12035:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12033:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12031:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12029:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12027:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12025:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12023:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12021:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12019:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12017:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12015:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12013:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12011:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12009:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12007:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12005:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12003:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12001:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11999:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11997:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11995:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11993:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11991:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11989:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11987:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11985:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11983:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11981:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11979:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11977:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11975:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11973:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11971:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11969:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:11967:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L3_in_x2(ap_uint<512>*, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:12945:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_0_x2(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:12992:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_0_x2(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:12976:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_0_x2(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:12972:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_1_x2(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:13040:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_1_x2(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:13024:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_1_x2(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:13020:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_2_x2(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:13088:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_2_x2(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:13072:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_2_x2(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:13068:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_3_x2(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:13136:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_3_x2(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:13120:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_3_x2(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:13116:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_4_x2(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:13184:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_4_x2(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:13168:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_4_x2(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:13164:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_5_x2(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:13232:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_5_x2(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:13216:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_5_x2(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:13212:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_6_x2(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:13280:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_6_x2(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:13264:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_6_x2(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:13260:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_7_x2(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:13328:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_7_x2(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:13312:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_7_x2(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:13308:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_8_x2(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:13376:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_8_x2(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:13360:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_8_x2(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:13356:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_9_x2(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:13424:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_9_x2(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:13408:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_9_x2(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:13404:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_10_x2(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:13472:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_10_x2(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:13456:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_10_x2(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:13452:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_11_x2(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:13520:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_11_x2(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:13504:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_11_x2(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:13500:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_boundary_x2(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:13558:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_IO_L2_in_boundary_x2(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:13545:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L3_in_x2(ap_uint<512>*, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:13578:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_x2(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:13621:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_x2(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:13608:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_x2(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:13604:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_boundary_x2(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:13658:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_boundary_x2(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:13645:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16334:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16317:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16301:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16285:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16272:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16231:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16214:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16198:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16182:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16169:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16128:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16111:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16095:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16079:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16066:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16025:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16008:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15992:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15976:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15963:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15922:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15905:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15889:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15873:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15860:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15819:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15802:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15786:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15770:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15757:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15716:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15699:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15683:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15667:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15654:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15613:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15596:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15580:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15564:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15551:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_4_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15510:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_4_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15493:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_4_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15477:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_4_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15461:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_4_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15448:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_4_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15407:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_4_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15390:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_4_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15374:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_4_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15358:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_4_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15345:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_5_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15304:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_5_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15287:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_5_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15271:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_5_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15255:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_5_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15242:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_5_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15201:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_5_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15184:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_5_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15168:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_5_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15152:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_5_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15139:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_6_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15098:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_6_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15081:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_6_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15065:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_6_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15049:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_6_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15036:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_6_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:14995:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_6_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:14978:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_6_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:14962:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_6_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:14946:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_6_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:14933:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_7_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:14892:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_7_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:14875:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_7_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:14859:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_7_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:14843:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_7_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:14830:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_7_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:14789:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_7_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:14772:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_7_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:14756:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_7_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:14740:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_7_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:14727:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_8_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:14686:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_8_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:14669:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_8_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:14653:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_8_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:14637:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_8_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:14624:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_8_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:14583:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_8_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:14566:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_8_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:14550:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_8_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:14534:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_8_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:14521:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_9_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:14480:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_9_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:14463:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_9_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:14447:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_9_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:14431:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_9_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:14418:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_9_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:14377:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_9_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:14360:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_9_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:14344:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_9_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:14328:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_9_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:14315:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_10_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:14274:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_10_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:14257:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_10_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:14241:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_10_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:14225:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_10_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:14212:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_10_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:14171:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_10_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:14154:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_10_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:14138:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_10_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:14122:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_10_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:14109:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_11_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:14068:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_11_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:14051:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_11_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:14035:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_11_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:14019:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_11_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:14006:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_11_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:13965:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_11_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:13948:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_11_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:13932:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_11_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:13916:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_11_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:13903:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_12_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:13862:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_12_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:13845:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_12_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:13829:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_12_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:13813:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_12_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:13800:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_12_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:13759:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_12_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:13742:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_12_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:13726:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_12_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:13710:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_12_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:13697:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_0_x2(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:16359:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_1_x2(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:16382:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_2_x2(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:16405:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_3_x2(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:16428:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_4_x2(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:16451:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_5_x2(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:16474:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_6_x2(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:16497:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_7_x2(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:16520:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_8_x2(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:16543:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_9_x2(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:16566:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_10_x2(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:16589:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_11_x2(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:16612:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_12_x2(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:16635:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_PE_dummy_0_x2(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:16658:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_PE_dummy_1_x2(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:16681:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_boundary_0_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:18058:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_boundary_0_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:18037:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_0_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16737:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_0_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16735:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_0_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16714:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_1_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16792:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_1_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16790:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_1_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16769:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_2_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16847:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_2_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16845:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_2_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16824:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_3_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16902:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_3_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16900:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_3_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16879:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_4_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16957:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_4_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16955:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_4_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16934:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_5_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:17012:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_5_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:17010:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_5_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16989:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_6_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:17067:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_6_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:17065:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_6_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:17044:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_7_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:17122:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_7_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:17120:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_7_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:17099:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_8_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:17177:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_8_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:17175:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_8_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:17154:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_9_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:17232:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_9_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:17230:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_9_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:17209:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_10_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:17287:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_10_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:17285:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_10_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:17264:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_11_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:17342:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_11_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:17340:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_11_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:17319:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_boundary_1_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:18114:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_boundary_1_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:18093:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_12_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:17397:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_12_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:17395:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_12_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:17374:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_13_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:17452:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_13_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:17450:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_13_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:17429:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_14_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:17507:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_14_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:17505:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_14_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:17484:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_15_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:17562:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_15_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:17560:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_15_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:17539:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_16_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:17617:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_16_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:17615:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_16_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:17594:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_17_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:17672:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_17_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:17670:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_17_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:17649:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_18_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:17727:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_18_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:17725:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_18_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:17704:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_19_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:17782:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_19_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:17780:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_19_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:17759:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_20_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:17837:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_20_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:17835:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_20_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:17814:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_21_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:17892:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_21_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:17890:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_21_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:17869:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_22_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:17947:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_22_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:17945:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_22_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:17924:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L1_out_23_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:18002:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L1_out_23_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:18000:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'C_drain_IO_L1_out_23_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:17979:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L2_out_boundary_x2(int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (./dut.cpp:18173:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L2_out_boundary_x2(int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (./dut.cpp:18172:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'C_drain_IO_L2_out_x2(int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (./dut.cpp:18145:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L2_out_x2(int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (./dut.cpp:18143:53)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L2_out_x2(int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (./dut.cpp:18141:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'C_drain_IO_L3_out_x2(ap_uint<512>*, hls::stream<ap_uint<64>, 0>&)' (./dut.cpp:18192:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18206:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18208:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18210:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18212:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18214:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18216:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18218:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18220:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18222:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18224:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18226:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18228:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18230:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18232:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18234:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18236:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18238:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18240:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18242:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18244:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18246:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18248:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18250:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18252:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18254:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18256:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18258:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18260:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18262:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18264:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18266:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18268:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18270:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18272:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18274:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18276:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18278:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18280:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18282:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18284:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18286:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18288:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18290:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18292:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18294:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18296:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18298:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18300:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18302:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18304:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18306:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18308:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18310:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18312:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18314:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18316:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18318:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18320:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18322:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18324:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18326:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18328:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18330:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18332:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18334:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18336:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18338:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18340:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18342:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18344:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18346:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18348:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18350:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18352:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18354:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18356:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18358:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18360:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18362:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18364:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18366:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18368:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18370:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18372:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18374:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18376:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18378:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18380:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18482:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18480:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18478:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18476:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18474:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18472:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18470:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18468:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18466:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18464:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18462:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18460:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18458:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18456:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18454:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18452:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18450:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18448:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18446:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18444:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18442:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18440:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18438:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18436:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18434:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18432:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18430:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18428:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18426:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18424:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18422:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18420:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18418:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18416:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18414:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18412:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18410:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18408:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18406:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18404:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18402:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18400:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18398:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18396:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18394:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18392:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18390:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18388:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18386:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18384:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel3_x2(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18382:21)
INFO: [HLS 214-115] Multiple burst reads of length 2048 and bit width 512 in loop 'A_IO_L3_in_x0_loop_1'(./dut.cpp:108:23) has been inferred on port 'gmem_A' (./dut.cpp:108:23)
INFO: [HLS 214-115] Multiple burst reads of length 2048 and bit width 512 in loop 'B_IO_L3_in_x0_loop_1'(./dut.cpp:741:23) has been inferred on port 'gmem_B' (./dut.cpp:741:23)
INFO: [HLS 214-115] Multiple burst writes of length 2048 and bit width 512 in loop 'C_drain_IO_L3_out_x2_loop_1'(./dut.cpp:18187:30) has been inferred on port 'gmem_C' (./dut.cpp:18187:30)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'A_IO_L3_in_x0(ap_uint<512>*, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'A_IO_L2_in_3_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'A_IO_L2_in_4_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'A_IO_L2_in_5_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'A_IO_L2_in_6_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'A_IO_L2_in_7_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'A_IO_L2_in_8_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'A_IO_L2_in_9_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'A_IO_L2_in_10_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'A_IO_L2_in_11_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'A_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'B_IO_L3_in_x0(ap_uint<512>*, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'B_IO_L2_in_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'B_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_0_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_0_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_0_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_0_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_1_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_1_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_1_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_1_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_2_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_2_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_2_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_2_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_3_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_3_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_3_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_3_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_4_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_4_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_4_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_4_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_5_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_5_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_5_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_5_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_6_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_6_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_6_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_6_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_7_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_7_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_7_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_7_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_8_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_8_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_8_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_8_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_9_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_9_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_9_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_9_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_10_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_10_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_10_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_10_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_11_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_11_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_11_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_11_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_12_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_12_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_12_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_12_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_boundary_0_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_0_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_1_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_2_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_3_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_4_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_5_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_6_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_7_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_8_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_9_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_10_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_11_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_boundary_1_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_12_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_13_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_14_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_15_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_16_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_17_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_18_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_19_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_20_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_21_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_22_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_23_x0(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'A_IO_L3_in_x1(ap_uint<512>*, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'A_IO_L2_in_0_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'A_IO_L2_in_1_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'A_IO_L2_in_2_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'A_IO_L2_in_3_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'A_IO_L2_in_4_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'A_IO_L2_in_5_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'A_IO_L2_in_6_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'A_IO_L2_in_7_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'A_IO_L2_in_8_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'A_IO_L2_in_9_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'A_IO_L2_in_10_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'A_IO_L2_in_11_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'A_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'B_IO_L3_in_x1(ap_uint<512>*, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'B_IO_L2_in_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'B_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_0_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_0_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_0_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_0_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_1_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_1_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_1_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_1_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_2_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_2_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_2_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_2_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_3_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_3_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_3_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_3_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_4_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_4_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_4_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_4_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_5_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_5_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_5_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_5_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_6_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_6_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_6_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_6_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_7_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_7_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_7_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_7_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_8_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_8_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_8_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_8_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_9_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_9_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_9_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_9_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_10_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_10_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_10_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_10_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_11_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_11_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_11_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_11_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_12_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_12_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_12_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_12_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_boundary_0_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_0_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_1_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_2_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_3_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_4_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_5_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_6_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_7_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_8_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_9_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_10_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_11_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_boundary_1_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_12_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_13_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_14_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_15_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_16_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_17_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_18_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_19_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_20_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_21_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_22_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_23_x1(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'A_IO_L3_in_x2(ap_uint<512>*, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'A_IO_L2_in_0_x2(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'A_IO_L2_in_1_x2(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'A_IO_L2_in_2_x2(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'A_IO_L2_in_3_x2(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'A_IO_L2_in_4_x2(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'A_IO_L2_in_5_x2(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'A_IO_L2_in_6_x2(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'A_IO_L2_in_7_x2(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'A_IO_L2_in_8_x2(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'A_IO_L2_in_9_x2(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'A_IO_L2_in_10_x2(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'A_IO_L2_in_11_x2(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'A_IO_L2_in_boundary_x2(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'B_IO_L3_in_x2(ap_uint<512>*, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'B_IO_L2_in_x2(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'B_IO_L2_in_boundary_x2(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_0_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_0_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_0_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_0_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_1_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_1_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_1_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_1_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_2_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_2_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_2_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_2_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_3_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_3_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_3_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_3_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_4_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_4_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_4_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_4_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_5_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_5_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_5_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_5_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_6_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_6_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_6_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_6_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_7_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_7_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_7_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_7_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_8_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_8_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_8_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_8_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_9_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_9_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_9_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_9_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_10_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_10_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_10_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_10_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_11_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_11_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_11_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_11_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_12_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_12_0_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_12_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.5s' into 'PE_wrapper_12_1_x2(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_boundary_0_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_0_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_1_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_2_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_3_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_4_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_5_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_6_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_7_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_8_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_9_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_10_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_11_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_boundary_1_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_12_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_13_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_14_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_15_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_16_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_17_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_18_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_19_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_20_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_21_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_22_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint.144s' into 'C_drain_IO_L1_out_23_x2(int, int, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<float, 0>&) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'C_drain_IO_L3_out_x2(ap_uint<512>*, hls::stream<ap_uint<64>, 0>&) (.1)' (./dut.cpp:18196:14)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/../../../kernel.xml -> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 49.64 seconds. CPU system time: 0.83 seconds. Elapsed time: 50.48 seconds; current allocated memory: 259.782 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 259.784 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/a.g.0.bc -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 820.17 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 817.65 seconds. CPU system time: 0.82 seconds. Elapsed time: 820.21 seconds; current allocated memory: 526.349 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/a.g.1.bc -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 869.34 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/a.g.2.prechk.bc -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 1.44 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 864.49 seconds. CPU system time: 1.13 seconds. Elapsed time: 870.8 seconds; current allocated memory: 961.098 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/a.g.1.bc to /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/a.o.1.bc -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 11 for loop 'C_drain_IO_L1_out_9_x2_loop_4' (./dut.cpp:17220:48) in function 'C_drain_IO_L1_out_9_x2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 11 for loop 'C_drain_IO_L1_out_9_x2_loop_4' (./dut.cpp:17220:48) in function 'C_drain_IO_L1_out_9_x2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 11 for loop 'C_drain_IO_L1_out_9_x1_loop_4' (./dut.cpp:10805:48) in function 'C_drain_IO_L1_out_9_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 11 for loop 'C_drain_IO_L1_out_9_x1_loop_4' (./dut.cpp:10805:48) in function 'C_drain_IO_L1_out_9_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 11 for loop 'C_drain_IO_L1_out_9_x0_loop_4' (./dut.cpp:4390:48) in function 'C_drain_IO_L1_out_9_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 11 for loop 'C_drain_IO_L1_out_9_x0_loop_4' (./dut.cpp:4390:48) in function 'C_drain_IO_L1_out_9_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 10 for loop 'C_drain_IO_L1_out_8_x2_loop_4' (./dut.cpp:17165:48) in function 'C_drain_IO_L1_out_8_x2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 10 for loop 'C_drain_IO_L1_out_8_x2_loop_4' (./dut.cpp:17165:48) in function 'C_drain_IO_L1_out_8_x2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 10 for loop 'C_drain_IO_L1_out_8_x1_loop_4' (./dut.cpp:10750:48) in function 'C_drain_IO_L1_out_8_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 10 for loop 'C_drain_IO_L1_out_8_x1_loop_4' (./dut.cpp:10750:48) in function 'C_drain_IO_L1_out_8_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 10 for loop 'C_drain_IO_L1_out_8_x0_loop_4' (./dut.cpp:4335:48) in function 'C_drain_IO_L1_out_8_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 10 for loop 'C_drain_IO_L1_out_8_x0_loop_4' (./dut.cpp:4335:48) in function 'C_drain_IO_L1_out_8_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 9 for loop 'C_drain_IO_L1_out_7_x2_loop_4' (./dut.cpp:17110:48) in function 'C_drain_IO_L1_out_7_x2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 9 for loop 'C_drain_IO_L1_out_7_x2_loop_4' (./dut.cpp:17110:48) in function 'C_drain_IO_L1_out_7_x2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 9 for loop 'C_drain_IO_L1_out_7_x1_loop_4' (./dut.cpp:10695:48) in function 'C_drain_IO_L1_out_7_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 9 for loop 'C_drain_IO_L1_out_7_x1_loop_4' (./dut.cpp:10695:48) in function 'C_drain_IO_L1_out_7_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 9 for loop 'C_drain_IO_L1_out_7_x0_loop_4' (./dut.cpp:4280:48) in function 'C_drain_IO_L1_out_7_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 9 for loop 'C_drain_IO_L1_out_7_x0_loop_4' (./dut.cpp:4280:48) in function 'C_drain_IO_L1_out_7_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 8 for loop 'C_drain_IO_L1_out_6_x2_loop_4' (./dut.cpp:17055:48) in function 'C_drain_IO_L1_out_6_x2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 8 for loop 'C_drain_IO_L1_out_6_x2_loop_4' (./dut.cpp:17055:48) in function 'C_drain_IO_L1_out_6_x2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 8 for loop 'C_drain_IO_L1_out_6_x1_loop_4' (./dut.cpp:10640:48) in function 'C_drain_IO_L1_out_6_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 8 for loop 'C_drain_IO_L1_out_6_x1_loop_4' (./dut.cpp:10640:48) in function 'C_drain_IO_L1_out_6_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 8 for loop 'C_drain_IO_L1_out_6_x0_loop_4' (./dut.cpp:4225:48) in function 'C_drain_IO_L1_out_6_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 8 for loop 'C_drain_IO_L1_out_6_x0_loop_4' (./dut.cpp:4225:48) in function 'C_drain_IO_L1_out_6_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 7 for loop 'C_drain_IO_L1_out_5_x2_loop_4' (./dut.cpp:17000:48) in function 'C_drain_IO_L1_out_5_x2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 7 for loop 'C_drain_IO_L1_out_5_x2_loop_4' (./dut.cpp:17000:48) in function 'C_drain_IO_L1_out_5_x2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 7 for loop 'C_drain_IO_L1_out_5_x1_loop_4' (./dut.cpp:10585:48) in function 'C_drain_IO_L1_out_5_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 7 for loop 'C_drain_IO_L1_out_5_x1_loop_4' (./dut.cpp:10585:48) in function 'C_drain_IO_L1_out_5_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 7 for loop 'C_drain_IO_L1_out_5_x0_loop_4' (./dut.cpp:4170:48) in function 'C_drain_IO_L1_out_5_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 7 for loop 'C_drain_IO_L1_out_5_x0_loop_4' (./dut.cpp:4170:48) in function 'C_drain_IO_L1_out_5_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 6 for loop 'C_drain_IO_L1_out_4_x2_loop_4' (./dut.cpp:16945:48) in function 'C_drain_IO_L1_out_4_x2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'C_drain_IO_L1_out_4_x2_loop_4' (./dut.cpp:16945:48) in function 'C_drain_IO_L1_out_4_x2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 6 for loop 'C_drain_IO_L1_out_4_x1_loop_4' (./dut.cpp:10530:48) in function 'C_drain_IO_L1_out_4_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'C_drain_IO_L1_out_4_x1_loop_4' (./dut.cpp:10530:48) in function 'C_drain_IO_L1_out_4_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 6 for loop 'C_drain_IO_L1_out_4_x0_loop_4' (./dut.cpp:4115:48) in function 'C_drain_IO_L1_out_4_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'C_drain_IO_L1_out_4_x0_loop_4' (./dut.cpp:4115:48) in function 'C_drain_IO_L1_out_4_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 5 for loop 'C_drain_IO_L1_out_3_x2_loop_4' (./dut.cpp:16890:48) in function 'C_drain_IO_L1_out_3_x2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 5 for loop 'C_drain_IO_L1_out_3_x2_loop_4' (./dut.cpp:16890:48) in function 'C_drain_IO_L1_out_3_x2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 5 for loop 'C_drain_IO_L1_out_3_x1_loop_4' (./dut.cpp:10475:48) in function 'C_drain_IO_L1_out_3_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 5 for loop 'C_drain_IO_L1_out_3_x1_loop_4' (./dut.cpp:10475:48) in function 'C_drain_IO_L1_out_3_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 5 for loop 'C_drain_IO_L1_out_3_x0_loop_4' (./dut.cpp:4060:48) in function 'C_drain_IO_L1_out_3_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 5 for loop 'C_drain_IO_L1_out_3_x0_loop_4' (./dut.cpp:4060:48) in function 'C_drain_IO_L1_out_3_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 4 for loop 'C_drain_IO_L1_out_2_x2_loop_4' (./dut.cpp:16835:48) in function 'C_drain_IO_L1_out_2_x2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'C_drain_IO_L1_out_2_x2_loop_4' (./dut.cpp:16835:48) in function 'C_drain_IO_L1_out_2_x2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 4 for loop 'C_drain_IO_L1_out_2_x1_loop_4' (./dut.cpp:10420:48) in function 'C_drain_IO_L1_out_2_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'C_drain_IO_L1_out_2_x1_loop_4' (./dut.cpp:10420:48) in function 'C_drain_IO_L1_out_2_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 4 for loop 'C_drain_IO_L1_out_2_x0_loop_4' (./dut.cpp:4005:48) in function 'C_drain_IO_L1_out_2_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'C_drain_IO_L1_out_2_x0_loop_4' (./dut.cpp:4005:48) in function 'C_drain_IO_L1_out_2_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 13 for loop 'C_drain_IO_L1_out_23_x2_loop_4' (./dut.cpp:17990:49) in function 'C_drain_IO_L1_out_23_x2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 13 for loop 'C_drain_IO_L1_out_23_x1_loop_4' (./dut.cpp:11575:49) in function 'C_drain_IO_L1_out_23_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 13 for loop 'C_drain_IO_L1_out_23_x0_loop_4' (./dut.cpp:5160:49) in function 'C_drain_IO_L1_out_23_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 12 for loop 'C_drain_IO_L1_out_22_x2_loop_4' (./dut.cpp:17935:49) in function 'C_drain_IO_L1_out_22_x2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 12 for loop 'C_drain_IO_L1_out_22_x2_loop_4' (./dut.cpp:17935:49) in function 'C_drain_IO_L1_out_22_x2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 12 for loop 'C_drain_IO_L1_out_22_x1_loop_4' (./dut.cpp:11520:49) in function 'C_drain_IO_L1_out_22_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 12 for loop 'C_drain_IO_L1_out_22_x1_loop_4' (./dut.cpp:11520:49) in function 'C_drain_IO_L1_out_22_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 12 for loop 'C_drain_IO_L1_out_22_x0_loop_4' (./dut.cpp:5105:49) in function 'C_drain_IO_L1_out_22_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 12 for loop 'C_drain_IO_L1_out_22_x0_loop_4' (./dut.cpp:5105:49) in function 'C_drain_IO_L1_out_22_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 11 for loop 'C_drain_IO_L1_out_21_x2_loop_4' (./dut.cpp:17880:49) in function 'C_drain_IO_L1_out_21_x2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 11 for loop 'C_drain_IO_L1_out_21_x2_loop_4' (./dut.cpp:17880:49) in function 'C_drain_IO_L1_out_21_x2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 11 for loop 'C_drain_IO_L1_out_21_x1_loop_4' (./dut.cpp:11465:49) in function 'C_drain_IO_L1_out_21_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 11 for loop 'C_drain_IO_L1_out_21_x1_loop_4' (./dut.cpp:11465:49) in function 'C_drain_IO_L1_out_21_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 11 for loop 'C_drain_IO_L1_out_21_x0_loop_4' (./dut.cpp:5050:49) in function 'C_drain_IO_L1_out_21_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 11 for loop 'C_drain_IO_L1_out_21_x0_loop_4' (./dut.cpp:5050:49) in function 'C_drain_IO_L1_out_21_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 10 for loop 'C_drain_IO_L1_out_20_x2_loop_4' (./dut.cpp:17825:49) in function 'C_drain_IO_L1_out_20_x2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 10 for loop 'C_drain_IO_L1_out_20_x2_loop_4' (./dut.cpp:17825:49) in function 'C_drain_IO_L1_out_20_x2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 10 for loop 'C_drain_IO_L1_out_20_x1_loop_4' (./dut.cpp:11410:49) in function 'C_drain_IO_L1_out_20_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 10 for loop 'C_drain_IO_L1_out_20_x1_loop_4' (./dut.cpp:11410:49) in function 'C_drain_IO_L1_out_20_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 10 for loop 'C_drain_IO_L1_out_20_x0_loop_4' (./dut.cpp:4995:49) in function 'C_drain_IO_L1_out_20_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 10 for loop 'C_drain_IO_L1_out_20_x0_loop_4' (./dut.cpp:4995:49) in function 'C_drain_IO_L1_out_20_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 3 for loop 'C_drain_IO_L1_out_1_x2_loop_4' (./dut.cpp:16780:48) in function 'C_drain_IO_L1_out_1_x2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'C_drain_IO_L1_out_1_x2_loop_4' (./dut.cpp:16780:48) in function 'C_drain_IO_L1_out_1_x2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 3 for loop 'C_drain_IO_L1_out_1_x1_loop_4' (./dut.cpp:10365:48) in function 'C_drain_IO_L1_out_1_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'C_drain_IO_L1_out_1_x1_loop_4' (./dut.cpp:10365:48) in function 'C_drain_IO_L1_out_1_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 3 for loop 'C_drain_IO_L1_out_1_x0_loop_4' (./dut.cpp:3950:48) in function 'C_drain_IO_L1_out_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'C_drain_IO_L1_out_1_x0_loop_4' (./dut.cpp:3950:48) in function 'C_drain_IO_L1_out_1_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 9 for loop 'C_drain_IO_L1_out_19_x2_loop_4' (./dut.cpp:17770:49) in function 'C_drain_IO_L1_out_19_x2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 9 for loop 'C_drain_IO_L1_out_19_x2_loop_4' (./dut.cpp:17770:49) in function 'C_drain_IO_L1_out_19_x2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 9 for loop 'C_drain_IO_L1_out_19_x1_loop_4' (./dut.cpp:11355:49) in function 'C_drain_IO_L1_out_19_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 9 for loop 'C_drain_IO_L1_out_19_x1_loop_4' (./dut.cpp:11355:49) in function 'C_drain_IO_L1_out_19_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 9 for loop 'C_drain_IO_L1_out_19_x0_loop_4' (./dut.cpp:4940:49) in function 'C_drain_IO_L1_out_19_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 9 for loop 'C_drain_IO_L1_out_19_x0_loop_4' (./dut.cpp:4940:49) in function 'C_drain_IO_L1_out_19_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 8 for loop 'C_drain_IO_L1_out_18_x2_loop_4' (./dut.cpp:17715:49) in function 'C_drain_IO_L1_out_18_x2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 8 for loop 'C_drain_IO_L1_out_18_x2_loop_4' (./dut.cpp:17715:49) in function 'C_drain_IO_L1_out_18_x2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 8 for loop 'C_drain_IO_L1_out_18_x1_loop_4' (./dut.cpp:11300:49) in function 'C_drain_IO_L1_out_18_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 8 for loop 'C_drain_IO_L1_out_18_x1_loop_4' (./dut.cpp:11300:49) in function 'C_drain_IO_L1_out_18_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 8 for loop 'C_drain_IO_L1_out_18_x0_loop_4' (./dut.cpp:4885:49) in function 'C_drain_IO_L1_out_18_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 8 for loop 'C_drain_IO_L1_out_18_x0_loop_4' (./dut.cpp:4885:49) in function 'C_drain_IO_L1_out_18_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 7 for loop 'C_drain_IO_L1_out_17_x2_loop_4' (./dut.cpp:17660:49) in function 'C_drain_IO_L1_out_17_x2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 7 for loop 'C_drain_IO_L1_out_17_x2_loop_4' (./dut.cpp:17660:49) in function 'C_drain_IO_L1_out_17_x2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 7 for loop 'C_drain_IO_L1_out_17_x1_loop_4' (./dut.cpp:11245:49) in function 'C_drain_IO_L1_out_17_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 7 for loop 'C_drain_IO_L1_out_17_x1_loop_4' (./dut.cpp:11245:49) in function 'C_drain_IO_L1_out_17_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 7 for loop 'C_drain_IO_L1_out_17_x0_loop_4' (./dut.cpp:4830:49) in function 'C_drain_IO_L1_out_17_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 7 for loop 'C_drain_IO_L1_out_17_x0_loop_4' (./dut.cpp:4830:49) in function 'C_drain_IO_L1_out_17_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 6 for loop 'C_drain_IO_L1_out_16_x2_loop_4' (./dut.cpp:17605:49) in function 'C_drain_IO_L1_out_16_x2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'C_drain_IO_L1_out_16_x2_loop_4' (./dut.cpp:17605:49) in function 'C_drain_IO_L1_out_16_x2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 6 for loop 'C_drain_IO_L1_out_16_x1_loop_4' (./dut.cpp:11190:49) in function 'C_drain_IO_L1_out_16_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'C_drain_IO_L1_out_16_x1_loop_4' (./dut.cpp:11190:49) in function 'C_drain_IO_L1_out_16_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 6 for loop 'C_drain_IO_L1_out_16_x0_loop_4' (./dut.cpp:4775:49) in function 'C_drain_IO_L1_out_16_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'C_drain_IO_L1_out_16_x0_loop_4' (./dut.cpp:4775:49) in function 'C_drain_IO_L1_out_16_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 5 for loop 'C_drain_IO_L1_out_15_x2_loop_4' (./dut.cpp:17550:49) in function 'C_drain_IO_L1_out_15_x2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 5 for loop 'C_drain_IO_L1_out_15_x2_loop_4' (./dut.cpp:17550:49) in function 'C_drain_IO_L1_out_15_x2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 5 for loop 'C_drain_IO_L1_out_15_x1_loop_4' (./dut.cpp:11135:49) in function 'C_drain_IO_L1_out_15_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 5 for loop 'C_drain_IO_L1_out_15_x1_loop_4' (./dut.cpp:11135:49) in function 'C_drain_IO_L1_out_15_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 5 for loop 'C_drain_IO_L1_out_15_x0_loop_4' (./dut.cpp:4720:49) in function 'C_drain_IO_L1_out_15_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 5 for loop 'C_drain_IO_L1_out_15_x0_loop_4' (./dut.cpp:4720:49) in function 'C_drain_IO_L1_out_15_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 4 for loop 'C_drain_IO_L1_out_14_x2_loop_4' (./dut.cpp:17495:49) in function 'C_drain_IO_L1_out_14_x2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'C_drain_IO_L1_out_14_x2_loop_4' (./dut.cpp:17495:49) in function 'C_drain_IO_L1_out_14_x2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 4 for loop 'C_drain_IO_L1_out_14_x1_loop_4' (./dut.cpp:11080:49) in function 'C_drain_IO_L1_out_14_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'C_drain_IO_L1_out_14_x1_loop_4' (./dut.cpp:11080:49) in function 'C_drain_IO_L1_out_14_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 4 for loop 'C_drain_IO_L1_out_14_x0_loop_4' (./dut.cpp:4665:49) in function 'C_drain_IO_L1_out_14_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'C_drain_IO_L1_out_14_x0_loop_4' (./dut.cpp:4665:49) in function 'C_drain_IO_L1_out_14_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 3 for loop 'C_drain_IO_L1_out_13_x2_loop_4' (./dut.cpp:17440:49) in function 'C_drain_IO_L1_out_13_x2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'C_drain_IO_L1_out_13_x2_loop_4' (./dut.cpp:17440:49) in function 'C_drain_IO_L1_out_13_x2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 3 for loop 'C_drain_IO_L1_out_13_x1_loop_4' (./dut.cpp:11025:49) in function 'C_drain_IO_L1_out_13_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'C_drain_IO_L1_out_13_x1_loop_4' (./dut.cpp:11025:49) in function 'C_drain_IO_L1_out_13_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 3 for loop 'C_drain_IO_L1_out_13_x0_loop_4' (./dut.cpp:4610:49) in function 'C_drain_IO_L1_out_13_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'C_drain_IO_L1_out_13_x0_loop_4' (./dut.cpp:4610:49) in function 'C_drain_IO_L1_out_13_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 2 for loop 'C_drain_IO_L1_out_12_x2_loop_4' (./dut.cpp:17385:49) in function 'C_drain_IO_L1_out_12_x2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 2 for loop 'C_drain_IO_L1_out_12_x1_loop_4' (./dut.cpp:10970:49) in function 'C_drain_IO_L1_out_12_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 2 for loop 'C_drain_IO_L1_out_12_x0_loop_4' (./dut.cpp:4555:49) in function 'C_drain_IO_L1_out_12_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 13 for loop 'C_drain_IO_L1_out_11_x2_loop_4' (./dut.cpp:17330:49) in function 'C_drain_IO_L1_out_11_x2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 13 for loop 'C_drain_IO_L1_out_11_x1_loop_4' (./dut.cpp:10915:49) in function 'C_drain_IO_L1_out_11_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 13 for loop 'C_drain_IO_L1_out_11_x0_loop_4' (./dut.cpp:4500:49) in function 'C_drain_IO_L1_out_11_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 12 for loop 'C_drain_IO_L1_out_10_x2_loop_4' (./dut.cpp:17275:49) in function 'C_drain_IO_L1_out_10_x2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 12 for loop 'C_drain_IO_L1_out_10_x2_loop_4' (./dut.cpp:17275:49) in function 'C_drain_IO_L1_out_10_x2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 12 for loop 'C_drain_IO_L1_out_10_x1_loop_4' (./dut.cpp:10860:49) in function 'C_drain_IO_L1_out_10_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 12 for loop 'C_drain_IO_L1_out_10_x1_loop_4' (./dut.cpp:10860:49) in function 'C_drain_IO_L1_out_10_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 12 for loop 'C_drain_IO_L1_out_10_x0_loop_4' (./dut.cpp:4445:49) in function 'C_drain_IO_L1_out_10_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 12 for loop 'C_drain_IO_L1_out_10_x0_loop_4' (./dut.cpp:4445:49) in function 'C_drain_IO_L1_out_10_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 2 for loop 'C_drain_IO_L1_out_0_x2_loop_4' (./dut.cpp:16725:48) in function 'C_drain_IO_L1_out_0_x2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 2 for loop 'C_drain_IO_L1_out_0_x1_loop_4' (./dut.cpp:10310:48) in function 'C_drain_IO_L1_out_0_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 2 for loop 'C_drain_IO_L1_out_0_x0_loop_4' (./dut.cpp:3895:48) in function 'C_drain_IO_L1_out_0_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 4 for loop 'A_IO_L2_in_9_x2_loop_1' (./dut.cpp:13397:41) in function 'A_IO_L2_in_9_x2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'A_IO_L2_in_9_x2_loop_1' (./dut.cpp:13397:41) in function 'A_IO_L2_in_9_x2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 4 for loop 'A_IO_L2_in_9_x1_loop_1' (./dut.cpp:6982:41) in function 'A_IO_L2_in_9_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'A_IO_L2_in_9_x1_loop_1' (./dut.cpp:6982:41) in function 'A_IO_L2_in_9_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 4 for loop 'A_IO_L2_in_9_x0_loop_1' (./dut.cpp:567:41) in function 'A_IO_L2_in_9_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'A_IO_L2_in_9_x0_loop_1' (./dut.cpp:567:41) in function 'A_IO_L2_in_9_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 5 for loop 'A_IO_L2_in_8_x2_loop_1' (./dut.cpp:13349:41) in function 'A_IO_L2_in_8_x2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 5 for loop 'A_IO_L2_in_8_x2_loop_1' (./dut.cpp:13349:41) in function 'A_IO_L2_in_8_x2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 5 for loop 'A_IO_L2_in_8_x1_loop_1' (./dut.cpp:6934:41) in function 'A_IO_L2_in_8_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 5 for loop 'A_IO_L2_in_8_x1_loop_1' (./dut.cpp:6934:41) in function 'A_IO_L2_in_8_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 5 for loop 'A_IO_L2_in_8_x0_loop_1' (./dut.cpp:519:41) in function 'A_IO_L2_in_8_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 5 for loop 'A_IO_L2_in_8_x0_loop_1' (./dut.cpp:519:41) in function 'A_IO_L2_in_8_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 6 for loop 'A_IO_L2_in_7_x2_loop_1' (./dut.cpp:13301:41) in function 'A_IO_L2_in_7_x2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'A_IO_L2_in_7_x2_loop_1' (./dut.cpp:13301:41) in function 'A_IO_L2_in_7_x2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 6 for loop 'A_IO_L2_in_7_x1_loop_1' (./dut.cpp:6886:41) in function 'A_IO_L2_in_7_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'A_IO_L2_in_7_x1_loop_1' (./dut.cpp:6886:41) in function 'A_IO_L2_in_7_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 6 for loop 'A_IO_L2_in_7_x0_loop_1' (./dut.cpp:471:41) in function 'A_IO_L2_in_7_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'A_IO_L2_in_7_x0_loop_1' (./dut.cpp:471:41) in function 'A_IO_L2_in_7_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 7 for loop 'A_IO_L2_in_6_x2_loop_1' (./dut.cpp:13253:41) in function 'A_IO_L2_in_6_x2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 7 for loop 'A_IO_L2_in_6_x2_loop_1' (./dut.cpp:13253:41) in function 'A_IO_L2_in_6_x2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 7 for loop 'A_IO_L2_in_6_x1_loop_1' (./dut.cpp:6838:41) in function 'A_IO_L2_in_6_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 7 for loop 'A_IO_L2_in_6_x1_loop_1' (./dut.cpp:6838:41) in function 'A_IO_L2_in_6_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 7 for loop 'A_IO_L2_in_6_x0_loop_1' (./dut.cpp:423:41) in function 'A_IO_L2_in_6_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 7 for loop 'A_IO_L2_in_6_x0_loop_1' (./dut.cpp:423:41) in function 'A_IO_L2_in_6_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 8 for loop 'A_IO_L2_in_5_x2_loop_1' (./dut.cpp:13205:41) in function 'A_IO_L2_in_5_x2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 8 for loop 'A_IO_L2_in_5_x2_loop_1' (./dut.cpp:13205:41) in function 'A_IO_L2_in_5_x2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 8 for loop 'A_IO_L2_in_5_x1_loop_1' (./dut.cpp:6790:41) in function 'A_IO_L2_in_5_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 8 for loop 'A_IO_L2_in_5_x1_loop_1' (./dut.cpp:6790:41) in function 'A_IO_L2_in_5_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 8 for loop 'A_IO_L2_in_5_x0_loop_1' (./dut.cpp:375:41) in function 'A_IO_L2_in_5_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 8 for loop 'A_IO_L2_in_5_x0_loop_1' (./dut.cpp:375:41) in function 'A_IO_L2_in_5_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 9 for loop 'A_IO_L2_in_4_x2_loop_1' (./dut.cpp:13157:41) in function 'A_IO_L2_in_4_x2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 9 for loop 'A_IO_L2_in_4_x2_loop_1' (./dut.cpp:13157:41) in function 'A_IO_L2_in_4_x2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 9 for loop 'A_IO_L2_in_4_x1_loop_1' (./dut.cpp:6742:41) in function 'A_IO_L2_in_4_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 9 for loop 'A_IO_L2_in_4_x1_loop_1' (./dut.cpp:6742:41) in function 'A_IO_L2_in_4_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 9 for loop 'A_IO_L2_in_4_x0_loop_1' (./dut.cpp:327:41) in function 'A_IO_L2_in_4_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 9 for loop 'A_IO_L2_in_4_x0_loop_1' (./dut.cpp:327:41) in function 'A_IO_L2_in_4_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 10 for loop 'A_IO_L2_in_3_x2_loop_1' (./dut.cpp:13109:41) in function 'A_IO_L2_in_3_x2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 10 for loop 'A_IO_L2_in_3_x2_loop_1' (./dut.cpp:13109:41) in function 'A_IO_L2_in_3_x2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 10 for loop 'A_IO_L2_in_3_x1_loop_1' (./dut.cpp:6694:41) in function 'A_IO_L2_in_3_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 10 for loop 'A_IO_L2_in_3_x1_loop_1' (./dut.cpp:6694:41) in function 'A_IO_L2_in_3_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 10 for loop 'A_IO_L2_in_3_x0_loop_1' (./dut.cpp:279:41) in function 'A_IO_L2_in_3_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 10 for loop 'A_IO_L2_in_3_x0_loop_1' (./dut.cpp:279:41) in function 'A_IO_L2_in_3_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 11 for loop 'A_IO_L2_in_2_x2_loop_1' (./dut.cpp:13061:41) in function 'A_IO_L2_in_2_x2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 11 for loop 'A_IO_L2_in_2_x2_loop_1' (./dut.cpp:13061:41) in function 'A_IO_L2_in_2_x2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 11 for loop 'A_IO_L2_in_2_x1_loop_1' (./dut.cpp:6646:41) in function 'A_IO_L2_in_2_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 11 for loop 'A_IO_L2_in_2_x1_loop_1' (./dut.cpp:6646:41) in function 'A_IO_L2_in_2_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 11 for loop 'A_IO_L2_in_2_x0_loop_1' (./dut.cpp:231:41) in function 'A_IO_L2_in_2_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 11 for loop 'A_IO_L2_in_2_x0_loop_1' (./dut.cpp:231:41) in function 'A_IO_L2_in_2_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 12 for loop 'A_IO_L2_in_1_x2_loop_1' (./dut.cpp:13013:41) in function 'A_IO_L2_in_1_x2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 12 for loop 'A_IO_L2_in_1_x2_loop_1' (./dut.cpp:13013:41) in function 'A_IO_L2_in_1_x2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 12 for loop 'A_IO_L2_in_1_x1_loop_1' (./dut.cpp:6598:41) in function 'A_IO_L2_in_1_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 12 for loop 'A_IO_L2_in_1_x1_loop_1' (./dut.cpp:6598:41) in function 'A_IO_L2_in_1_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 12 for loop 'A_IO_L2_in_1_x0_loop_1' (./dut.cpp:183:41) in function 'A_IO_L2_in_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 12 for loop 'A_IO_L2_in_1_x0_loop_1' (./dut.cpp:183:41) in function 'A_IO_L2_in_1_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 2 for loop 'A_IO_L2_in_11_x2_loop_1' (./dut.cpp:13493:42) in function 'A_IO_L2_in_11_x2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 2 for loop 'A_IO_L2_in_11_x1_loop_1' (./dut.cpp:7078:42) in function 'A_IO_L2_in_11_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 2 for loop 'A_IO_L2_in_11_x0_loop_1' (./dut.cpp:663:42) in function 'A_IO_L2_in_11_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 3 for loop 'A_IO_L2_in_10_x2_loop_1' (./dut.cpp:13445:42) in function 'A_IO_L2_in_10_x2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'A_IO_L2_in_10_x2_loop_1' (./dut.cpp:13445:42) in function 'A_IO_L2_in_10_x2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 3 for loop 'A_IO_L2_in_10_x1_loop_1' (./dut.cpp:7030:42) in function 'A_IO_L2_in_10_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'A_IO_L2_in_10_x1_loop_1' (./dut.cpp:7030:42) in function 'A_IO_L2_in_10_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 3 for loop 'A_IO_L2_in_10_x0_loop_1' (./dut.cpp:615:42) in function 'A_IO_L2_in_10_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'A_IO_L2_in_10_x0_loop_1' (./dut.cpp:615:42) in function 'A_IO_L2_in_10_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 13 for loop 'A_IO_L2_in_0_x2_loop_1' (./dut.cpp:12965:41) in function 'A_IO_L2_in_0_x2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 13 for loop 'A_IO_L2_in_0_x1_loop_1' (./dut.cpp:6550:41) in function 'A_IO_L2_in_0_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 13 for loop 'A_IO_L2_in_0_x0_loop_1' (./dut.cpp:135:41) in function 'A_IO_L2_in_0_x0'.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:3414) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:3415) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:3311) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:3312) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:3208) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:3209) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:3105) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:3106) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:3002) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:3003) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:2899) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:2900) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:2796) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:2797) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:2693) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:2694) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:2590) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:2591) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:2487) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:2488) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:2384) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:2385) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:2281) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:2282) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:2178) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:2179) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:2075) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:2076) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:1972) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:1973) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:1869) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:1870) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:1766) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:1767) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:1663) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:1664) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:1560) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:1561) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:1457) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:1458) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:1354) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:1355) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:1251) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:1252) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:1148) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:1149) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:1045) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:1046) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:942) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:943) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:839) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:840) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:9829) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:9830) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:9726) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:9727) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:9623) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:9624) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:9520) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:9521) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:9417) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:9418) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:9314) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:9315) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:9211) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:9212) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:9108) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:9109) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:9005) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:9006) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:8902) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:8903) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:8799) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:8800) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:8696) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:8697) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:8593) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:8594) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:8490) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:8491) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:8387) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:8388) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:8284) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:8285) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:8181) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:8182) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:8078) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:8079) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:7975) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:7976) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:7872) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:7873) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:7769) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:7770) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:7666) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:7667) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:7563) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:7564) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:7460) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:7461) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:7357) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:7358) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:7254) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:7255) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:16244) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:16245) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:16141) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:16142) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:16038) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:16039) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:15935) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:15936) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:15832) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:15833) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:15729) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:15730) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:15626) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:15627) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:15523) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:15524) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:15420) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:15421) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:15317) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:15318) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:15214) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:15215) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:15111) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:15112) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:15008) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:15009) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:14905) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:14906) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:14802) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:14803) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:14699) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:14700) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:14596) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:14597) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:14493) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:14494) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:14390) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:14391) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:14287) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:14288) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:14184) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:14185) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:14081) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:14082) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:13978) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:13979) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:13875) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:13876) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:13772) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:13773) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:13669) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:13670) in dimension 1 automatically.
INFO: [HLS 200-778] Automatically marking array 'B' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'B' to function 'A_IO_L3_in_x1' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9) 
INFO: [HLS 200-755] Binding port 1 of memory 'B' to function 'B_IO_L3_in_x1' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9) 
INFO: [HLS 200-778] Automatically marking array 'B' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'B' to function 'A_IO_L3_in_x2' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9) 
INFO: [HLS 200-755] Binding port 1 of memory 'B' to function 'B_IO_L3_in_x2' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9) 
INFO: [XFORM 203-712] Applying dataflow to function 'kernel3_x0' (./dut.cpp:5371:1), detected/extracted 88 process function(s): 
	 'kernel3_x0.entry61'
	 'A_IO_L3_in_x0'
	 'A_IO_L2_in_0_x0'
	 'A_IO_L2_in_1_x0'
	 'A_IO_L2_in_2_x0'
	 'A_IO_L2_in_3_x0'
	 'A_IO_L2_in_4_x0'
	 'A_IO_L2_in_5_x0'
	 'A_IO_L2_in_6_x0'
	 'A_IO_L2_in_7_x0'
	 'A_IO_L2_in_8_x0'
	 'A_IO_L2_in_9_x0'
	 'A_IO_L2_in_10_x0'
	 'A_IO_L2_in_11_x0'
	 'A_IO_L2_in_boundary_x0'
	 'B_IO_L3_in_x0'
	 'B_IO_L2_in_x0'
	 'B_IO_L2_in_boundary_x0'
	 'PE_wrapper_0_0_x0'
	 'PE_wrapper_0_1_x0'
	 'PE_wrapper_1_0_x0'
	 'PE_wrapper_1_1_x0'
	 'PE_wrapper_2_0_x0'
	 'PE_wrapper_2_1_x0'
	 'PE_wrapper_3_0_x0'
	 'PE_wrapper_3_1_x0'
	 'PE_wrapper_4_0_x0'
	 'PE_wrapper_4_1_x0'
	 'PE_wrapper_5_0_x0'
	 'PE_wrapper_5_1_x0'
	 'PE_wrapper_6_0_x0'
	 'PE_wrapper_6_1_x0'
	 'PE_wrapper_7_0_x0'
	 'PE_wrapper_7_1_x0'
	 'PE_wrapper_8_0_x0'
	 'PE_wrapper_8_1_x0'
	 'PE_wrapper_9_0_x0'
	 'PE_wrapper_9_1_x0'
	 'PE_wrapper_10_0_x0'
	 'PE_wrapper_10_1_x0'
	 'PE_wrapper_11_0_x0'
	 'PE_wrapper_11_1_x0'
	 'PE_wrapper_12_0_x0'
	 'PE_wrapper_12_1_x0'
	 'A_PE_dummy_0_x0'
	 'A_PE_dummy_1_x0'
	 'A_PE_dummy_2_x0'
	 'A_PE_dummy_3_x0'
	 'A_PE_dummy_4_x0'
	 'A_PE_dummy_5_x0'
	 'A_PE_dummy_6_x0'
	 'A_PE_dummy_7_x0'
	 'A_PE_dummy_8_x0'
	 'A_PE_dummy_9_x0'
	 'A_PE_dummy_10_x0'
	 'A_PE_dummy_11_x0'
	 'A_PE_dummy_12_x0'
	 'B_PE_dummy_0_x0'
	 'B_PE_dummy_1_x0'
	 'C_drain_IO_L1_out_boundary_0_x0'
	 'C_drain_IO_L1_out_0_x0'
	 'C_drain_IO_L1_out_1_x0'
	 'C_drain_IO_L1_out_2_x0'
	 'C_drain_IO_L1_out_3_x0'
	 'C_drain_IO_L1_out_4_x0'
	 'C_drain_IO_L1_out_5_x0'
	 'C_drain_IO_L1_out_6_x0'
	 'C_drain_IO_L1_out_7_x0'
	 'C_drain_IO_L1_out_8_x0'
	 'C_drain_IO_L1_out_9_x0'
	 'C_drain_IO_L1_out_10_x0'
	 'C_drain_IO_L1_out_11_x0'
	 'C_drain_IO_L1_out_boundary_1_x0'
	 'C_drain_IO_L1_out_12_x0'
	 'C_drain_IO_L1_out_13_x0'
	 'C_drain_IO_L1_out_14_x0'
	 'C_drain_IO_L1_out_15_x0'
	 'C_drain_IO_L1_out_16_x0'
	 'C_drain_IO_L1_out_17_x0'
	 'C_drain_IO_L1_out_18_x0'
	 'C_drain_IO_L1_out_19_x0'
	 'C_drain_IO_L1_out_20_x0'
	 'C_drain_IO_L1_out_21_x0'
	 'C_drain_IO_L1_out_22_x0'
	 'C_drain_IO_L1_out_23_x0'
	 'C_drain_IO_L2_out_boundary_x0'
	 'C_drain_IO_L2_out_x0'
	 'C_drain_IO_L3_out_x0'.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel3_x1' (./dut.cpp:11791:1), detected/extracted 87 process function(s): 
	 'A_IO_L3_in_x1'
	 'A_IO_L2_in_0_x1'
	 'A_IO_L2_in_1_x1'
	 'A_IO_L2_in_2_x1'
	 'A_IO_L2_in_3_x1'
	 'A_IO_L2_in_4_x1'
	 'A_IO_L2_in_5_x1'
	 'A_IO_L2_in_6_x1'
	 'A_IO_L2_in_7_x1'
	 'A_IO_L2_in_8_x1'
	 'A_IO_L2_in_9_x1'
	 'A_IO_L2_in_10_x1'
	 'A_IO_L2_in_11_x1'
	 'A_IO_L2_in_boundary_x1'
	 'B_IO_L3_in_x1'
	 'B_IO_L2_in_x1'
	 'B_IO_L2_in_boundary_x1'
	 'PE_wrapper_0_0_x1'
	 'PE_wrapper_0_1_x1'
	 'PE_wrapper_1_0_x1'
	 'PE_wrapper_1_1_x1'
	 'PE_wrapper_2_0_x1'
	 'PE_wrapper_2_1_x1'
	 'PE_wrapper_3_0_x1'
	 'PE_wrapper_3_1_x1'
	 'PE_wrapper_4_0_x1'
	 'PE_wrapper_4_1_x1'
	 'PE_wrapper_5_0_x1'
	 'PE_wrapper_5_1_x1'
	 'PE_wrapper_6_0_x1'
	 'PE_wrapper_6_1_x1'
	 'PE_wrapper_7_0_x1'
	 'PE_wrapper_7_1_x1'
	 'PE_wrapper_8_0_x1'
	 'PE_wrapper_8_1_x1'
	 'PE_wrapper_9_0_x1'
	 'PE_wrapper_9_1_x1'
	 'PE_wrapper_10_0_x1'
	 'PE_wrapper_10_1_x1'
	 'PE_wrapper_11_0_x1'
	 'PE_wrapper_11_1_x1'
	 'PE_wrapper_12_0_x1'
	 'PE_wrapper_12_1_x1'
	 'A_PE_dummy_0_x1'
	 'A_PE_dummy_1_x1'
	 'A_PE_dummy_2_x1'
	 'A_PE_dummy_3_x1'
	 'A_PE_dummy_4_x1'
	 'A_PE_dummy_5_x1'
	 'A_PE_dummy_6_x1'
	 'A_PE_dummy_7_x1'
	 'A_PE_dummy_8_x1'
	 'A_PE_dummy_9_x1'
	 'A_PE_dummy_10_x1'
	 'A_PE_dummy_11_x1'
	 'A_PE_dummy_12_x1'
	 'B_PE_dummy_0_x1'
	 'B_PE_dummy_1_x1'
	 'C_drain_IO_L1_out_boundary_0_x1'
	 'C_drain_IO_L1_out_0_x1'
	 'C_drain_IO_L1_out_1_x1'
	 'C_drain_IO_L1_out_2_x1'
	 'C_drain_IO_L1_out_3_x1'
	 'C_drain_IO_L1_out_4_x1'
	 'C_drain_IO_L1_out_5_x1'
	 'C_drain_IO_L1_out_6_x1'
	 'C_drain_IO_L1_out_7_x1'
	 'C_drain_IO_L1_out_8_x1'
	 'C_drain_IO_L1_out_9_x1'
	 'C_drain_IO_L1_out_10_x1'
	 'C_drain_IO_L1_out_11_x1'
	 'C_drain_IO_L1_out_boundary_1_x1'
	 'C_drain_IO_L1_out_12_x1'
	 'C_drain_IO_L1_out_13_x1'
	 'C_drain_IO_L1_out_14_x1'
	 'C_drain_IO_L1_out_15_x1'
	 'C_drain_IO_L1_out_16_x1'
	 'C_drain_IO_L1_out_17_x1'
	 'C_drain_IO_L1_out_18_x1'
	 'C_drain_IO_L1_out_19_x1'
	 'C_drain_IO_L1_out_20_x1'
	 'C_drain_IO_L1_out_21_x1'
	 'C_drain_IO_L1_out_22_x1'
	 'C_drain_IO_L1_out_23_x1'
	 'C_drain_IO_L2_out_boundary_x1'
	 'C_drain_IO_L2_out_x1'
	 'C_drain_IO_L3_out_x1'.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel3_x2' (./dut.cpp:18201:1), detected/extracted 88 process function(s): 
	 'kernel3_x2.entry65'
	 'A_IO_L3_in_x2'
	 'A_IO_L2_in_0_x2'
	 'A_IO_L2_in_1_x2'
	 'A_IO_L2_in_2_x2'
	 'A_IO_L2_in_3_x2'
	 'A_IO_L2_in_4_x2'
	 'A_IO_L2_in_5_x2'
	 'A_IO_L2_in_6_x2'
	 'A_IO_L2_in_7_x2'
	 'A_IO_L2_in_8_x2'
	 'A_IO_L2_in_9_x2'
	 'A_IO_L2_in_10_x2'
	 'A_IO_L2_in_11_x2'
	 'A_IO_L2_in_boundary_x2'
	 'B_IO_L3_in_x2'
	 'B_IO_L2_in_x2'
	 'B_IO_L2_in_boundary_x2'
	 'PE_wrapper_0_0_x2'
	 'PE_wrapper_0_1_x2'
	 'PE_wrapper_1_0_x2'
	 'PE_wrapper_1_1_x2'
	 'PE_wrapper_2_0_x2'
	 'PE_wrapper_2_1_x2'
	 'PE_wrapper_3_0_x2'
	 'PE_wrapper_3_1_x2'
	 'PE_wrapper_4_0_x2'
	 'PE_wrapper_4_1_x2'
	 'PE_wrapper_5_0_x2'
	 'PE_wrapper_5_1_x2'
	 'PE_wrapper_6_0_x2'
	 'PE_wrapper_6_1_x2'
	 'PE_wrapper_7_0_x2'
	 'PE_wrapper_7_1_x2'
	 'PE_wrapper_8_0_x2'
	 'PE_wrapper_8_1_x2'
	 'PE_wrapper_9_0_x2'
	 'PE_wrapper_9_1_x2'
	 'PE_wrapper_10_0_x2'
	 'PE_wrapper_10_1_x2'
	 'PE_wrapper_11_0_x2'
	 'PE_wrapper_11_1_x2'
	 'PE_wrapper_12_0_x2'
	 'PE_wrapper_12_1_x2'
	 'A_PE_dummy_0_x2'
	 'A_PE_dummy_1_x2'
	 'A_PE_dummy_2_x2'
	 'A_PE_dummy_3_x2'
	 'A_PE_dummy_4_x2'
	 'A_PE_dummy_5_x2'
	 'A_PE_dummy_6_x2'
	 'A_PE_dummy_7_x2'
	 'A_PE_dummy_8_x2'
	 'A_PE_dummy_9_x2'
	 'A_PE_dummy_10_x2'
	 'A_PE_dummy_11_x2'
	 'A_PE_dummy_12_x2'
	 'B_PE_dummy_0_x2'
	 'B_PE_dummy_1_x2'
	 'C_drain_IO_L1_out_boundary_0_x2'
	 'C_drain_IO_L1_out_0_x2'
	 'C_drain_IO_L1_out_1_x2'
	 'C_drain_IO_L1_out_2_x2'
	 'C_drain_IO_L1_out_3_x2'
	 'C_drain_IO_L1_out_4_x2'
	 'C_drain_IO_L1_out_5_x2'
	 'C_drain_IO_L1_out_6_x2'
	 'C_drain_IO_L1_out_7_x2'
	 'C_drain_IO_L1_out_8_x2'
	 'C_drain_IO_L1_out_9_x2'
	 'C_drain_IO_L1_out_10_x2'
	 'C_drain_IO_L1_out_11_x2'
	 'C_drain_IO_L1_out_boundary_1_x2'
	 'C_drain_IO_L1_out_12_x2'
	 'C_drain_IO_L1_out_13_x2'
	 'C_drain_IO_L1_out_14_x2'
	 'C_drain_IO_L1_out_15_x2'
	 'C_drain_IO_L1_out_16_x2'
	 'C_drain_IO_L1_out_17_x2'
	 'C_drain_IO_L1_out_18_x2'
	 'C_drain_IO_L1_out_19_x2'
	 'C_drain_IO_L1_out_20_x2'
	 'C_drain_IO_L1_out_21_x2'
	 'C_drain_IO_L1_out_22_x2'
	 'C_drain_IO_L1_out_23_x2'
	 'C_drain_IO_L2_out_boundary_x2'
	 'C_drain_IO_L2_out_x2'
	 'C_drain_IO_L3_out_x2'.
Command           transform done; 822.82 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/a.o.1.tmp.bc -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 31.78 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 854.26 seconds. CPU system time: 0.35 seconds. Elapsed time: 854.61 seconds; current allocated memory: 1.420 GB.
Execute           get_config_compile -enable_loop_extract 
Execute           get_config_compile -disable_auto_rewind 
Execute           get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/a.o.2.bc -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'data.V' (./dut.cpp:69:24)
INFO: [HLS 200-472] Inferring partial write operation for 'mean.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'cov.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'cov.V' (./dut.cpp:92:23)
INFO: [HLS 200-472] Inferring partial write operation for 'xin' (./dut.cpp:97:29)
INFO: [HLS 200-472] Inferring partial write operation for 'data.V' (./dut.cpp:25:24)
INFO: [HLS 200-472] Inferring partial write operation for 'mean.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'cov.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'cov.V' (./dut.cpp:48:23)
INFO: [HLS 200-472] Inferring partial write operation for 'xin' (./dut.cpp:53:29)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:14302:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:14322:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:14335:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:14341:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7887:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:7907:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:7920:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7926:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:1472:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:1492:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:1505:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:1511:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:14405:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:14425:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:14438:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:14444:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7990:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:8010:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:8023:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8029:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:1575:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:1595:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:1608:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:1614:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:14508:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:14528:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:14541:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:14547:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8093:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:8113:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:8126:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8132:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:1678:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:1698:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:1711:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:1717:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:14611:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:14631:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:14644:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:14650:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8196:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:8216:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:8229:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8235:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:1781:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:1801:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:1814:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:1820:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:14714:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:14734:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:14747:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:14753:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8299:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:8319:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:8332:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8338:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:1884:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:1904:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:1917:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:1923:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:14817:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:14837:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:14850:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:14856:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8402:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:8422:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:8435:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8441:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:1987:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:2007:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:2020:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:2026:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:14920:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:14940:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:14953:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:14959:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8505:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:8525:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:8538:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8544:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:2090:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:2110:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:2123:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:2129:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:15023:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:15043:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:15056:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:15062:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8608:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:8628:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:8641:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8647:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:2193:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:2213:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:2226:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:2232:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:15126:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:15146:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:15159:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:15165:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8711:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:8731:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:8744:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8750:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:2296:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:2316:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:2329:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:2335:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:15229:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:15249:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:15262:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:15268:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8814:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:8834:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:8847:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8853:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:2399:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:2419:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:2432:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:2438:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:15332:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:15352:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:15365:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:15371:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8917:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:8937:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:8950:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8956:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:2502:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:2522:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:2535:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:2541:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:15435:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:15455:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:15468:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:15474:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9020:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:9040:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:9053:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9059:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:2605:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:2625:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:2638:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:2644:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:15538:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:15558:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:15571:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:15577:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9123:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:9143:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:9156:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9162:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:2708:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:2728:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:2741:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:2747:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:15641:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:15661:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:15674:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:15680:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9226:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:9246:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:9259:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9265:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:2811:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:2831:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:2844:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:2850:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:15744:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:15764:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:15777:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:15783:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9329:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:9349:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:9362:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9368:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:2914:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:2934:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:2947:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:2953:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:15847:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:15867:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:15880:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:15886:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9432:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:9452:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:9465:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9471:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:3017:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:3037:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:3050:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:3056:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:15950:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:15970:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:15983:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:15989:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9535:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:9555:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:9568:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9574:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:3120:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:3140:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:3153:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:3159:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:16053:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:16073:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:16086:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:16092:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9638:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:9658:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:9671:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9677:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:3223:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:3243:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:3256:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:3262:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:13684:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:13704:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:13717:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:13723:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7269:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:7289:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:7302:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7308:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:854:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:874:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:887:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:893:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:13787:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:13807:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:13820:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:13826:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7372:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:7392:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:7405:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7411:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:957:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:977:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:990:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:996:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:13890:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:13910:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:13923:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:13929:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7475:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:7495:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:7508:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7514:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:1060:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:1080:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:1093:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:1099:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:13993:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:14013:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:14026:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:14032:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7578:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:7598:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:7611:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7617:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:1163:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:1183:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:1196:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:1202:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:14096:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:14116:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:14129:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:14135:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7681:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:7701:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:7714:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7720:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:1266:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:1286:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:1299:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:1305:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:14199:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:14219:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:14232:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:14238:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7784:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:7804:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:7817:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7823:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:1369:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:1389:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:1402:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:1408:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:16156:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:16176:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:16189:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:16195:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9741:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:9761:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:9774:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9780:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:3326:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:3346:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:3359:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:3365:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:16259:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:16279:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:16292:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:16298:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9844:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:9864:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:9877:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9883:48)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:3429:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:3449:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:3462:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:3468:48)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_data_split.V' (./dut.cpp:18193:31)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_data_split.V' (./dut.cpp:11778:31)
INFO: [HLS 200-472] Inferring partial write operation for 'C' (./dut.cpp:11781:14)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_data_split.V' (./dut.cpp:5363:31)
INFO: [HLS 200-472] Inferring partial write operation for 'C' (./dut.cpp:5366:14)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:18089:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:18099:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:18101:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:11674:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:11684:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:11686:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:5259:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:5269:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:5271:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:18033:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:18043:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:18045:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:11618:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:11628:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:11630:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:5203:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:5213:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:5215:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:17205:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:17215:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:17217:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:10790:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:10800:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:10802:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4375:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4385:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:4387:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:17150:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:17160:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:17162:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:10735:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:10745:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:10747:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4320:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4330:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:4332:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:17095:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:17105:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:17107:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:10680:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:10690:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:10692:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4265:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4275:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:4277:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:17040:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:17050:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:17052:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:10625:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:10635:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:10637:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4210:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4220:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:4222:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:16985:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:16995:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:16997:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:10570:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:10580:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:10582:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4155:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4165:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:4167:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:16930:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:16940:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:16942:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:10515:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:10525:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:10527:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4100:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4110:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:4112:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:16875:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:16885:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:16887:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:10460:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:10470:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:10472:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4045:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4055:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:4057:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:16820:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:16830:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:16832:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:10405:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:10415:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:10417:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:3990:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4000:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:4002:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:17975:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:17985:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:17987:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:11560:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:11570:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:11572:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:5145:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:5155:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:5157:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:17920:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:17930:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:17932:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:11505:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:11515:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:11517:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:5090:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:5100:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:5102:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:17865:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:17875:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:17877:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:11450:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:11460:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:11462:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:5035:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:5045:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:5047:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:17810:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:17820:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:17822:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:11395:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:11405:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:11407:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4980:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4990:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:4992:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:16765:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:16775:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:16777:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:10350:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:10360:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:10362:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:3935:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:3945:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:3947:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:17755:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:17765:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:17767:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:11340:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:11350:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:11352:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4925:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4935:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:4937:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:17700:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:17710:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:17712:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:11285:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:11295:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:11297:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4870:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4880:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:4882:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:17645:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:17655:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:17657:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:11230:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:11240:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:11242:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4815:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4825:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:4827:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:17590:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:17600:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:17602:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:11175:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:11185:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:11187:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4760:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4770:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:4772:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:17535:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:17545:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:17547:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:11120:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:11130:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:11132:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4705:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4715:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:4717:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:17480:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:17490:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:17492:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:11065:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:11075:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:11077:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4650:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4660:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:4662:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:17425:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:17435:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:17437:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:11010:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:11020:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:11022:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4595:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4605:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:4607:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:17370:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:17380:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:17382:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:10955:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:10965:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:10967:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4540:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4550:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:4552:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:17315:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:17325:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:17327:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:10900:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:10910:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:10912:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4485:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4495:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:4497:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:17260:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:17270:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:17272:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:10845:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:10855:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:10857:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4430:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:4440:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:4442:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:16710:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:16720:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:16722:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:10295:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:10305:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:10307:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:3880:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_data_split.V' (./dut.cpp:3890:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V' (./dut.cpp:3892:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V' (./dut.cpp:13606:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V' (./dut.cpp:7191:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V' (./dut.cpp:776:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V' (./dut.cpp:13646:38)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V' (./dut.cpp:7231:38)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V' (./dut.cpp:816:38)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:13546:38)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:7131:38)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:716:38)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:13406:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:6991:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:576:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:13358:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:6943:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:528:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:13310:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:6895:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:480:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:13262:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:6847:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:432:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:13214:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:6799:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:384:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:13166:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:6751:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:336:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:13118:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:6703:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:288:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:13070:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:6655:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:240:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:13022:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:6607:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:192:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:13502:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:7087:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:672:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:13454:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:7039:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:624:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:12974:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:6559:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:144:42)
WARNING: [HLS 200-1449] Process A_IO_L3_in_x0 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process B_IO_L3_in_x0 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-634] Sharing array B among processes A_IO_L3_in_x1 and B_IO_L3_in_x1
INFO: [HLS 200-634] Sharing array B among processes A_IO_L3_in_x2 and B_IO_L3_in_x2
Command           transform done; 213.89 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 212.97 seconds. CPU system time: 0.92 seconds. Elapsed time: 213.89 seconds; current allocated memory: 277.954 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 2759.56 sec.
Command       elaborate done; 2823.62 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top' ...
Execute         ap_set_top_model top 
WARNING: [SYN 201-103] Legalizing function name 'kernel3_x0.entry61' to 'kernel3_x0_entry61'.
WARNING: [SYN 201-103] Legalizing function name 'kernel3_x2.entry48' to 'kernel3_x2_entry48'.
WARNING: [SYN 201-103] Legalizing function name 'kernel3_x2.entry65' to 'kernel3_x2_entry65'.
Execute         get_model_list top -filter all-wo-channel -topdown 
Execute         preproc_iomode -model top 
Execute         preproc_iomode -model kernel3_x2 
Execute         preproc_iomode -model C_drain_IO_L3_out_x2 
Execute         preproc_iomode -model C_drain_IO_L2_out_x2 
Execute         preproc_iomode -model C_drain_IO_L2_out_boundary_x2 
Execute         preproc_iomode -model C_drain_IO_L1_out_23_x2 
Execute         preproc_iomode -model C_drain_IO_L1_out_22_x2 
Execute         preproc_iomode -model C_drain_IO_L1_out_21_x2 
Execute         preproc_iomode -model C_drain_IO_L1_out_20_x2 
Execute         preproc_iomode -model C_drain_IO_L1_out_19_x2 
Execute         preproc_iomode -model C_drain_IO_L1_out_18_x2 
Execute         preproc_iomode -model C_drain_IO_L1_out_17_x2 
Execute         preproc_iomode -model C_drain_IO_L1_out_16_x2 
Execute         preproc_iomode -model C_drain_IO_L1_out_15_x2 
Execute         preproc_iomode -model C_drain_IO_L1_out_14_x2 
Execute         preproc_iomode -model C_drain_IO_L1_out_13_x2 
Execute         preproc_iomode -model C_drain_IO_L1_out_12_x2 
Execute         preproc_iomode -model C_drain_IO_L1_out_boundary_1_x2 
Execute         preproc_iomode -model C_drain_IO_L1_out_11_x2 
Execute         preproc_iomode -model C_drain_IO_L1_out_10_x2 
Execute         preproc_iomode -model C_drain_IO_L1_out_9_x2 
Execute         preproc_iomode -model C_drain_IO_L1_out_8_x2 
Execute         preproc_iomode -model C_drain_IO_L1_out_7_x2 
Execute         preproc_iomode -model C_drain_IO_L1_out_6_x2 
Execute         preproc_iomode -model C_drain_IO_L1_out_5_x2 
Execute         preproc_iomode -model C_drain_IO_L1_out_4_x2 
Execute         preproc_iomode -model C_drain_IO_L1_out_3_x2 
Execute         preproc_iomode -model C_drain_IO_L1_out_2_x2 
Execute         preproc_iomode -model C_drain_IO_L1_out_1_x2 
Execute         preproc_iomode -model C_drain_IO_L1_out_0_x2 
Execute         preproc_iomode -model C_drain_IO_L1_out_boundary_0_x2 
Execute         preproc_iomode -model B_PE_dummy_1_x2 
Execute         preproc_iomode -model B_PE_dummy_0_x2 
Execute         preproc_iomode -model A_PE_dummy_12_x2 
Execute         preproc_iomode -model A_PE_dummy_11_x2 
Execute         preproc_iomode -model A_PE_dummy_10_x2 
Execute         preproc_iomode -model A_PE_dummy_9_x2 
Execute         preproc_iomode -model A_PE_dummy_8_x2 
Execute         preproc_iomode -model A_PE_dummy_7_x2 
Execute         preproc_iomode -model A_PE_dummy_6_x2 
Execute         preproc_iomode -model A_PE_dummy_5_x2 
Execute         preproc_iomode -model A_PE_dummy_4_x2 
Execute         preproc_iomode -model A_PE_dummy_3_x2 
Execute         preproc_iomode -model A_PE_dummy_2_x2 
Execute         preproc_iomode -model A_PE_dummy_1_x2 
Execute         preproc_iomode -model A_PE_dummy_0_x2 
Execute         preproc_iomode -model PE_wrapper_12_1_x2 
Execute         preproc_iomode -model PE_wrapper_12_0_x2 
Execute         preproc_iomode -model PE_wrapper_11_1_x2 
Execute         preproc_iomode -model PE_wrapper_11_0_x2 
Execute         preproc_iomode -model PE_wrapper_10_1_x2 
Execute         preproc_iomode -model PE_wrapper_10_0_x2 
Execute         preproc_iomode -model PE_wrapper_9_1_x2 
Execute         preproc_iomode -model PE_wrapper_9_0_x2 
Execute         preproc_iomode -model PE_wrapper_8_1_x2 
Execute         preproc_iomode -model PE_wrapper_8_0_x2 
Execute         preproc_iomode -model PE_wrapper_7_1_x2 
Execute         preproc_iomode -model PE_wrapper_7_0_x2 
Execute         preproc_iomode -model PE_wrapper_6_1_x2 
Execute         preproc_iomode -model PE_wrapper_6_0_x2 
Execute         preproc_iomode -model PE_wrapper_5_1_x2 
Execute         preproc_iomode -model PE_wrapper_5_0_x2 
Execute         preproc_iomode -model PE_wrapper_4_1_x2 
Execute         preproc_iomode -model PE_wrapper_4_0_x2 
Execute         preproc_iomode -model PE_wrapper_3_1_x2 
Execute         preproc_iomode -model PE_wrapper_3_0_x2 
Execute         preproc_iomode -model PE_wrapper_2_1_x2 
Execute         preproc_iomode -model PE_wrapper_2_0_x2 
Execute         preproc_iomode -model PE_wrapper_1_1_x2 
Execute         preproc_iomode -model PE_wrapper_1_0_x2 
Execute         preproc_iomode -model PE_wrapper_0_1_x2 
Execute         preproc_iomode -model PE_wrapper_0_0_x2 
Execute         preproc_iomode -model B_IO_L2_in_boundary_x2 
Execute         preproc_iomode -model B_IO_L2_in_x2 
Execute         preproc_iomode -model B_IO_L3_in_x2 
Execute         preproc_iomode -model A_IO_L2_in_boundary_x2 
Execute         preproc_iomode -model A_IO_L2_in_11_x2 
Execute         preproc_iomode -model A_IO_L2_in_10_x2 
Execute         preproc_iomode -model A_IO_L2_in_9_x2 
Execute         preproc_iomode -model A_IO_L2_in_8_x2 
Execute         preproc_iomode -model A_IO_L2_in_7_x2 
Execute         preproc_iomode -model A_IO_L2_in_6_x2 
Execute         preproc_iomode -model A_IO_L2_in_5_x2 
Execute         preproc_iomode -model A_IO_L2_in_4_x2 
Execute         preproc_iomode -model A_IO_L2_in_3_x2 
Execute         preproc_iomode -model A_IO_L2_in_2_x2 
Execute         preproc_iomode -model A_IO_L2_in_1_x2 
Execute         preproc_iomode -model A_IO_L2_in_0_x2 
Execute         preproc_iomode -model A_IO_L3_in_x2 
Execute         preproc_iomode -model kernel3_x2.entry65 
Execute         preproc_iomode -model kernel3_x2.entry48 
Execute         preproc_iomode -model nondf_kernel_cov_x1 
Execute         preproc_iomode -model kernel3_x1 
Execute         preproc_iomode -model C_drain_IO_L3_out_x1 
Execute         preproc_iomode -model C_drain_IO_L2_out_x1 
Execute         preproc_iomode -model C_drain_IO_L2_out_boundary_x1 
Execute         preproc_iomode -model C_drain_IO_L1_out_23_x1 
Execute         preproc_iomode -model C_drain_IO_L1_out_22_x1 
Execute         preproc_iomode -model C_drain_IO_L1_out_21_x1 
Execute         preproc_iomode -model C_drain_IO_L1_out_20_x1 
Execute         preproc_iomode -model C_drain_IO_L1_out_19_x1 
Execute         preproc_iomode -model C_drain_IO_L1_out_18_x1 
Execute         preproc_iomode -model C_drain_IO_L1_out_17_x1 
Execute         preproc_iomode -model C_drain_IO_L1_out_16_x1 
Execute         preproc_iomode -model C_drain_IO_L1_out_15_x1 
Execute         preproc_iomode -model C_drain_IO_L1_out_14_x1 
Execute         preproc_iomode -model C_drain_IO_L1_out_13_x1 
Execute         preproc_iomode -model C_drain_IO_L1_out_12_x1 
Execute         preproc_iomode -model C_drain_IO_L1_out_boundary_1_x1 
Execute         preproc_iomode -model C_drain_IO_L1_out_11_x1 
Execute         preproc_iomode -model C_drain_IO_L1_out_10_x1 
Execute         preproc_iomode -model C_drain_IO_L1_out_9_x1 
Execute         preproc_iomode -model C_drain_IO_L1_out_8_x1 
Execute         preproc_iomode -model C_drain_IO_L1_out_7_x1 
Execute         preproc_iomode -model C_drain_IO_L1_out_6_x1 
Execute         preproc_iomode -model C_drain_IO_L1_out_5_x1 
Execute         preproc_iomode -model C_drain_IO_L1_out_4_x1 
Execute         preproc_iomode -model C_drain_IO_L1_out_3_x1 
Execute         preproc_iomode -model C_drain_IO_L1_out_2_x1 
Execute         preproc_iomode -model C_drain_IO_L1_out_1_x1 
Execute         preproc_iomode -model C_drain_IO_L1_out_0_x1 
Execute         preproc_iomode -model C_drain_IO_L1_out_boundary_0_x1 
Execute         preproc_iomode -model B_PE_dummy_1_x1 
Execute         preproc_iomode -model B_PE_dummy_0_x1 
Execute         preproc_iomode -model A_PE_dummy_12_x1 
Execute         preproc_iomode -model A_PE_dummy_11_x1 
Execute         preproc_iomode -model A_PE_dummy_10_x1 
Execute         preproc_iomode -model A_PE_dummy_9_x1 
Execute         preproc_iomode -model A_PE_dummy_8_x1 
Execute         preproc_iomode -model A_PE_dummy_7_x1 
Execute         preproc_iomode -model A_PE_dummy_6_x1 
Execute         preproc_iomode -model A_PE_dummy_5_x1 
Execute         preproc_iomode -model A_PE_dummy_4_x1 
Execute         preproc_iomode -model A_PE_dummy_3_x1 
Execute         preproc_iomode -model A_PE_dummy_2_x1 
Execute         preproc_iomode -model A_PE_dummy_1_x1 
Execute         preproc_iomode -model A_PE_dummy_0_x1 
Execute         preproc_iomode -model PE_wrapper_12_1_x1 
Execute         preproc_iomode -model PE_wrapper_12_0_x1 
Execute         preproc_iomode -model PE_wrapper_11_1_x1 
Execute         preproc_iomode -model PE_wrapper_11_0_x1 
Execute         preproc_iomode -model PE_wrapper_10_1_x1 
Execute         preproc_iomode -model PE_wrapper_10_0_x1 
Execute         preproc_iomode -model PE_wrapper_9_1_x1 
Execute         preproc_iomode -model PE_wrapper_9_0_x1 
Execute         preproc_iomode -model PE_wrapper_8_1_x1 
Execute         preproc_iomode -model PE_wrapper_8_0_x1 
Execute         preproc_iomode -model PE_wrapper_7_1_x1 
Execute         preproc_iomode -model PE_wrapper_7_0_x1 
Execute         preproc_iomode -model PE_wrapper_6_1_x1 
Execute         preproc_iomode -model PE_wrapper_6_0_x1 
Execute         preproc_iomode -model PE_wrapper_5_1_x1 
Execute         preproc_iomode -model PE_wrapper_5_0_x1 
Execute         preproc_iomode -model PE_wrapper_4_1_x1 
Execute         preproc_iomode -model PE_wrapper_4_0_x1 
Execute         preproc_iomode -model PE_wrapper_3_1_x1 
Execute         preproc_iomode -model PE_wrapper_3_0_x1 
Execute         preproc_iomode -model PE_wrapper_2_1_x1 
Execute         preproc_iomode -model PE_wrapper_2_0_x1 
Execute         preproc_iomode -model PE_wrapper_1_1_x1 
Execute         preproc_iomode -model PE_wrapper_1_0_x1 
Execute         preproc_iomode -model PE_wrapper_0_1_x1 
Execute         preproc_iomode -model PE_wrapper_0_0_x1 
Execute         preproc_iomode -model B_IO_L2_in_boundary_x1 
Execute         preproc_iomode -model B_IO_L2_in_x1 
Execute         preproc_iomode -model B_IO_L3_in_x1 
Execute         preproc_iomode -model A_IO_L2_in_boundary_x1 
Execute         preproc_iomode -model A_IO_L2_in_11_x1 
Execute         preproc_iomode -model A_IO_L2_in_10_x1 
Execute         preproc_iomode -model A_IO_L2_in_9_x1 
Execute         preproc_iomode -model A_IO_L2_in_8_x1 
Execute         preproc_iomode -model A_IO_L2_in_7_x1 
Execute         preproc_iomode -model A_IO_L2_in_6_x1 
Execute         preproc_iomode -model A_IO_L2_in_5_x1 
Execute         preproc_iomode -model A_IO_L2_in_4_x1 
Execute         preproc_iomode -model A_IO_L2_in_3_x1 
Execute         preproc_iomode -model A_IO_L2_in_2_x1 
Execute         preproc_iomode -model A_IO_L2_in_1_x1 
Execute         preproc_iomode -model A_IO_L2_in_0_x1 
Execute         preproc_iomode -model A_IO_L3_in_x1 
Execute         preproc_iomode -model nondf_kernel_cov_x0 
Execute         preproc_iomode -model kernel3_x0 
Execute         preproc_iomode -model C_drain_IO_L3_out_x0 
Execute         preproc_iomode -model C_drain_IO_L2_out_x0 
Execute         preproc_iomode -model C_drain_IO_L2_out_boundary_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_23_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_22_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_21_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_20_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_19_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_18_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_17_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_16_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_15_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_14_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_13_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_12_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_boundary_1_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_11_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_10_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_9_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_8_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_7_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_6_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_5_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_4_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_3_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_2_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_1_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_0_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_boundary_0_x0 
Execute         preproc_iomode -model B_PE_dummy_1_x0 
Execute         preproc_iomode -model B_PE_dummy_0_x0 
Execute         preproc_iomode -model A_PE_dummy_12_x0 
Execute         preproc_iomode -model A_PE_dummy_11_x0 
Execute         preproc_iomode -model A_PE_dummy_10_x0 
Execute         preproc_iomode -model A_PE_dummy_9_x0 
Execute         preproc_iomode -model A_PE_dummy_8_x0 
Execute         preproc_iomode -model A_PE_dummy_7_x0 
Execute         preproc_iomode -model A_PE_dummy_6_x0 
Execute         preproc_iomode -model A_PE_dummy_5_x0 
Execute         preproc_iomode -model A_PE_dummy_4_x0 
Execute         preproc_iomode -model A_PE_dummy_3_x0 
Execute         preproc_iomode -model A_PE_dummy_2_x0 
Execute         preproc_iomode -model A_PE_dummy_1_x0 
Execute         preproc_iomode -model A_PE_dummy_0_x0 
Execute         preproc_iomode -model PE_wrapper_12_1_x0 
Execute         preproc_iomode -model PE_wrapper_12_0_x0 
Execute         preproc_iomode -model PE_wrapper_11_1_x0 
Execute         preproc_iomode -model PE_wrapper_11_0_x0 
Execute         preproc_iomode -model PE_wrapper_10_1_x0 
Execute         preproc_iomode -model PE_wrapper_10_0_x0 
Execute         preproc_iomode -model PE_wrapper_9_1_x0 
Execute         preproc_iomode -model PE_wrapper_9_0_x0 
Execute         preproc_iomode -model PE_wrapper_8_1_x0 
Execute         preproc_iomode -model PE_wrapper_8_0_x0 
Execute         preproc_iomode -model PE_wrapper_7_1_x0 
Execute         preproc_iomode -model PE_wrapper_7_0_x0 
Execute         preproc_iomode -model PE_wrapper_6_1_x0 
Execute         preproc_iomode -model PE_wrapper_6_0_x0 
Execute         preproc_iomode -model PE_wrapper_5_1_x0 
Execute         preproc_iomode -model PE_wrapper_5_0_x0 
Execute         preproc_iomode -model PE_wrapper_4_1_x0 
Execute         preproc_iomode -model PE_wrapper_4_0_x0 
Execute         preproc_iomode -model PE_wrapper_3_1_x0 
Execute         preproc_iomode -model PE_wrapper_3_0_x0 
Execute         preproc_iomode -model PE_wrapper_2_1_x0 
Execute         preproc_iomode -model PE_wrapper_2_0_x0 
Execute         preproc_iomode -model PE_wrapper_1_1_x0 
Execute         preproc_iomode -model PE_wrapper_1_0_x0 
Execute         preproc_iomode -model PE_wrapper_0_1_x0 
Execute         preproc_iomode -model PE_wrapper_0_0_x0 
Execute         preproc_iomode -model B_IO_L2_in_boundary_x0 
Execute         preproc_iomode -model B_IO_L2_in_x0 
Execute         preproc_iomode -model B_IO_L3_in_x0 
Execute         preproc_iomode -model A_IO_L2_in_boundary_x0 
Execute         preproc_iomode -model A_IO_L2_in_11_x0 
Execute         preproc_iomode -model A_IO_L2_in_10_x0 
Execute         preproc_iomode -model A_IO_L2_in_9_x0 
Execute         preproc_iomode -model A_IO_L2_in_8_x0 
Execute         preproc_iomode -model A_IO_L2_in_7_x0 
Execute         preproc_iomode -model A_IO_L2_in_6_x0 
Execute         preproc_iomode -model A_IO_L2_in_5_x0 
Execute         preproc_iomode -model A_IO_L2_in_4_x0 
Execute         preproc_iomode -model A_IO_L2_in_3_x0 
Execute         preproc_iomode -model A_IO_L2_in_2_x0 
Execute         preproc_iomode -model A_IO_L2_in_1_x0 
Execute         preproc_iomode -model A_IO_L2_in_0_x0 
Execute         preproc_iomode -model A_IO_L3_in_x0 
Execute         preproc_iomode -model kernel3_x0.entry61 
Execute         get_model_list top -filter all-wo-channel 
INFO-FLOW: Model list for configure: kernel3_x0.entry61 A_IO_L3_in_x0 A_IO_L2_in_0_x0 A_IO_L2_in_1_x0 A_IO_L2_in_2_x0 A_IO_L2_in_3_x0 A_IO_L2_in_4_x0 A_IO_L2_in_5_x0 A_IO_L2_in_6_x0 A_IO_L2_in_7_x0 A_IO_L2_in_8_x0 A_IO_L2_in_9_x0 A_IO_L2_in_10_x0 A_IO_L2_in_11_x0 A_IO_L2_in_boundary_x0 B_IO_L3_in_x0 B_IO_L2_in_x0 B_IO_L2_in_boundary_x0 PE_wrapper_0_0_x0 PE_wrapper_0_1_x0 PE_wrapper_1_0_x0 PE_wrapper_1_1_x0 PE_wrapper_2_0_x0 PE_wrapper_2_1_x0 PE_wrapper_3_0_x0 PE_wrapper_3_1_x0 PE_wrapper_4_0_x0 PE_wrapper_4_1_x0 PE_wrapper_5_0_x0 PE_wrapper_5_1_x0 PE_wrapper_6_0_x0 PE_wrapper_6_1_x0 PE_wrapper_7_0_x0 PE_wrapper_7_1_x0 PE_wrapper_8_0_x0 PE_wrapper_8_1_x0 PE_wrapper_9_0_x0 PE_wrapper_9_1_x0 PE_wrapper_10_0_x0 PE_wrapper_10_1_x0 PE_wrapper_11_0_x0 PE_wrapper_11_1_x0 PE_wrapper_12_0_x0 PE_wrapper_12_1_x0 A_PE_dummy_0_x0 A_PE_dummy_1_x0 A_PE_dummy_2_x0 A_PE_dummy_3_x0 A_PE_dummy_4_x0 A_PE_dummy_5_x0 A_PE_dummy_6_x0 A_PE_dummy_7_x0 A_PE_dummy_8_x0 A_PE_dummy_9_x0 A_PE_dummy_10_x0 A_PE_dummy_11_x0 A_PE_dummy_12_x0 B_PE_dummy_0_x0 B_PE_dummy_1_x0 C_drain_IO_L1_out_boundary_0_x0 C_drain_IO_L1_out_0_x0 C_drain_IO_L1_out_1_x0 C_drain_IO_L1_out_2_x0 C_drain_IO_L1_out_3_x0 C_drain_IO_L1_out_4_x0 C_drain_IO_L1_out_5_x0 C_drain_IO_L1_out_6_x0 C_drain_IO_L1_out_7_x0 C_drain_IO_L1_out_8_x0 C_drain_IO_L1_out_9_x0 C_drain_IO_L1_out_10_x0 C_drain_IO_L1_out_11_x0 C_drain_IO_L1_out_boundary_1_x0 C_drain_IO_L1_out_12_x0 C_drain_IO_L1_out_13_x0 C_drain_IO_L1_out_14_x0 C_drain_IO_L1_out_15_x0 C_drain_IO_L1_out_16_x0 C_drain_IO_L1_out_17_x0 C_drain_IO_L1_out_18_x0 C_drain_IO_L1_out_19_x0 C_drain_IO_L1_out_20_x0 C_drain_IO_L1_out_21_x0 C_drain_IO_L1_out_22_x0 C_drain_IO_L1_out_23_x0 C_drain_IO_L2_out_boundary_x0 C_drain_IO_L2_out_x0 C_drain_IO_L3_out_x0 kernel3_x0 nondf_kernel_cov_x0 A_IO_L3_in_x1 A_IO_L2_in_0_x1 A_IO_L2_in_1_x1 A_IO_L2_in_2_x1 A_IO_L2_in_3_x1 A_IO_L2_in_4_x1 A_IO_L2_in_5_x1 A_IO_L2_in_6_x1 A_IO_L2_in_7_x1 A_IO_L2_in_8_x1 A_IO_L2_in_9_x1 A_IO_L2_in_10_x1 A_IO_L2_in_11_x1 A_IO_L2_in_boundary_x1 B_IO_L3_in_x1 B_IO_L2_in_x1 B_IO_L2_in_boundary_x1 PE_wrapper_0_0_x1 PE_wrapper_0_1_x1 PE_wrapper_1_0_x1 PE_wrapper_1_1_x1 PE_wrapper_2_0_x1 PE_wrapper_2_1_x1 PE_wrapper_3_0_x1 PE_wrapper_3_1_x1 PE_wrapper_4_0_x1 PE_wrapper_4_1_x1 PE_wrapper_5_0_x1 PE_wrapper_5_1_x1 PE_wrapper_6_0_x1 PE_wrapper_6_1_x1 PE_wrapper_7_0_x1 PE_wrapper_7_1_x1 PE_wrapper_8_0_x1 PE_wrapper_8_1_x1 PE_wrapper_9_0_x1 PE_wrapper_9_1_x1 PE_wrapper_10_0_x1 PE_wrapper_10_1_x1 PE_wrapper_11_0_x1 PE_wrapper_11_1_x1 PE_wrapper_12_0_x1 PE_wrapper_12_1_x1 A_PE_dummy_0_x1 A_PE_dummy_1_x1 A_PE_dummy_2_x1 A_PE_dummy_3_x1 A_PE_dummy_4_x1 A_PE_dummy_5_x1 A_PE_dummy_6_x1 A_PE_dummy_7_x1 A_PE_dummy_8_x1 A_PE_dummy_9_x1 A_PE_dummy_10_x1 A_PE_dummy_11_x1 A_PE_dummy_12_x1 B_PE_dummy_0_x1 B_PE_dummy_1_x1 C_drain_IO_L1_out_boundary_0_x1 C_drain_IO_L1_out_0_x1 C_drain_IO_L1_out_1_x1 C_drain_IO_L1_out_2_x1 C_drain_IO_L1_out_3_x1 C_drain_IO_L1_out_4_x1 C_drain_IO_L1_out_5_x1 C_drain_IO_L1_out_6_x1 C_drain_IO_L1_out_7_x1 C_drain_IO_L1_out_8_x1 C_drain_IO_L1_out_9_x1 C_drain_IO_L1_out_10_x1 C_drain_IO_L1_out_11_x1 C_drain_IO_L1_out_boundary_1_x1 C_drain_IO_L1_out_12_x1 C_drain_IO_L1_out_13_x1 C_drain_IO_L1_out_14_x1 C_drain_IO_L1_out_15_x1 C_drain_IO_L1_out_16_x1 C_drain_IO_L1_out_17_x1 C_drain_IO_L1_out_18_x1 C_drain_IO_L1_out_19_x1 C_drain_IO_L1_out_20_x1 C_drain_IO_L1_out_21_x1 C_drain_IO_L1_out_22_x1 C_drain_IO_L1_out_23_x1 C_drain_IO_L2_out_boundary_x1 C_drain_IO_L2_out_x1 C_drain_IO_L3_out_x1 kernel3_x1 nondf_kernel_cov_x1 kernel3_x2.entry48 kernel3_x2.entry65 A_IO_L3_in_x2 A_IO_L2_in_0_x2 A_IO_L2_in_1_x2 A_IO_L2_in_2_x2 A_IO_L2_in_3_x2 A_IO_L2_in_4_x2 A_IO_L2_in_5_x2 A_IO_L2_in_6_x2 A_IO_L2_in_7_x2 A_IO_L2_in_8_x2 A_IO_L2_in_9_x2 A_IO_L2_in_10_x2 A_IO_L2_in_11_x2 A_IO_L2_in_boundary_x2 B_IO_L3_in_x2 B_IO_L2_in_x2 B_IO_L2_in_boundary_x2 PE_wrapper_0_0_x2 PE_wrapper_0_1_x2 PE_wrapper_1_0_x2 PE_wrapper_1_1_x2 PE_wrapper_2_0_x2 PE_wrapper_2_1_x2 PE_wrapper_3_0_x2 PE_wrapper_3_1_x2 PE_wrapper_4_0_x2 PE_wrapper_4_1_x2 PE_wrapper_5_0_x2 PE_wrapper_5_1_x2 PE_wrapper_6_0_x2 PE_wrapper_6_1_x2 PE_wrapper_7_0_x2 PE_wrapper_7_1_x2 PE_wrapper_8_0_x2 PE_wrapper_8_1_x2 PE_wrapper_9_0_x2 PE_wrapper_9_1_x2 PE_wrapper_10_0_x2 PE_wrapper_10_1_x2 PE_wrapper_11_0_x2 PE_wrapper_11_1_x2 PE_wrapper_12_0_x2 PE_wrapper_12_1_x2 A_PE_dummy_0_x2 A_PE_dummy_1_x2 A_PE_dummy_2_x2 A_PE_dummy_3_x2 A_PE_dummy_4_x2 A_PE_dummy_5_x2 A_PE_dummy_6_x2 A_PE_dummy_7_x2 A_PE_dummy_8_x2 A_PE_dummy_9_x2 A_PE_dummy_10_x2 A_PE_dummy_11_x2 A_PE_dummy_12_x2 B_PE_dummy_0_x2 B_PE_dummy_1_x2 C_drain_IO_L1_out_boundary_0_x2 C_drain_IO_L1_out_0_x2 C_drain_IO_L1_out_1_x2 C_drain_IO_L1_out_2_x2 C_drain_IO_L1_out_3_x2 C_drain_IO_L1_out_4_x2 C_drain_IO_L1_out_5_x2 C_drain_IO_L1_out_6_x2 C_drain_IO_L1_out_7_x2 C_drain_IO_L1_out_8_x2 C_drain_IO_L1_out_9_x2 C_drain_IO_L1_out_10_x2 C_drain_IO_L1_out_11_x2 C_drain_IO_L1_out_boundary_1_x2 C_drain_IO_L1_out_12_x2 C_drain_IO_L1_out_13_x2 C_drain_IO_L1_out_14_x2 C_drain_IO_L1_out_15_x2 C_drain_IO_L1_out_16_x2 C_drain_IO_L1_out_17_x2 C_drain_IO_L1_out_18_x2 C_drain_IO_L1_out_19_x2 C_drain_IO_L1_out_20_x2 C_drain_IO_L1_out_21_x2 C_drain_IO_L1_out_22_x2 C_drain_IO_L1_out_23_x2 C_drain_IO_L2_out_boundary_x2 C_drain_IO_L2_out_x2 C_drain_IO_L3_out_x2 kernel3_x2 top
INFO-FLOW: Configuring Module : kernel3_x0.entry61 ...
Execute         set_default_model kernel3_x0.entry61 
Execute         apply_spec_resource_limit kernel3_x0.entry61 
INFO-FLOW: Configuring Module : A_IO_L3_in_x0 ...
Execute         set_default_model A_IO_L3_in_x0 
Execute         apply_spec_resource_limit A_IO_L3_in_x0 
INFO-FLOW: Configuring Module : A_IO_L2_in_0_x0 ...
Execute         set_default_model A_IO_L2_in_0_x0 
Execute         apply_spec_resource_limit A_IO_L2_in_0_x0 
INFO-FLOW: Configuring Module : A_IO_L2_in_1_x0 ...
Execute         set_default_model A_IO_L2_in_1_x0 
Execute         apply_spec_resource_limit A_IO_L2_in_1_x0 
INFO-FLOW: Configuring Module : A_IO_L2_in_2_x0 ...
Execute         set_default_model A_IO_L2_in_2_x0 
Execute         apply_spec_resource_limit A_IO_L2_in_2_x0 
INFO-FLOW: Configuring Module : A_IO_L2_in_3_x0 ...
Execute         set_default_model A_IO_L2_in_3_x0 
Execute         apply_spec_resource_limit A_IO_L2_in_3_x0 
INFO-FLOW: Configuring Module : A_IO_L2_in_4_x0 ...
Execute         set_default_model A_IO_L2_in_4_x0 
Execute         apply_spec_resource_limit A_IO_L2_in_4_x0 
INFO-FLOW: Configuring Module : A_IO_L2_in_5_x0 ...
Execute         set_default_model A_IO_L2_in_5_x0 
Execute         apply_spec_resource_limit A_IO_L2_in_5_x0 
INFO-FLOW: Configuring Module : A_IO_L2_in_6_x0 ...
Execute         set_default_model A_IO_L2_in_6_x0 
Execute         apply_spec_resource_limit A_IO_L2_in_6_x0 
INFO-FLOW: Configuring Module : A_IO_L2_in_7_x0 ...
Execute         set_default_model A_IO_L2_in_7_x0 
Execute         apply_spec_resource_limit A_IO_L2_in_7_x0 
INFO-FLOW: Configuring Module : A_IO_L2_in_8_x0 ...
Execute         set_default_model A_IO_L2_in_8_x0 
Execute         apply_spec_resource_limit A_IO_L2_in_8_x0 
INFO-FLOW: Configuring Module : A_IO_L2_in_9_x0 ...
Execute         set_default_model A_IO_L2_in_9_x0 
Execute         apply_spec_resource_limit A_IO_L2_in_9_x0 
INFO-FLOW: Configuring Module : A_IO_L2_in_10_x0 ...
Execute         set_default_model A_IO_L2_in_10_x0 
Execute         apply_spec_resource_limit A_IO_L2_in_10_x0 
INFO-FLOW: Configuring Module : A_IO_L2_in_11_x0 ...
Execute         set_default_model A_IO_L2_in_11_x0 
Execute         apply_spec_resource_limit A_IO_L2_in_11_x0 
INFO-FLOW: Configuring Module : A_IO_L2_in_boundary_x0 ...
Execute         set_default_model A_IO_L2_in_boundary_x0 
Execute         apply_spec_resource_limit A_IO_L2_in_boundary_x0 
INFO-FLOW: Configuring Module : B_IO_L3_in_x0 ...
Execute         set_default_model B_IO_L3_in_x0 
Execute         apply_spec_resource_limit B_IO_L3_in_x0 
INFO-FLOW: Configuring Module : B_IO_L2_in_x0 ...
Execute         set_default_model B_IO_L2_in_x0 
Execute         apply_spec_resource_limit B_IO_L2_in_x0 
INFO-FLOW: Configuring Module : B_IO_L2_in_boundary_x0 ...
Execute         set_default_model B_IO_L2_in_boundary_x0 
Execute         apply_spec_resource_limit B_IO_L2_in_boundary_x0 
INFO-FLOW: Configuring Module : PE_wrapper_0_0_x0 ...
Execute         set_default_model PE_wrapper_0_0_x0 
Execute         apply_spec_resource_limit PE_wrapper_0_0_x0 
INFO-FLOW: Configuring Module : PE_wrapper_0_1_x0 ...
Execute         set_default_model PE_wrapper_0_1_x0 
Execute         apply_spec_resource_limit PE_wrapper_0_1_x0 
INFO-FLOW: Configuring Module : PE_wrapper_1_0_x0 ...
Execute         set_default_model PE_wrapper_1_0_x0 
Execute         apply_spec_resource_limit PE_wrapper_1_0_x0 
INFO-FLOW: Configuring Module : PE_wrapper_1_1_x0 ...
Execute         set_default_model PE_wrapper_1_1_x0 
Execute         apply_spec_resource_limit PE_wrapper_1_1_x0 
INFO-FLOW: Configuring Module : PE_wrapper_2_0_x0 ...
Execute         set_default_model PE_wrapper_2_0_x0 
Execute         apply_spec_resource_limit PE_wrapper_2_0_x0 
INFO-FLOW: Configuring Module : PE_wrapper_2_1_x0 ...
Execute         set_default_model PE_wrapper_2_1_x0 
Execute         apply_spec_resource_limit PE_wrapper_2_1_x0 
INFO-FLOW: Configuring Module : PE_wrapper_3_0_x0 ...
Execute         set_default_model PE_wrapper_3_0_x0 
Execute         apply_spec_resource_limit PE_wrapper_3_0_x0 
INFO-FLOW: Configuring Module : PE_wrapper_3_1_x0 ...
Execute         set_default_model PE_wrapper_3_1_x0 
Execute         apply_spec_resource_limit PE_wrapper_3_1_x0 
INFO-FLOW: Configuring Module : PE_wrapper_4_0_x0 ...
Execute         set_default_model PE_wrapper_4_0_x0 
Execute         apply_spec_resource_limit PE_wrapper_4_0_x0 
INFO-FLOW: Configuring Module : PE_wrapper_4_1_x0 ...
Execute         set_default_model PE_wrapper_4_1_x0 
Execute         apply_spec_resource_limit PE_wrapper_4_1_x0 
INFO-FLOW: Configuring Module : PE_wrapper_5_0_x0 ...
Execute         set_default_model PE_wrapper_5_0_x0 
Execute         apply_spec_resource_limit PE_wrapper_5_0_x0 
INFO-FLOW: Configuring Module : PE_wrapper_5_1_x0 ...
Execute         set_default_model PE_wrapper_5_1_x0 
Execute         apply_spec_resource_limit PE_wrapper_5_1_x0 
INFO-FLOW: Configuring Module : PE_wrapper_6_0_x0 ...
Execute         set_default_model PE_wrapper_6_0_x0 
Execute         apply_spec_resource_limit PE_wrapper_6_0_x0 
INFO-FLOW: Configuring Module : PE_wrapper_6_1_x0 ...
Execute         set_default_model PE_wrapper_6_1_x0 
Execute         apply_spec_resource_limit PE_wrapper_6_1_x0 
INFO-FLOW: Configuring Module : PE_wrapper_7_0_x0 ...
Execute         set_default_model PE_wrapper_7_0_x0 
Execute         apply_spec_resource_limit PE_wrapper_7_0_x0 
INFO-FLOW: Configuring Module : PE_wrapper_7_1_x0 ...
Execute         set_default_model PE_wrapper_7_1_x0 
Execute         apply_spec_resource_limit PE_wrapper_7_1_x0 
INFO-FLOW: Configuring Module : PE_wrapper_8_0_x0 ...
Execute         set_default_model PE_wrapper_8_0_x0 
Execute         apply_spec_resource_limit PE_wrapper_8_0_x0 
INFO-FLOW: Configuring Module : PE_wrapper_8_1_x0 ...
Execute         set_default_model PE_wrapper_8_1_x0 
Execute         apply_spec_resource_limit PE_wrapper_8_1_x0 
INFO-FLOW: Configuring Module : PE_wrapper_9_0_x0 ...
Execute         set_default_model PE_wrapper_9_0_x0 
Execute         apply_spec_resource_limit PE_wrapper_9_0_x0 
INFO-FLOW: Configuring Module : PE_wrapper_9_1_x0 ...
Execute         set_default_model PE_wrapper_9_1_x0 
Execute         apply_spec_resource_limit PE_wrapper_9_1_x0 
INFO-FLOW: Configuring Module : PE_wrapper_10_0_x0 ...
Execute         set_default_model PE_wrapper_10_0_x0 
Execute         apply_spec_resource_limit PE_wrapper_10_0_x0 
INFO-FLOW: Configuring Module : PE_wrapper_10_1_x0 ...
Execute         set_default_model PE_wrapper_10_1_x0 
Execute         apply_spec_resource_limit PE_wrapper_10_1_x0 
INFO-FLOW: Configuring Module : PE_wrapper_11_0_x0 ...
Execute         set_default_model PE_wrapper_11_0_x0 
Execute         apply_spec_resource_limit PE_wrapper_11_0_x0 
INFO-FLOW: Configuring Module : PE_wrapper_11_1_x0 ...
Execute         set_default_model PE_wrapper_11_1_x0 
Execute         apply_spec_resource_limit PE_wrapper_11_1_x0 
INFO-FLOW: Configuring Module : PE_wrapper_12_0_x0 ...
Execute         set_default_model PE_wrapper_12_0_x0 
Execute         apply_spec_resource_limit PE_wrapper_12_0_x0 
INFO-FLOW: Configuring Module : PE_wrapper_12_1_x0 ...
Execute         set_default_model PE_wrapper_12_1_x0 
Execute         apply_spec_resource_limit PE_wrapper_12_1_x0 
INFO-FLOW: Configuring Module : A_PE_dummy_0_x0 ...
Execute         set_default_model A_PE_dummy_0_x0 
Execute         apply_spec_resource_limit A_PE_dummy_0_x0 
INFO-FLOW: Configuring Module : A_PE_dummy_1_x0 ...
Execute         set_default_model A_PE_dummy_1_x0 
Execute         apply_spec_resource_limit A_PE_dummy_1_x0 
INFO-FLOW: Configuring Module : A_PE_dummy_2_x0 ...
Execute         set_default_model A_PE_dummy_2_x0 
Execute         apply_spec_resource_limit A_PE_dummy_2_x0 
INFO-FLOW: Configuring Module : A_PE_dummy_3_x0 ...
Execute         set_default_model A_PE_dummy_3_x0 
Execute         apply_spec_resource_limit A_PE_dummy_3_x0 
INFO-FLOW: Configuring Module : A_PE_dummy_4_x0 ...
Execute         set_default_model A_PE_dummy_4_x0 
Execute         apply_spec_resource_limit A_PE_dummy_4_x0 
INFO-FLOW: Configuring Module : A_PE_dummy_5_x0 ...
Execute         set_default_model A_PE_dummy_5_x0 
Execute         apply_spec_resource_limit A_PE_dummy_5_x0 
INFO-FLOW: Configuring Module : A_PE_dummy_6_x0 ...
Execute         set_default_model A_PE_dummy_6_x0 
Execute         apply_spec_resource_limit A_PE_dummy_6_x0 
INFO-FLOW: Configuring Module : A_PE_dummy_7_x0 ...
Execute         set_default_model A_PE_dummy_7_x0 
Execute         apply_spec_resource_limit A_PE_dummy_7_x0 
INFO-FLOW: Configuring Module : A_PE_dummy_8_x0 ...
Execute         set_default_model A_PE_dummy_8_x0 
Execute         apply_spec_resource_limit A_PE_dummy_8_x0 
INFO-FLOW: Configuring Module : A_PE_dummy_9_x0 ...
Execute         set_default_model A_PE_dummy_9_x0 
Execute         apply_spec_resource_limit A_PE_dummy_9_x0 
INFO-FLOW: Configuring Module : A_PE_dummy_10_x0 ...
Execute         set_default_model A_PE_dummy_10_x0 
Execute         apply_spec_resource_limit A_PE_dummy_10_x0 
INFO-FLOW: Configuring Module : A_PE_dummy_11_x0 ...
Execute         set_default_model A_PE_dummy_11_x0 
Execute         apply_spec_resource_limit A_PE_dummy_11_x0 
INFO-FLOW: Configuring Module : A_PE_dummy_12_x0 ...
Execute         set_default_model A_PE_dummy_12_x0 
Execute         apply_spec_resource_limit A_PE_dummy_12_x0 
INFO-FLOW: Configuring Module : B_PE_dummy_0_x0 ...
Execute         set_default_model B_PE_dummy_0_x0 
Execute         apply_spec_resource_limit B_PE_dummy_0_x0 
INFO-FLOW: Configuring Module : B_PE_dummy_1_x0 ...
Execute         set_default_model B_PE_dummy_1_x0 
Execute         apply_spec_resource_limit B_PE_dummy_1_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_boundary_0_x0 ...
Execute         set_default_model C_drain_IO_L1_out_boundary_0_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_boundary_0_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_0_x0 ...
Execute         set_default_model C_drain_IO_L1_out_0_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_0_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_1_x0 ...
Execute         set_default_model C_drain_IO_L1_out_1_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_1_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_2_x0 ...
Execute         set_default_model C_drain_IO_L1_out_2_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_2_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_3_x0 ...
Execute         set_default_model C_drain_IO_L1_out_3_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_3_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_4_x0 ...
Execute         set_default_model C_drain_IO_L1_out_4_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_4_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_5_x0 ...
Execute         set_default_model C_drain_IO_L1_out_5_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_5_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_6_x0 ...
Execute         set_default_model C_drain_IO_L1_out_6_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_6_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_7_x0 ...
Execute         set_default_model C_drain_IO_L1_out_7_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_7_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_8_x0 ...
Execute         set_default_model C_drain_IO_L1_out_8_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_8_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_9_x0 ...
Execute         set_default_model C_drain_IO_L1_out_9_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_9_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_10_x0 ...
Execute         set_default_model C_drain_IO_L1_out_10_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_10_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_11_x0 ...
Execute         set_default_model C_drain_IO_L1_out_11_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_11_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_boundary_1_x0 ...
Execute         set_default_model C_drain_IO_L1_out_boundary_1_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_boundary_1_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_12_x0 ...
Execute         set_default_model C_drain_IO_L1_out_12_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_12_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_13_x0 ...
Execute         set_default_model C_drain_IO_L1_out_13_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_13_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_14_x0 ...
Execute         set_default_model C_drain_IO_L1_out_14_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_14_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_15_x0 ...
Execute         set_default_model C_drain_IO_L1_out_15_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_15_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_16_x0 ...
Execute         set_default_model C_drain_IO_L1_out_16_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_16_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_17_x0 ...
Execute         set_default_model C_drain_IO_L1_out_17_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_17_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_18_x0 ...
Execute         set_default_model C_drain_IO_L1_out_18_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_18_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_19_x0 ...
Execute         set_default_model C_drain_IO_L1_out_19_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_19_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_20_x0 ...
Execute         set_default_model C_drain_IO_L1_out_20_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_20_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_21_x0 ...
Execute         set_default_model C_drain_IO_L1_out_21_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_21_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_22_x0 ...
Execute         set_default_model C_drain_IO_L1_out_22_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_22_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_23_x0 ...
Execute         set_default_model C_drain_IO_L1_out_23_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_23_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L2_out_boundary_x0 ...
Execute         set_default_model C_drain_IO_L2_out_boundary_x0 
Execute         apply_spec_resource_limit C_drain_IO_L2_out_boundary_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L2_out_x0 ...
Execute         set_default_model C_drain_IO_L2_out_x0 
Execute         apply_spec_resource_limit C_drain_IO_L2_out_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L3_out_x0 ...
Execute         set_default_model C_drain_IO_L3_out_x0 
Execute         apply_spec_resource_limit C_drain_IO_L3_out_x0 
INFO-FLOW: Configuring Module : kernel3_x0 ...
Execute         set_default_model kernel3_x0 
Execute         apply_spec_resource_limit kernel3_x0 
INFO-FLOW: Configuring Module : nondf_kernel_cov_x0 ...
Execute         set_default_model nondf_kernel_cov_x0 
Execute         apply_spec_resource_limit nondf_kernel_cov_x0 
INFO-FLOW: Configuring Module : A_IO_L3_in_x1 ...
Execute         set_default_model A_IO_L3_in_x1 
Execute         apply_spec_resource_limit A_IO_L3_in_x1 
INFO-FLOW: Configuring Module : A_IO_L2_in_0_x1 ...
Execute         set_default_model A_IO_L2_in_0_x1 
Execute         apply_spec_resource_limit A_IO_L2_in_0_x1 
INFO-FLOW: Configuring Module : A_IO_L2_in_1_x1 ...
Execute         set_default_model A_IO_L2_in_1_x1 
Execute         apply_spec_resource_limit A_IO_L2_in_1_x1 
INFO-FLOW: Configuring Module : A_IO_L2_in_2_x1 ...
Execute         set_default_model A_IO_L2_in_2_x1 
Execute         apply_spec_resource_limit A_IO_L2_in_2_x1 
INFO-FLOW: Configuring Module : A_IO_L2_in_3_x1 ...
Execute         set_default_model A_IO_L2_in_3_x1 
Execute         apply_spec_resource_limit A_IO_L2_in_3_x1 
INFO-FLOW: Configuring Module : A_IO_L2_in_4_x1 ...
Execute         set_default_model A_IO_L2_in_4_x1 
Execute         apply_spec_resource_limit A_IO_L2_in_4_x1 
INFO-FLOW: Configuring Module : A_IO_L2_in_5_x1 ...
Execute         set_default_model A_IO_L2_in_5_x1 
Execute         apply_spec_resource_limit A_IO_L2_in_5_x1 
INFO-FLOW: Configuring Module : A_IO_L2_in_6_x1 ...
Execute         set_default_model A_IO_L2_in_6_x1 
Execute         apply_spec_resource_limit A_IO_L2_in_6_x1 
INFO-FLOW: Configuring Module : A_IO_L2_in_7_x1 ...
Execute         set_default_model A_IO_L2_in_7_x1 
Execute         apply_spec_resource_limit A_IO_L2_in_7_x1 
INFO-FLOW: Configuring Module : A_IO_L2_in_8_x1 ...
Execute         set_default_model A_IO_L2_in_8_x1 
Execute         apply_spec_resource_limit A_IO_L2_in_8_x1 
INFO-FLOW: Configuring Module : A_IO_L2_in_9_x1 ...
Execute         set_default_model A_IO_L2_in_9_x1 
Execute         apply_spec_resource_limit A_IO_L2_in_9_x1 
INFO-FLOW: Configuring Module : A_IO_L2_in_10_x1 ...
Execute         set_default_model A_IO_L2_in_10_x1 
Execute         apply_spec_resource_limit A_IO_L2_in_10_x1 
INFO-FLOW: Configuring Module : A_IO_L2_in_11_x1 ...
Execute         set_default_model A_IO_L2_in_11_x1 
Execute         apply_spec_resource_limit A_IO_L2_in_11_x1 
INFO-FLOW: Configuring Module : A_IO_L2_in_boundary_x1 ...
Execute         set_default_model A_IO_L2_in_boundary_x1 
Execute         apply_spec_resource_limit A_IO_L2_in_boundary_x1 
INFO-FLOW: Configuring Module : B_IO_L3_in_x1 ...
Execute         set_default_model B_IO_L3_in_x1 
Execute         apply_spec_resource_limit B_IO_L3_in_x1 
INFO-FLOW: Configuring Module : B_IO_L2_in_x1 ...
Execute         set_default_model B_IO_L2_in_x1 
Execute         apply_spec_resource_limit B_IO_L2_in_x1 
INFO-FLOW: Configuring Module : B_IO_L2_in_boundary_x1 ...
Execute         set_default_model B_IO_L2_in_boundary_x1 
Execute         apply_spec_resource_limit B_IO_L2_in_boundary_x1 
INFO-FLOW: Configuring Module : PE_wrapper_0_0_x1 ...
Execute         set_default_model PE_wrapper_0_0_x1 
Execute         apply_spec_resource_limit PE_wrapper_0_0_x1 
INFO-FLOW: Configuring Module : PE_wrapper_0_1_x1 ...
Execute         set_default_model PE_wrapper_0_1_x1 
Execute         apply_spec_resource_limit PE_wrapper_0_1_x1 
INFO-FLOW: Configuring Module : PE_wrapper_1_0_x1 ...
Execute         set_default_model PE_wrapper_1_0_x1 
Execute         apply_spec_resource_limit PE_wrapper_1_0_x1 
INFO-FLOW: Configuring Module : PE_wrapper_1_1_x1 ...
Execute         set_default_model PE_wrapper_1_1_x1 
Execute         apply_spec_resource_limit PE_wrapper_1_1_x1 
INFO-FLOW: Configuring Module : PE_wrapper_2_0_x1 ...
Execute         set_default_model PE_wrapper_2_0_x1 
Execute         apply_spec_resource_limit PE_wrapper_2_0_x1 
INFO-FLOW: Configuring Module : PE_wrapper_2_1_x1 ...
Execute         set_default_model PE_wrapper_2_1_x1 
Execute         apply_spec_resource_limit PE_wrapper_2_1_x1 
INFO-FLOW: Configuring Module : PE_wrapper_3_0_x1 ...
Execute         set_default_model PE_wrapper_3_0_x1 
Execute         apply_spec_resource_limit PE_wrapper_3_0_x1 
INFO-FLOW: Configuring Module : PE_wrapper_3_1_x1 ...
Execute         set_default_model PE_wrapper_3_1_x1 
Execute         apply_spec_resource_limit PE_wrapper_3_1_x1 
INFO-FLOW: Configuring Module : PE_wrapper_4_0_x1 ...
Execute         set_default_model PE_wrapper_4_0_x1 
Execute         apply_spec_resource_limit PE_wrapper_4_0_x1 
INFO-FLOW: Configuring Module : PE_wrapper_4_1_x1 ...
Execute         set_default_model PE_wrapper_4_1_x1 
Execute         apply_spec_resource_limit PE_wrapper_4_1_x1 
INFO-FLOW: Configuring Module : PE_wrapper_5_0_x1 ...
Execute         set_default_model PE_wrapper_5_0_x1 
Execute         apply_spec_resource_limit PE_wrapper_5_0_x1 
INFO-FLOW: Configuring Module : PE_wrapper_5_1_x1 ...
Execute         set_default_model PE_wrapper_5_1_x1 
Execute         apply_spec_resource_limit PE_wrapper_5_1_x1 
INFO-FLOW: Configuring Module : PE_wrapper_6_0_x1 ...
Execute         set_default_model PE_wrapper_6_0_x1 
Execute         apply_spec_resource_limit PE_wrapper_6_0_x1 
INFO-FLOW: Configuring Module : PE_wrapper_6_1_x1 ...
Execute         set_default_model PE_wrapper_6_1_x1 
Execute         apply_spec_resource_limit PE_wrapper_6_1_x1 
INFO-FLOW: Configuring Module : PE_wrapper_7_0_x1 ...
Execute         set_default_model PE_wrapper_7_0_x1 
Execute         apply_spec_resource_limit PE_wrapper_7_0_x1 
INFO-FLOW: Configuring Module : PE_wrapper_7_1_x1 ...
Execute         set_default_model PE_wrapper_7_1_x1 
Execute         apply_spec_resource_limit PE_wrapper_7_1_x1 
INFO-FLOW: Configuring Module : PE_wrapper_8_0_x1 ...
Execute         set_default_model PE_wrapper_8_0_x1 
Execute         apply_spec_resource_limit PE_wrapper_8_0_x1 
INFO-FLOW: Configuring Module : PE_wrapper_8_1_x1 ...
Execute         set_default_model PE_wrapper_8_1_x1 
Execute         apply_spec_resource_limit PE_wrapper_8_1_x1 
INFO-FLOW: Configuring Module : PE_wrapper_9_0_x1 ...
Execute         set_default_model PE_wrapper_9_0_x1 
Execute         apply_spec_resource_limit PE_wrapper_9_0_x1 
INFO-FLOW: Configuring Module : PE_wrapper_9_1_x1 ...
Execute         set_default_model PE_wrapper_9_1_x1 
Execute         apply_spec_resource_limit PE_wrapper_9_1_x1 
INFO-FLOW: Configuring Module : PE_wrapper_10_0_x1 ...
Execute         set_default_model PE_wrapper_10_0_x1 
Execute         apply_spec_resource_limit PE_wrapper_10_0_x1 
INFO-FLOW: Configuring Module : PE_wrapper_10_1_x1 ...
Execute         set_default_model PE_wrapper_10_1_x1 
Execute         apply_spec_resource_limit PE_wrapper_10_1_x1 
INFO-FLOW: Configuring Module : PE_wrapper_11_0_x1 ...
Execute         set_default_model PE_wrapper_11_0_x1 
Execute         apply_spec_resource_limit PE_wrapper_11_0_x1 
INFO-FLOW: Configuring Module : PE_wrapper_11_1_x1 ...
Execute         set_default_model PE_wrapper_11_1_x1 
Execute         apply_spec_resource_limit PE_wrapper_11_1_x1 
INFO-FLOW: Configuring Module : PE_wrapper_12_0_x1 ...
Execute         set_default_model PE_wrapper_12_0_x1 
Execute         apply_spec_resource_limit PE_wrapper_12_0_x1 
INFO-FLOW: Configuring Module : PE_wrapper_12_1_x1 ...
Execute         set_default_model PE_wrapper_12_1_x1 
Execute         apply_spec_resource_limit PE_wrapper_12_1_x1 
INFO-FLOW: Configuring Module : A_PE_dummy_0_x1 ...
Execute         set_default_model A_PE_dummy_0_x1 
Execute         apply_spec_resource_limit A_PE_dummy_0_x1 
INFO-FLOW: Configuring Module : A_PE_dummy_1_x1 ...
Execute         set_default_model A_PE_dummy_1_x1 
Execute         apply_spec_resource_limit A_PE_dummy_1_x1 
INFO-FLOW: Configuring Module : A_PE_dummy_2_x1 ...
Execute         set_default_model A_PE_dummy_2_x1 
Execute         apply_spec_resource_limit A_PE_dummy_2_x1 
INFO-FLOW: Configuring Module : A_PE_dummy_3_x1 ...
Execute         set_default_model A_PE_dummy_3_x1 
Execute         apply_spec_resource_limit A_PE_dummy_3_x1 
INFO-FLOW: Configuring Module : A_PE_dummy_4_x1 ...
Execute         set_default_model A_PE_dummy_4_x1 
Execute         apply_spec_resource_limit A_PE_dummy_4_x1 
INFO-FLOW: Configuring Module : A_PE_dummy_5_x1 ...
Execute         set_default_model A_PE_dummy_5_x1 
Execute         apply_spec_resource_limit A_PE_dummy_5_x1 
INFO-FLOW: Configuring Module : A_PE_dummy_6_x1 ...
Execute         set_default_model A_PE_dummy_6_x1 
Execute         apply_spec_resource_limit A_PE_dummy_6_x1 
INFO-FLOW: Configuring Module : A_PE_dummy_7_x1 ...
Execute         set_default_model A_PE_dummy_7_x1 
Execute         apply_spec_resource_limit A_PE_dummy_7_x1 
INFO-FLOW: Configuring Module : A_PE_dummy_8_x1 ...
Execute         set_default_model A_PE_dummy_8_x1 
Execute         apply_spec_resource_limit A_PE_dummy_8_x1 
INFO-FLOW: Configuring Module : A_PE_dummy_9_x1 ...
Execute         set_default_model A_PE_dummy_9_x1 
Execute         apply_spec_resource_limit A_PE_dummy_9_x1 
INFO-FLOW: Configuring Module : A_PE_dummy_10_x1 ...
Execute         set_default_model A_PE_dummy_10_x1 
Execute         apply_spec_resource_limit A_PE_dummy_10_x1 
INFO-FLOW: Configuring Module : A_PE_dummy_11_x1 ...
Execute         set_default_model A_PE_dummy_11_x1 
Execute         apply_spec_resource_limit A_PE_dummy_11_x1 
INFO-FLOW: Configuring Module : A_PE_dummy_12_x1 ...
Execute         set_default_model A_PE_dummy_12_x1 
Execute         apply_spec_resource_limit A_PE_dummy_12_x1 
INFO-FLOW: Configuring Module : B_PE_dummy_0_x1 ...
Execute         set_default_model B_PE_dummy_0_x1 
Execute         apply_spec_resource_limit B_PE_dummy_0_x1 
INFO-FLOW: Configuring Module : B_PE_dummy_1_x1 ...
Execute         set_default_model B_PE_dummy_1_x1 
Execute         apply_spec_resource_limit B_PE_dummy_1_x1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_boundary_0_x1 ...
Execute         set_default_model C_drain_IO_L1_out_boundary_0_x1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_boundary_0_x1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_0_x1 ...
Execute         set_default_model C_drain_IO_L1_out_0_x1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_0_x1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_1_x1 ...
Execute         set_default_model C_drain_IO_L1_out_1_x1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_1_x1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_2_x1 ...
Execute         set_default_model C_drain_IO_L1_out_2_x1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_2_x1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_3_x1 ...
Execute         set_default_model C_drain_IO_L1_out_3_x1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_3_x1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_4_x1 ...
Execute         set_default_model C_drain_IO_L1_out_4_x1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_4_x1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_5_x1 ...
Execute         set_default_model C_drain_IO_L1_out_5_x1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_5_x1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_6_x1 ...
Execute         set_default_model C_drain_IO_L1_out_6_x1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_6_x1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_7_x1 ...
Execute         set_default_model C_drain_IO_L1_out_7_x1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_7_x1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_8_x1 ...
Execute         set_default_model C_drain_IO_L1_out_8_x1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_8_x1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_9_x1 ...
Execute         set_default_model C_drain_IO_L1_out_9_x1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_9_x1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_10_x1 ...
Execute         set_default_model C_drain_IO_L1_out_10_x1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_10_x1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_11_x1 ...
Execute         set_default_model C_drain_IO_L1_out_11_x1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_11_x1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_boundary_1_x1 ...
Execute         set_default_model C_drain_IO_L1_out_boundary_1_x1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_boundary_1_x1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_12_x1 ...
Execute         set_default_model C_drain_IO_L1_out_12_x1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_12_x1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_13_x1 ...
Execute         set_default_model C_drain_IO_L1_out_13_x1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_13_x1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_14_x1 ...
Execute         set_default_model C_drain_IO_L1_out_14_x1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_14_x1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_15_x1 ...
Execute         set_default_model C_drain_IO_L1_out_15_x1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_15_x1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_16_x1 ...
Execute         set_default_model C_drain_IO_L1_out_16_x1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_16_x1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_17_x1 ...
Execute         set_default_model C_drain_IO_L1_out_17_x1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_17_x1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_18_x1 ...
Execute         set_default_model C_drain_IO_L1_out_18_x1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_18_x1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_19_x1 ...
Execute         set_default_model C_drain_IO_L1_out_19_x1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_19_x1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_20_x1 ...
Execute         set_default_model C_drain_IO_L1_out_20_x1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_20_x1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_21_x1 ...
Execute         set_default_model C_drain_IO_L1_out_21_x1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_21_x1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_22_x1 ...
Execute         set_default_model C_drain_IO_L1_out_22_x1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_22_x1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_23_x1 ...
Execute         set_default_model C_drain_IO_L1_out_23_x1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_23_x1 
INFO-FLOW: Configuring Module : C_drain_IO_L2_out_boundary_x1 ...
Execute         set_default_model C_drain_IO_L2_out_boundary_x1 
Execute         apply_spec_resource_limit C_drain_IO_L2_out_boundary_x1 
INFO-FLOW: Configuring Module : C_drain_IO_L2_out_x1 ...
Execute         set_default_model C_drain_IO_L2_out_x1 
Execute         apply_spec_resource_limit C_drain_IO_L2_out_x1 
INFO-FLOW: Configuring Module : C_drain_IO_L3_out_x1 ...
Execute         set_default_model C_drain_IO_L3_out_x1 
Execute         apply_spec_resource_limit C_drain_IO_L3_out_x1 
INFO-FLOW: Configuring Module : kernel3_x1 ...
Execute         set_default_model kernel3_x1 
Execute         apply_spec_resource_limit kernel3_x1 
INFO-FLOW: Configuring Module : nondf_kernel_cov_x1 ...
Execute         set_default_model nondf_kernel_cov_x1 
Execute         apply_spec_resource_limit nondf_kernel_cov_x1 
INFO-FLOW: Configuring Module : kernel3_x2.entry48 ...
Execute         set_default_model kernel3_x2.entry48 
Execute         apply_spec_resource_limit kernel3_x2.entry48 
INFO-FLOW: Configuring Module : kernel3_x2.entry65 ...
Execute         set_default_model kernel3_x2.entry65 
Execute         apply_spec_resource_limit kernel3_x2.entry65 
INFO-FLOW: Configuring Module : A_IO_L3_in_x2 ...
Execute         set_default_model A_IO_L3_in_x2 
Execute         apply_spec_resource_limit A_IO_L3_in_x2 
INFO-FLOW: Configuring Module : A_IO_L2_in_0_x2 ...
Execute         set_default_model A_IO_L2_in_0_x2 
Execute         apply_spec_resource_limit A_IO_L2_in_0_x2 
INFO-FLOW: Configuring Module : A_IO_L2_in_1_x2 ...
Execute         set_default_model A_IO_L2_in_1_x2 
Execute         apply_spec_resource_limit A_IO_L2_in_1_x2 
INFO-FLOW: Configuring Module : A_IO_L2_in_2_x2 ...
Execute         set_default_model A_IO_L2_in_2_x2 
Execute         apply_spec_resource_limit A_IO_L2_in_2_x2 
INFO-FLOW: Configuring Module : A_IO_L2_in_3_x2 ...
Execute         set_default_model A_IO_L2_in_3_x2 
Execute         apply_spec_resource_limit A_IO_L2_in_3_x2 
INFO-FLOW: Configuring Module : A_IO_L2_in_4_x2 ...
Execute         set_default_model A_IO_L2_in_4_x2 
Execute         apply_spec_resource_limit A_IO_L2_in_4_x2 
INFO-FLOW: Configuring Module : A_IO_L2_in_5_x2 ...
Execute         set_default_model A_IO_L2_in_5_x2 
Execute         apply_spec_resource_limit A_IO_L2_in_5_x2 
INFO-FLOW: Configuring Module : A_IO_L2_in_6_x2 ...
Execute         set_default_model A_IO_L2_in_6_x2 
Execute         apply_spec_resource_limit A_IO_L2_in_6_x2 
INFO-FLOW: Configuring Module : A_IO_L2_in_7_x2 ...
Execute         set_default_model A_IO_L2_in_7_x2 
Execute         apply_spec_resource_limit A_IO_L2_in_7_x2 
INFO-FLOW: Configuring Module : A_IO_L2_in_8_x2 ...
Execute         set_default_model A_IO_L2_in_8_x2 
Execute         apply_spec_resource_limit A_IO_L2_in_8_x2 
INFO-FLOW: Configuring Module : A_IO_L2_in_9_x2 ...
Execute         set_default_model A_IO_L2_in_9_x2 
Execute         apply_spec_resource_limit A_IO_L2_in_9_x2 
INFO-FLOW: Configuring Module : A_IO_L2_in_10_x2 ...
Execute         set_default_model A_IO_L2_in_10_x2 
Execute         apply_spec_resource_limit A_IO_L2_in_10_x2 
INFO-FLOW: Configuring Module : A_IO_L2_in_11_x2 ...
Execute         set_default_model A_IO_L2_in_11_x2 
Execute         apply_spec_resource_limit A_IO_L2_in_11_x2 
INFO-FLOW: Configuring Module : A_IO_L2_in_boundary_x2 ...
Execute         set_default_model A_IO_L2_in_boundary_x2 
Execute         apply_spec_resource_limit A_IO_L2_in_boundary_x2 
INFO-FLOW: Configuring Module : B_IO_L3_in_x2 ...
Execute         set_default_model B_IO_L3_in_x2 
Execute         apply_spec_resource_limit B_IO_L3_in_x2 
INFO-FLOW: Configuring Module : B_IO_L2_in_x2 ...
Execute         set_default_model B_IO_L2_in_x2 
Execute         apply_spec_resource_limit B_IO_L2_in_x2 
INFO-FLOW: Configuring Module : B_IO_L2_in_boundary_x2 ...
Execute         set_default_model B_IO_L2_in_boundary_x2 
Execute         apply_spec_resource_limit B_IO_L2_in_boundary_x2 
INFO-FLOW: Configuring Module : PE_wrapper_0_0_x2 ...
Execute         set_default_model PE_wrapper_0_0_x2 
Execute         apply_spec_resource_limit PE_wrapper_0_0_x2 
INFO-FLOW: Configuring Module : PE_wrapper_0_1_x2 ...
Execute         set_default_model PE_wrapper_0_1_x2 
Execute         apply_spec_resource_limit PE_wrapper_0_1_x2 
INFO-FLOW: Configuring Module : PE_wrapper_1_0_x2 ...
Execute         set_default_model PE_wrapper_1_0_x2 
Execute         apply_spec_resource_limit PE_wrapper_1_0_x2 
INFO-FLOW: Configuring Module : PE_wrapper_1_1_x2 ...
Execute         set_default_model PE_wrapper_1_1_x2 
Execute         apply_spec_resource_limit PE_wrapper_1_1_x2 
INFO-FLOW: Configuring Module : PE_wrapper_2_0_x2 ...
Execute         set_default_model PE_wrapper_2_0_x2 
Execute         apply_spec_resource_limit PE_wrapper_2_0_x2 
INFO-FLOW: Configuring Module : PE_wrapper_2_1_x2 ...
Execute         set_default_model PE_wrapper_2_1_x2 
Execute         apply_spec_resource_limit PE_wrapper_2_1_x2 
INFO-FLOW: Configuring Module : PE_wrapper_3_0_x2 ...
Execute         set_default_model PE_wrapper_3_0_x2 
Execute         apply_spec_resource_limit PE_wrapper_3_0_x2 
INFO-FLOW: Configuring Module : PE_wrapper_3_1_x2 ...
Execute         set_default_model PE_wrapper_3_1_x2 
Execute         apply_spec_resource_limit PE_wrapper_3_1_x2 
INFO-FLOW: Configuring Module : PE_wrapper_4_0_x2 ...
Execute         set_default_model PE_wrapper_4_0_x2 
Execute         apply_spec_resource_limit PE_wrapper_4_0_x2 
INFO-FLOW: Configuring Module : PE_wrapper_4_1_x2 ...
Execute         set_default_model PE_wrapper_4_1_x2 
Execute         apply_spec_resource_limit PE_wrapper_4_1_x2 
INFO-FLOW: Configuring Module : PE_wrapper_5_0_x2 ...
Execute         set_default_model PE_wrapper_5_0_x2 
Execute         apply_spec_resource_limit PE_wrapper_5_0_x2 
INFO-FLOW: Configuring Module : PE_wrapper_5_1_x2 ...
Execute         set_default_model PE_wrapper_5_1_x2 
Execute         apply_spec_resource_limit PE_wrapper_5_1_x2 
INFO-FLOW: Configuring Module : PE_wrapper_6_0_x2 ...
Execute         set_default_model PE_wrapper_6_0_x2 
Execute         apply_spec_resource_limit PE_wrapper_6_0_x2 
INFO-FLOW: Configuring Module : PE_wrapper_6_1_x2 ...
Execute         set_default_model PE_wrapper_6_1_x2 
Execute         apply_spec_resource_limit PE_wrapper_6_1_x2 
INFO-FLOW: Configuring Module : PE_wrapper_7_0_x2 ...
Execute         set_default_model PE_wrapper_7_0_x2 
Execute         apply_spec_resource_limit PE_wrapper_7_0_x2 
INFO-FLOW: Configuring Module : PE_wrapper_7_1_x2 ...
Execute         set_default_model PE_wrapper_7_1_x2 
Execute         apply_spec_resource_limit PE_wrapper_7_1_x2 
INFO-FLOW: Configuring Module : PE_wrapper_8_0_x2 ...
Execute         set_default_model PE_wrapper_8_0_x2 
Execute         apply_spec_resource_limit PE_wrapper_8_0_x2 
INFO-FLOW: Configuring Module : PE_wrapper_8_1_x2 ...
Execute         set_default_model PE_wrapper_8_1_x2 
Execute         apply_spec_resource_limit PE_wrapper_8_1_x2 
INFO-FLOW: Configuring Module : PE_wrapper_9_0_x2 ...
Execute         set_default_model PE_wrapper_9_0_x2 
Execute         apply_spec_resource_limit PE_wrapper_9_0_x2 
INFO-FLOW: Configuring Module : PE_wrapper_9_1_x2 ...
Execute         set_default_model PE_wrapper_9_1_x2 
Execute         apply_spec_resource_limit PE_wrapper_9_1_x2 
INFO-FLOW: Configuring Module : PE_wrapper_10_0_x2 ...
Execute         set_default_model PE_wrapper_10_0_x2 
Execute         apply_spec_resource_limit PE_wrapper_10_0_x2 
INFO-FLOW: Configuring Module : PE_wrapper_10_1_x2 ...
Execute         set_default_model PE_wrapper_10_1_x2 
Execute         apply_spec_resource_limit PE_wrapper_10_1_x2 
INFO-FLOW: Configuring Module : PE_wrapper_11_0_x2 ...
Execute         set_default_model PE_wrapper_11_0_x2 
Execute         apply_spec_resource_limit PE_wrapper_11_0_x2 
INFO-FLOW: Configuring Module : PE_wrapper_11_1_x2 ...
Execute         set_default_model PE_wrapper_11_1_x2 
Execute         apply_spec_resource_limit PE_wrapper_11_1_x2 
INFO-FLOW: Configuring Module : PE_wrapper_12_0_x2 ...
Execute         set_default_model PE_wrapper_12_0_x2 
Execute         apply_spec_resource_limit PE_wrapper_12_0_x2 
INFO-FLOW: Configuring Module : PE_wrapper_12_1_x2 ...
Execute         set_default_model PE_wrapper_12_1_x2 
Execute         apply_spec_resource_limit PE_wrapper_12_1_x2 
INFO-FLOW: Configuring Module : A_PE_dummy_0_x2 ...
Execute         set_default_model A_PE_dummy_0_x2 
Execute         apply_spec_resource_limit A_PE_dummy_0_x2 
INFO-FLOW: Configuring Module : A_PE_dummy_1_x2 ...
Execute         set_default_model A_PE_dummy_1_x2 
Execute         apply_spec_resource_limit A_PE_dummy_1_x2 
INFO-FLOW: Configuring Module : A_PE_dummy_2_x2 ...
Execute         set_default_model A_PE_dummy_2_x2 
Execute         apply_spec_resource_limit A_PE_dummy_2_x2 
INFO-FLOW: Configuring Module : A_PE_dummy_3_x2 ...
Execute         set_default_model A_PE_dummy_3_x2 
Execute         apply_spec_resource_limit A_PE_dummy_3_x2 
INFO-FLOW: Configuring Module : A_PE_dummy_4_x2 ...
Execute         set_default_model A_PE_dummy_4_x2 
Execute         apply_spec_resource_limit A_PE_dummy_4_x2 
INFO-FLOW: Configuring Module : A_PE_dummy_5_x2 ...
Execute         set_default_model A_PE_dummy_5_x2 
Execute         apply_spec_resource_limit A_PE_dummy_5_x2 
INFO-FLOW: Configuring Module : A_PE_dummy_6_x2 ...
Execute         set_default_model A_PE_dummy_6_x2 
Execute         apply_spec_resource_limit A_PE_dummy_6_x2 
INFO-FLOW: Configuring Module : A_PE_dummy_7_x2 ...
Execute         set_default_model A_PE_dummy_7_x2 
Execute         apply_spec_resource_limit A_PE_dummy_7_x2 
INFO-FLOW: Configuring Module : A_PE_dummy_8_x2 ...
Execute         set_default_model A_PE_dummy_8_x2 
Execute         apply_spec_resource_limit A_PE_dummy_8_x2 
INFO-FLOW: Configuring Module : A_PE_dummy_9_x2 ...
Execute         set_default_model A_PE_dummy_9_x2 
Execute         apply_spec_resource_limit A_PE_dummy_9_x2 
INFO-FLOW: Configuring Module : A_PE_dummy_10_x2 ...
Execute         set_default_model A_PE_dummy_10_x2 
Execute         apply_spec_resource_limit A_PE_dummy_10_x2 
INFO-FLOW: Configuring Module : A_PE_dummy_11_x2 ...
Execute         set_default_model A_PE_dummy_11_x2 
Execute         apply_spec_resource_limit A_PE_dummy_11_x2 
INFO-FLOW: Configuring Module : A_PE_dummy_12_x2 ...
Execute         set_default_model A_PE_dummy_12_x2 
Execute         apply_spec_resource_limit A_PE_dummy_12_x2 
INFO-FLOW: Configuring Module : B_PE_dummy_0_x2 ...
Execute         set_default_model B_PE_dummy_0_x2 
Execute         apply_spec_resource_limit B_PE_dummy_0_x2 
INFO-FLOW: Configuring Module : B_PE_dummy_1_x2 ...
Execute         set_default_model B_PE_dummy_1_x2 
Execute         apply_spec_resource_limit B_PE_dummy_1_x2 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_boundary_0_x2 ...
Execute         set_default_model C_drain_IO_L1_out_boundary_0_x2 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_boundary_0_x2 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_0_x2 ...
Execute         set_default_model C_drain_IO_L1_out_0_x2 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_0_x2 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_1_x2 ...
Execute         set_default_model C_drain_IO_L1_out_1_x2 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_1_x2 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_2_x2 ...
Execute         set_default_model C_drain_IO_L1_out_2_x2 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_2_x2 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_3_x2 ...
Execute         set_default_model C_drain_IO_L1_out_3_x2 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_3_x2 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_4_x2 ...
Execute         set_default_model C_drain_IO_L1_out_4_x2 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_4_x2 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_5_x2 ...
Execute         set_default_model C_drain_IO_L1_out_5_x2 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_5_x2 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_6_x2 ...
Execute         set_default_model C_drain_IO_L1_out_6_x2 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_6_x2 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_7_x2 ...
Execute         set_default_model C_drain_IO_L1_out_7_x2 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_7_x2 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_8_x2 ...
Execute         set_default_model C_drain_IO_L1_out_8_x2 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_8_x2 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_9_x2 ...
Execute         set_default_model C_drain_IO_L1_out_9_x2 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_9_x2 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_10_x2 ...
Execute         set_default_model C_drain_IO_L1_out_10_x2 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_10_x2 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_11_x2 ...
Execute         set_default_model C_drain_IO_L1_out_11_x2 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_11_x2 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_boundary_1_x2 ...
Execute         set_default_model C_drain_IO_L1_out_boundary_1_x2 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_boundary_1_x2 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_12_x2 ...
Execute         set_default_model C_drain_IO_L1_out_12_x2 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_12_x2 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_13_x2 ...
Execute         set_default_model C_drain_IO_L1_out_13_x2 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_13_x2 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_14_x2 ...
Execute         set_default_model C_drain_IO_L1_out_14_x2 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_14_x2 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_15_x2 ...
Execute         set_default_model C_drain_IO_L1_out_15_x2 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_15_x2 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_16_x2 ...
Execute         set_default_model C_drain_IO_L1_out_16_x2 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_16_x2 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_17_x2 ...
Execute         set_default_model C_drain_IO_L1_out_17_x2 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_17_x2 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_18_x2 ...
Execute         set_default_model C_drain_IO_L1_out_18_x2 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_18_x2 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_19_x2 ...
Execute         set_default_model C_drain_IO_L1_out_19_x2 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_19_x2 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_20_x2 ...
Execute         set_default_model C_drain_IO_L1_out_20_x2 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_20_x2 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_21_x2 ...
Execute         set_default_model C_drain_IO_L1_out_21_x2 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_21_x2 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_22_x2 ...
Execute         set_default_model C_drain_IO_L1_out_22_x2 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_22_x2 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_23_x2 ...
Execute         set_default_model C_drain_IO_L1_out_23_x2 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_23_x2 
INFO-FLOW: Configuring Module : C_drain_IO_L2_out_boundary_x2 ...
Execute         set_default_model C_drain_IO_L2_out_boundary_x2 
Execute         apply_spec_resource_limit C_drain_IO_L2_out_boundary_x2 
INFO-FLOW: Configuring Module : C_drain_IO_L2_out_x2 ...
Execute         set_default_model C_drain_IO_L2_out_x2 
Execute         apply_spec_resource_limit C_drain_IO_L2_out_x2 
INFO-FLOW: Configuring Module : C_drain_IO_L3_out_x2 ...
Execute         set_default_model C_drain_IO_L3_out_x2 
Execute         apply_spec_resource_limit C_drain_IO_L3_out_x2 
INFO-FLOW: Configuring Module : kernel3_x2 ...
Execute         set_default_model kernel3_x2 
Execute         apply_spec_resource_limit kernel3_x2 
INFO-FLOW: Configuring Module : top ...
Execute         set_default_model top 
Execute         apply_spec_resource_limit top 
INFO-FLOW: Model list for preprocess: kernel3_x0.entry61 A_IO_L3_in_x0 A_IO_L2_in_0_x0 A_IO_L2_in_1_x0 A_IO_L2_in_2_x0 A_IO_L2_in_3_x0 A_IO_L2_in_4_x0 A_IO_L2_in_5_x0 A_IO_L2_in_6_x0 A_IO_L2_in_7_x0 A_IO_L2_in_8_x0 A_IO_L2_in_9_x0 A_IO_L2_in_10_x0 A_IO_L2_in_11_x0 A_IO_L2_in_boundary_x0 B_IO_L3_in_x0 B_IO_L2_in_x0 B_IO_L2_in_boundary_x0 PE_wrapper_0_0_x0 PE_wrapper_0_1_x0 PE_wrapper_1_0_x0 PE_wrapper_1_1_x0 PE_wrapper_2_0_x0 PE_wrapper_2_1_x0 PE_wrapper_3_0_x0 PE_wrapper_3_1_x0 PE_wrapper_4_0_x0 PE_wrapper_4_1_x0 PE_wrapper_5_0_x0 PE_wrapper_5_1_x0 PE_wrapper_6_0_x0 PE_wrapper_6_1_x0 PE_wrapper_7_0_x0 PE_wrapper_7_1_x0 PE_wrapper_8_0_x0 PE_wrapper_8_1_x0 PE_wrapper_9_0_x0 PE_wrapper_9_1_x0 PE_wrapper_10_0_x0 PE_wrapper_10_1_x0 PE_wrapper_11_0_x0 PE_wrapper_11_1_x0 PE_wrapper_12_0_x0 PE_wrapper_12_1_x0 A_PE_dummy_0_x0 A_PE_dummy_1_x0 A_PE_dummy_2_x0 A_PE_dummy_3_x0 A_PE_dummy_4_x0 A_PE_dummy_5_x0 A_PE_dummy_6_x0 A_PE_dummy_7_x0 A_PE_dummy_8_x0 A_PE_dummy_9_x0 A_PE_dummy_10_x0 A_PE_dummy_11_x0 A_PE_dummy_12_x0 B_PE_dummy_0_x0 B_PE_dummy_1_x0 C_drain_IO_L1_out_boundary_0_x0 C_drain_IO_L1_out_0_x0 C_drain_IO_L1_out_1_x0 C_drain_IO_L1_out_2_x0 C_drain_IO_L1_out_3_x0 C_drain_IO_L1_out_4_x0 C_drain_IO_L1_out_5_x0 C_drain_IO_L1_out_6_x0 C_drain_IO_L1_out_7_x0 C_drain_IO_L1_out_8_x0 C_drain_IO_L1_out_9_x0 C_drain_IO_L1_out_10_x0 C_drain_IO_L1_out_11_x0 C_drain_IO_L1_out_boundary_1_x0 C_drain_IO_L1_out_12_x0 C_drain_IO_L1_out_13_x0 C_drain_IO_L1_out_14_x0 C_drain_IO_L1_out_15_x0 C_drain_IO_L1_out_16_x0 C_drain_IO_L1_out_17_x0 C_drain_IO_L1_out_18_x0 C_drain_IO_L1_out_19_x0 C_drain_IO_L1_out_20_x0 C_drain_IO_L1_out_21_x0 C_drain_IO_L1_out_22_x0 C_drain_IO_L1_out_23_x0 C_drain_IO_L2_out_boundary_x0 C_drain_IO_L2_out_x0 C_drain_IO_L3_out_x0 kernel3_x0 nondf_kernel_cov_x0 A_IO_L3_in_x1 A_IO_L2_in_0_x1 A_IO_L2_in_1_x1 A_IO_L2_in_2_x1 A_IO_L2_in_3_x1 A_IO_L2_in_4_x1 A_IO_L2_in_5_x1 A_IO_L2_in_6_x1 A_IO_L2_in_7_x1 A_IO_L2_in_8_x1 A_IO_L2_in_9_x1 A_IO_L2_in_10_x1 A_IO_L2_in_11_x1 A_IO_L2_in_boundary_x1 B_IO_L3_in_x1 B_IO_L2_in_x1 B_IO_L2_in_boundary_x1 PE_wrapper_0_0_x1 PE_wrapper_0_1_x1 PE_wrapper_1_0_x1 PE_wrapper_1_1_x1 PE_wrapper_2_0_x1 PE_wrapper_2_1_x1 PE_wrapper_3_0_x1 PE_wrapper_3_1_x1 PE_wrapper_4_0_x1 PE_wrapper_4_1_x1 PE_wrapper_5_0_x1 PE_wrapper_5_1_x1 PE_wrapper_6_0_x1 PE_wrapper_6_1_x1 PE_wrapper_7_0_x1 PE_wrapper_7_1_x1 PE_wrapper_8_0_x1 PE_wrapper_8_1_x1 PE_wrapper_9_0_x1 PE_wrapper_9_1_x1 PE_wrapper_10_0_x1 PE_wrapper_10_1_x1 PE_wrapper_11_0_x1 PE_wrapper_11_1_x1 PE_wrapper_12_0_x1 PE_wrapper_12_1_x1 A_PE_dummy_0_x1 A_PE_dummy_1_x1 A_PE_dummy_2_x1 A_PE_dummy_3_x1 A_PE_dummy_4_x1 A_PE_dummy_5_x1 A_PE_dummy_6_x1 A_PE_dummy_7_x1 A_PE_dummy_8_x1 A_PE_dummy_9_x1 A_PE_dummy_10_x1 A_PE_dummy_11_x1 A_PE_dummy_12_x1 B_PE_dummy_0_x1 B_PE_dummy_1_x1 C_drain_IO_L1_out_boundary_0_x1 C_drain_IO_L1_out_0_x1 C_drain_IO_L1_out_1_x1 C_drain_IO_L1_out_2_x1 C_drain_IO_L1_out_3_x1 C_drain_IO_L1_out_4_x1 C_drain_IO_L1_out_5_x1 C_drain_IO_L1_out_6_x1 C_drain_IO_L1_out_7_x1 C_drain_IO_L1_out_8_x1 C_drain_IO_L1_out_9_x1 C_drain_IO_L1_out_10_x1 C_drain_IO_L1_out_11_x1 C_drain_IO_L1_out_boundary_1_x1 C_drain_IO_L1_out_12_x1 C_drain_IO_L1_out_13_x1 C_drain_IO_L1_out_14_x1 C_drain_IO_L1_out_15_x1 C_drain_IO_L1_out_16_x1 C_drain_IO_L1_out_17_x1 C_drain_IO_L1_out_18_x1 C_drain_IO_L1_out_19_x1 C_drain_IO_L1_out_20_x1 C_drain_IO_L1_out_21_x1 C_drain_IO_L1_out_22_x1 C_drain_IO_L1_out_23_x1 C_drain_IO_L2_out_boundary_x1 C_drain_IO_L2_out_x1 C_drain_IO_L3_out_x1 kernel3_x1 nondf_kernel_cov_x1 kernel3_x2.entry48 kernel3_x2.entry65 A_IO_L3_in_x2 A_IO_L2_in_0_x2 A_IO_L2_in_1_x2 A_IO_L2_in_2_x2 A_IO_L2_in_3_x2 A_IO_L2_in_4_x2 A_IO_L2_in_5_x2 A_IO_L2_in_6_x2 A_IO_L2_in_7_x2 A_IO_L2_in_8_x2 A_IO_L2_in_9_x2 A_IO_L2_in_10_x2 A_IO_L2_in_11_x2 A_IO_L2_in_boundary_x2 B_IO_L3_in_x2 B_IO_L2_in_x2 B_IO_L2_in_boundary_x2 PE_wrapper_0_0_x2 PE_wrapper_0_1_x2 PE_wrapper_1_0_x2 PE_wrapper_1_1_x2 PE_wrapper_2_0_x2 PE_wrapper_2_1_x2 PE_wrapper_3_0_x2 PE_wrapper_3_1_x2 PE_wrapper_4_0_x2 PE_wrapper_4_1_x2 PE_wrapper_5_0_x2 PE_wrapper_5_1_x2 PE_wrapper_6_0_x2 PE_wrapper_6_1_x2 PE_wrapper_7_0_x2 PE_wrapper_7_1_x2 PE_wrapper_8_0_x2 PE_wrapper_8_1_x2 PE_wrapper_9_0_x2 PE_wrapper_9_1_x2 PE_wrapper_10_0_x2 PE_wrapper_10_1_x2 PE_wrapper_11_0_x2 PE_wrapper_11_1_x2 PE_wrapper_12_0_x2 PE_wrapper_12_1_x2 A_PE_dummy_0_x2 A_PE_dummy_1_x2 A_PE_dummy_2_x2 A_PE_dummy_3_x2 A_PE_dummy_4_x2 A_PE_dummy_5_x2 A_PE_dummy_6_x2 A_PE_dummy_7_x2 A_PE_dummy_8_x2 A_PE_dummy_9_x2 A_PE_dummy_10_x2 A_PE_dummy_11_x2 A_PE_dummy_12_x2 B_PE_dummy_0_x2 B_PE_dummy_1_x2 C_drain_IO_L1_out_boundary_0_x2 C_drain_IO_L1_out_0_x2 C_drain_IO_L1_out_1_x2 C_drain_IO_L1_out_2_x2 C_drain_IO_L1_out_3_x2 C_drain_IO_L1_out_4_x2 C_drain_IO_L1_out_5_x2 C_drain_IO_L1_out_6_x2 C_drain_IO_L1_out_7_x2 C_drain_IO_L1_out_8_x2 C_drain_IO_L1_out_9_x2 C_drain_IO_L1_out_10_x2 C_drain_IO_L1_out_11_x2 C_drain_IO_L1_out_boundary_1_x2 C_drain_IO_L1_out_12_x2 C_drain_IO_L1_out_13_x2 C_drain_IO_L1_out_14_x2 C_drain_IO_L1_out_15_x2 C_drain_IO_L1_out_16_x2 C_drain_IO_L1_out_17_x2 C_drain_IO_L1_out_18_x2 C_drain_IO_L1_out_19_x2 C_drain_IO_L1_out_20_x2 C_drain_IO_L1_out_21_x2 C_drain_IO_L1_out_22_x2 C_drain_IO_L1_out_23_x2 C_drain_IO_L2_out_boundary_x2 C_drain_IO_L2_out_x2 C_drain_IO_L3_out_x2 kernel3_x2 top
INFO-FLOW: Preprocessing Module: kernel3_x0.entry61 ...
Execute         set_default_model kernel3_x0.entry61 
Execute         cdfg_preprocess -model kernel3_x0.entry61 
Execute         rtl_gen_preprocess kernel3_x0.entry61 
INFO-FLOW: Preprocessing Module: A_IO_L3_in_x0 ...
Execute         set_default_model A_IO_L3_in_x0 
Execute         cdfg_preprocess -model A_IO_L3_in_x0 
Execute         rtl_gen_preprocess A_IO_L3_in_x0 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_0_x0 ...
Execute         set_default_model A_IO_L2_in_0_x0 
Execute         cdfg_preprocess -model A_IO_L2_in_0_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_0_x0 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_1_x0 ...
Execute         set_default_model A_IO_L2_in_1_x0 
Execute         cdfg_preprocess -model A_IO_L2_in_1_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_1_x0 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_2_x0 ...
Execute         set_default_model A_IO_L2_in_2_x0 
Execute         cdfg_preprocess -model A_IO_L2_in_2_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_2_x0 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_3_x0 ...
Execute         set_default_model A_IO_L2_in_3_x0 
Execute         cdfg_preprocess -model A_IO_L2_in_3_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_3_x0 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_4_x0 ...
Execute         set_default_model A_IO_L2_in_4_x0 
Execute         cdfg_preprocess -model A_IO_L2_in_4_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_4_x0 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_5_x0 ...
Execute         set_default_model A_IO_L2_in_5_x0 
Execute         cdfg_preprocess -model A_IO_L2_in_5_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_5_x0 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_6_x0 ...
Execute         set_default_model A_IO_L2_in_6_x0 
Execute         cdfg_preprocess -model A_IO_L2_in_6_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_6_x0 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_7_x0 ...
Execute         set_default_model A_IO_L2_in_7_x0 
Execute         cdfg_preprocess -model A_IO_L2_in_7_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_7_x0 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_8_x0 ...
Execute         set_default_model A_IO_L2_in_8_x0 
Execute         cdfg_preprocess -model A_IO_L2_in_8_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_8_x0 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_9_x0 ...
Execute         set_default_model A_IO_L2_in_9_x0 
Execute         cdfg_preprocess -model A_IO_L2_in_9_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_9_x0 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_10_x0 ...
Execute         set_default_model A_IO_L2_in_10_x0 
Execute         cdfg_preprocess -model A_IO_L2_in_10_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_10_x0 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_11_x0 ...
Execute         set_default_model A_IO_L2_in_11_x0 
Execute         cdfg_preprocess -model A_IO_L2_in_11_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_11_x0 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_boundary_x0 ...
Execute         set_default_model A_IO_L2_in_boundary_x0 
Execute         cdfg_preprocess -model A_IO_L2_in_boundary_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_boundary_x0 
INFO-FLOW: Preprocessing Module: B_IO_L3_in_x0 ...
Execute         set_default_model B_IO_L3_in_x0 
Execute         cdfg_preprocess -model B_IO_L3_in_x0 
Execute         rtl_gen_preprocess B_IO_L3_in_x0 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_x0 ...
Execute         set_default_model B_IO_L2_in_x0 
Execute         cdfg_preprocess -model B_IO_L2_in_x0 
Execute         rtl_gen_preprocess B_IO_L2_in_x0 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_boundary_x0 ...
Execute         set_default_model B_IO_L2_in_boundary_x0 
Execute         cdfg_preprocess -model B_IO_L2_in_boundary_x0 
Execute         rtl_gen_preprocess B_IO_L2_in_boundary_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_0_0_x0 ...
Execute         set_default_model PE_wrapper_0_0_x0 
Execute         cdfg_preprocess -model PE_wrapper_0_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_0_0_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_0_1_x0 ...
Execute         set_default_model PE_wrapper_0_1_x0 
Execute         cdfg_preprocess -model PE_wrapper_0_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_0_1_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_1_0_x0 ...
Execute         set_default_model PE_wrapper_1_0_x0 
Execute         cdfg_preprocess -model PE_wrapper_1_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_1_0_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_1_1_x0 ...
Execute         set_default_model PE_wrapper_1_1_x0 
Execute         cdfg_preprocess -model PE_wrapper_1_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_1_1_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_2_0_x0 ...
Execute         set_default_model PE_wrapper_2_0_x0 
Execute         cdfg_preprocess -model PE_wrapper_2_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_2_0_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_2_1_x0 ...
Execute         set_default_model PE_wrapper_2_1_x0 
Execute         cdfg_preprocess -model PE_wrapper_2_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_2_1_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_3_0_x0 ...
Execute         set_default_model PE_wrapper_3_0_x0 
Execute         cdfg_preprocess -model PE_wrapper_3_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_3_0_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_3_1_x0 ...
Execute         set_default_model PE_wrapper_3_1_x0 
Execute         cdfg_preprocess -model PE_wrapper_3_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_3_1_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_4_0_x0 ...
Execute         set_default_model PE_wrapper_4_0_x0 
Execute         cdfg_preprocess -model PE_wrapper_4_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_4_0_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_4_1_x0 ...
Execute         set_default_model PE_wrapper_4_1_x0 
Execute         cdfg_preprocess -model PE_wrapper_4_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_4_1_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_5_0_x0 ...
Execute         set_default_model PE_wrapper_5_0_x0 
Execute         cdfg_preprocess -model PE_wrapper_5_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_5_0_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_5_1_x0 ...
Execute         set_default_model PE_wrapper_5_1_x0 
Execute         cdfg_preprocess -model PE_wrapper_5_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_5_1_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_6_0_x0 ...
Execute         set_default_model PE_wrapper_6_0_x0 
Execute         cdfg_preprocess -model PE_wrapper_6_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_6_0_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_6_1_x0 ...
Execute         set_default_model PE_wrapper_6_1_x0 
Execute         cdfg_preprocess -model PE_wrapper_6_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_6_1_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_7_0_x0 ...
Execute         set_default_model PE_wrapper_7_0_x0 
Execute         cdfg_preprocess -model PE_wrapper_7_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_7_0_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_7_1_x0 ...
Execute         set_default_model PE_wrapper_7_1_x0 
Execute         cdfg_preprocess -model PE_wrapper_7_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_7_1_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_8_0_x0 ...
Execute         set_default_model PE_wrapper_8_0_x0 
Execute         cdfg_preprocess -model PE_wrapper_8_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_8_0_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_8_1_x0 ...
Execute         set_default_model PE_wrapper_8_1_x0 
Execute         cdfg_preprocess -model PE_wrapper_8_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_8_1_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_9_0_x0 ...
Execute         set_default_model PE_wrapper_9_0_x0 
Execute         cdfg_preprocess -model PE_wrapper_9_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_9_0_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_9_1_x0 ...
Execute         set_default_model PE_wrapper_9_1_x0 
Execute         cdfg_preprocess -model PE_wrapper_9_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_9_1_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_10_0_x0 ...
Execute         set_default_model PE_wrapper_10_0_x0 
Execute         cdfg_preprocess -model PE_wrapper_10_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_10_0_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_10_1_x0 ...
Execute         set_default_model PE_wrapper_10_1_x0 
Execute         cdfg_preprocess -model PE_wrapper_10_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_10_1_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_11_0_x0 ...
Execute         set_default_model PE_wrapper_11_0_x0 
Execute         cdfg_preprocess -model PE_wrapper_11_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_11_0_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_11_1_x0 ...
Execute         set_default_model PE_wrapper_11_1_x0 
Execute         cdfg_preprocess -model PE_wrapper_11_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_11_1_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_12_0_x0 ...
Execute         set_default_model PE_wrapper_12_0_x0 
Execute         cdfg_preprocess -model PE_wrapper_12_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_12_0_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_12_1_x0 ...
Execute         set_default_model PE_wrapper_12_1_x0 
Execute         cdfg_preprocess -model PE_wrapper_12_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_12_1_x0 
INFO-FLOW: Preprocessing Module: A_PE_dummy_0_x0 ...
Execute         set_default_model A_PE_dummy_0_x0 
Execute         cdfg_preprocess -model A_PE_dummy_0_x0 
Execute         rtl_gen_preprocess A_PE_dummy_0_x0 
INFO-FLOW: Preprocessing Module: A_PE_dummy_1_x0 ...
Execute         set_default_model A_PE_dummy_1_x0 
Execute         cdfg_preprocess -model A_PE_dummy_1_x0 
Execute         rtl_gen_preprocess A_PE_dummy_1_x0 
INFO-FLOW: Preprocessing Module: A_PE_dummy_2_x0 ...
Execute         set_default_model A_PE_dummy_2_x0 
Execute         cdfg_preprocess -model A_PE_dummy_2_x0 
Execute         rtl_gen_preprocess A_PE_dummy_2_x0 
INFO-FLOW: Preprocessing Module: A_PE_dummy_3_x0 ...
Execute         set_default_model A_PE_dummy_3_x0 
Execute         cdfg_preprocess -model A_PE_dummy_3_x0 
Execute         rtl_gen_preprocess A_PE_dummy_3_x0 
INFO-FLOW: Preprocessing Module: A_PE_dummy_4_x0 ...
Execute         set_default_model A_PE_dummy_4_x0 
Execute         cdfg_preprocess -model A_PE_dummy_4_x0 
Execute         rtl_gen_preprocess A_PE_dummy_4_x0 
INFO-FLOW: Preprocessing Module: A_PE_dummy_5_x0 ...
Execute         set_default_model A_PE_dummy_5_x0 
Execute         cdfg_preprocess -model A_PE_dummy_5_x0 
Execute         rtl_gen_preprocess A_PE_dummy_5_x0 
INFO-FLOW: Preprocessing Module: A_PE_dummy_6_x0 ...
Execute         set_default_model A_PE_dummy_6_x0 
Execute         cdfg_preprocess -model A_PE_dummy_6_x0 
Execute         rtl_gen_preprocess A_PE_dummy_6_x0 
INFO-FLOW: Preprocessing Module: A_PE_dummy_7_x0 ...
Execute         set_default_model A_PE_dummy_7_x0 
Execute         cdfg_preprocess -model A_PE_dummy_7_x0 
Execute         rtl_gen_preprocess A_PE_dummy_7_x0 
INFO-FLOW: Preprocessing Module: A_PE_dummy_8_x0 ...
Execute         set_default_model A_PE_dummy_8_x0 
Execute         cdfg_preprocess -model A_PE_dummy_8_x0 
Execute         rtl_gen_preprocess A_PE_dummy_8_x0 
INFO-FLOW: Preprocessing Module: A_PE_dummy_9_x0 ...
Execute         set_default_model A_PE_dummy_9_x0 
Execute         cdfg_preprocess -model A_PE_dummy_9_x0 
Execute         rtl_gen_preprocess A_PE_dummy_9_x0 
INFO-FLOW: Preprocessing Module: A_PE_dummy_10_x0 ...
Execute         set_default_model A_PE_dummy_10_x0 
Execute         cdfg_preprocess -model A_PE_dummy_10_x0 
Execute         rtl_gen_preprocess A_PE_dummy_10_x0 
INFO-FLOW: Preprocessing Module: A_PE_dummy_11_x0 ...
Execute         set_default_model A_PE_dummy_11_x0 
Execute         cdfg_preprocess -model A_PE_dummy_11_x0 
Execute         rtl_gen_preprocess A_PE_dummy_11_x0 
INFO-FLOW: Preprocessing Module: A_PE_dummy_12_x0 ...
Execute         set_default_model A_PE_dummy_12_x0 
Execute         cdfg_preprocess -model A_PE_dummy_12_x0 
Execute         rtl_gen_preprocess A_PE_dummy_12_x0 
INFO-FLOW: Preprocessing Module: B_PE_dummy_0_x0 ...
Execute         set_default_model B_PE_dummy_0_x0 
Execute         cdfg_preprocess -model B_PE_dummy_0_x0 
Execute         rtl_gen_preprocess B_PE_dummy_0_x0 
INFO-FLOW: Preprocessing Module: B_PE_dummy_1_x0 ...
Execute         set_default_model B_PE_dummy_1_x0 
Execute         cdfg_preprocess -model B_PE_dummy_1_x0 
Execute         rtl_gen_preprocess B_PE_dummy_1_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_boundary_0_x0 ...
Execute         set_default_model C_drain_IO_L1_out_boundary_0_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_boundary_0_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_0_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_0_x0 ...
Execute         set_default_model C_drain_IO_L1_out_0_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_0_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_0_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_1_x0 ...
Execute         set_default_model C_drain_IO_L1_out_1_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_1_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_1_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_2_x0 ...
Execute         set_default_model C_drain_IO_L1_out_2_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_2_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_2_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_3_x0 ...
Execute         set_default_model C_drain_IO_L1_out_3_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_3_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_3_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_4_x0 ...
Execute         set_default_model C_drain_IO_L1_out_4_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_4_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_4_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_5_x0 ...
Execute         set_default_model C_drain_IO_L1_out_5_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_5_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_5_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_6_x0 ...
Execute         set_default_model C_drain_IO_L1_out_6_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_6_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_6_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_7_x0 ...
Execute         set_default_model C_drain_IO_L1_out_7_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_7_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_7_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_8_x0 ...
Execute         set_default_model C_drain_IO_L1_out_8_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_8_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_8_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_9_x0 ...
Execute         set_default_model C_drain_IO_L1_out_9_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_9_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_9_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_10_x0 ...
Execute         set_default_model C_drain_IO_L1_out_10_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_10_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_10_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_11_x0 ...
Execute         set_default_model C_drain_IO_L1_out_11_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_11_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_11_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_boundary_1_x0 ...
Execute         set_default_model C_drain_IO_L1_out_boundary_1_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_boundary_1_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_1_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_12_x0 ...
Execute         set_default_model C_drain_IO_L1_out_12_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_12_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_12_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_13_x0 ...
Execute         set_default_model C_drain_IO_L1_out_13_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_13_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_13_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_14_x0 ...
Execute         set_default_model C_drain_IO_L1_out_14_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_14_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_14_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_15_x0 ...
Execute         set_default_model C_drain_IO_L1_out_15_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_15_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_15_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_16_x0 ...
Execute         set_default_model C_drain_IO_L1_out_16_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_16_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_16_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_17_x0 ...
Execute         set_default_model C_drain_IO_L1_out_17_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_17_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_17_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_18_x0 ...
Execute         set_default_model C_drain_IO_L1_out_18_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_18_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_18_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_19_x0 ...
Execute         set_default_model C_drain_IO_L1_out_19_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_19_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_19_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_20_x0 ...
Execute         set_default_model C_drain_IO_L1_out_20_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_20_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_20_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_21_x0 ...
Execute         set_default_model C_drain_IO_L1_out_21_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_21_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_21_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_22_x0 ...
Execute         set_default_model C_drain_IO_L1_out_22_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_22_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_22_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_23_x0 ...
Execute         set_default_model C_drain_IO_L1_out_23_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_23_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_23_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L2_out_boundary_x0 ...
Execute         set_default_model C_drain_IO_L2_out_boundary_x0 
Execute         cdfg_preprocess -model C_drain_IO_L2_out_boundary_x0 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_boundary_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L2_out_x0 ...
Execute         set_default_model C_drain_IO_L2_out_x0 
Execute         cdfg_preprocess -model C_drain_IO_L2_out_x0 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L3_out_x0 ...
Execute         set_default_model C_drain_IO_L3_out_x0 
Execute         cdfg_preprocess -model C_drain_IO_L3_out_x0 
Execute         rtl_gen_preprocess C_drain_IO_L3_out_x0 
INFO-FLOW: Preprocessing Module: kernel3_x0 ...
Execute         set_default_model kernel3_x0 
Execute         cdfg_preprocess -model kernel3_x0 
Execute         rtl_gen_preprocess kernel3_x0 
INFO-FLOW: Preprocessing Module: nondf_kernel_cov_x0 ...
Execute         set_default_model nondf_kernel_cov_x0 
Execute         cdfg_preprocess -model nondf_kernel_cov_x0 
Execute         rtl_gen_preprocess nondf_kernel_cov_x0 
INFO-FLOW: Preprocessing Module: A_IO_L3_in_x1 ...
Execute         set_default_model A_IO_L3_in_x1 
Execute         cdfg_preprocess -model A_IO_L3_in_x1 
Execute         rtl_gen_preprocess A_IO_L3_in_x1 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_0_x1 ...
Execute         set_default_model A_IO_L2_in_0_x1 
Execute         cdfg_preprocess -model A_IO_L2_in_0_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_0_x1 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_1_x1 ...
Execute         set_default_model A_IO_L2_in_1_x1 
Execute         cdfg_preprocess -model A_IO_L2_in_1_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_1_x1 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_2_x1 ...
Execute         set_default_model A_IO_L2_in_2_x1 
Execute         cdfg_preprocess -model A_IO_L2_in_2_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_2_x1 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_3_x1 ...
Execute         set_default_model A_IO_L2_in_3_x1 
Execute         cdfg_preprocess -model A_IO_L2_in_3_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_3_x1 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_4_x1 ...
Execute         set_default_model A_IO_L2_in_4_x1 
Execute         cdfg_preprocess -model A_IO_L2_in_4_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_4_x1 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_5_x1 ...
Execute         set_default_model A_IO_L2_in_5_x1 
Execute         cdfg_preprocess -model A_IO_L2_in_5_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_5_x1 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_6_x1 ...
Execute         set_default_model A_IO_L2_in_6_x1 
Execute         cdfg_preprocess -model A_IO_L2_in_6_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_6_x1 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_7_x1 ...
Execute         set_default_model A_IO_L2_in_7_x1 
Execute         cdfg_preprocess -model A_IO_L2_in_7_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_7_x1 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_8_x1 ...
Execute         set_default_model A_IO_L2_in_8_x1 
Execute         cdfg_preprocess -model A_IO_L2_in_8_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_8_x1 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_9_x1 ...
Execute         set_default_model A_IO_L2_in_9_x1 
Execute         cdfg_preprocess -model A_IO_L2_in_9_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_9_x1 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_10_x1 ...
Execute         set_default_model A_IO_L2_in_10_x1 
Execute         cdfg_preprocess -model A_IO_L2_in_10_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_10_x1 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_11_x1 ...
Execute         set_default_model A_IO_L2_in_11_x1 
Execute         cdfg_preprocess -model A_IO_L2_in_11_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_11_x1 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_boundary_x1 ...
Execute         set_default_model A_IO_L2_in_boundary_x1 
Execute         cdfg_preprocess -model A_IO_L2_in_boundary_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_boundary_x1 
INFO-FLOW: Preprocessing Module: B_IO_L3_in_x1 ...
Execute         set_default_model B_IO_L3_in_x1 
Execute         cdfg_preprocess -model B_IO_L3_in_x1 
Execute         rtl_gen_preprocess B_IO_L3_in_x1 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_x1 ...
Execute         set_default_model B_IO_L2_in_x1 
Execute         cdfg_preprocess -model B_IO_L2_in_x1 
Execute         rtl_gen_preprocess B_IO_L2_in_x1 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_boundary_x1 ...
Execute         set_default_model B_IO_L2_in_boundary_x1 
Execute         cdfg_preprocess -model B_IO_L2_in_boundary_x1 
Execute         rtl_gen_preprocess B_IO_L2_in_boundary_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_0_0_x1 ...
Execute         set_default_model PE_wrapper_0_0_x1 
Execute         cdfg_preprocess -model PE_wrapper_0_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_0_0_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_0_1_x1 ...
Execute         set_default_model PE_wrapper_0_1_x1 
Execute         cdfg_preprocess -model PE_wrapper_0_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_0_1_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_1_0_x1 ...
Execute         set_default_model PE_wrapper_1_0_x1 
Execute         cdfg_preprocess -model PE_wrapper_1_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_1_0_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_1_1_x1 ...
Execute         set_default_model PE_wrapper_1_1_x1 
Execute         cdfg_preprocess -model PE_wrapper_1_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_1_1_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_2_0_x1 ...
Execute         set_default_model PE_wrapper_2_0_x1 
Execute         cdfg_preprocess -model PE_wrapper_2_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_2_0_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_2_1_x1 ...
Execute         set_default_model PE_wrapper_2_1_x1 
Execute         cdfg_preprocess -model PE_wrapper_2_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_2_1_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_3_0_x1 ...
Execute         set_default_model PE_wrapper_3_0_x1 
Execute         cdfg_preprocess -model PE_wrapper_3_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_3_0_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_3_1_x1 ...
Execute         set_default_model PE_wrapper_3_1_x1 
Execute         cdfg_preprocess -model PE_wrapper_3_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_3_1_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_4_0_x1 ...
Execute         set_default_model PE_wrapper_4_0_x1 
Execute         cdfg_preprocess -model PE_wrapper_4_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_4_0_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_4_1_x1 ...
Execute         set_default_model PE_wrapper_4_1_x1 
Execute         cdfg_preprocess -model PE_wrapper_4_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_4_1_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_5_0_x1 ...
Execute         set_default_model PE_wrapper_5_0_x1 
Execute         cdfg_preprocess -model PE_wrapper_5_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_5_0_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_5_1_x1 ...
Execute         set_default_model PE_wrapper_5_1_x1 
Execute         cdfg_preprocess -model PE_wrapper_5_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_5_1_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_6_0_x1 ...
Execute         set_default_model PE_wrapper_6_0_x1 
Execute         cdfg_preprocess -model PE_wrapper_6_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_6_0_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_6_1_x1 ...
Execute         set_default_model PE_wrapper_6_1_x1 
Execute         cdfg_preprocess -model PE_wrapper_6_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_6_1_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_7_0_x1 ...
Execute         set_default_model PE_wrapper_7_0_x1 
Execute         cdfg_preprocess -model PE_wrapper_7_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_7_0_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_7_1_x1 ...
Execute         set_default_model PE_wrapper_7_1_x1 
Execute         cdfg_preprocess -model PE_wrapper_7_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_7_1_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_8_0_x1 ...
Execute         set_default_model PE_wrapper_8_0_x1 
Execute         cdfg_preprocess -model PE_wrapper_8_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_8_0_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_8_1_x1 ...
Execute         set_default_model PE_wrapper_8_1_x1 
Execute         cdfg_preprocess -model PE_wrapper_8_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_8_1_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_9_0_x1 ...
Execute         set_default_model PE_wrapper_9_0_x1 
Execute         cdfg_preprocess -model PE_wrapper_9_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_9_0_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_9_1_x1 ...
Execute         set_default_model PE_wrapper_9_1_x1 
Execute         cdfg_preprocess -model PE_wrapper_9_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_9_1_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_10_0_x1 ...
Execute         set_default_model PE_wrapper_10_0_x1 
Execute         cdfg_preprocess -model PE_wrapper_10_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_10_0_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_10_1_x1 ...
Execute         set_default_model PE_wrapper_10_1_x1 
Execute         cdfg_preprocess -model PE_wrapper_10_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_10_1_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_11_0_x1 ...
Execute         set_default_model PE_wrapper_11_0_x1 
Execute         cdfg_preprocess -model PE_wrapper_11_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_11_0_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_11_1_x1 ...
Execute         set_default_model PE_wrapper_11_1_x1 
Execute         cdfg_preprocess -model PE_wrapper_11_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_11_1_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_12_0_x1 ...
Execute         set_default_model PE_wrapper_12_0_x1 
Execute         cdfg_preprocess -model PE_wrapper_12_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_12_0_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_12_1_x1 ...
Execute         set_default_model PE_wrapper_12_1_x1 
Execute         cdfg_preprocess -model PE_wrapper_12_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_12_1_x1 
INFO-FLOW: Preprocessing Module: A_PE_dummy_0_x1 ...
Execute         set_default_model A_PE_dummy_0_x1 
Execute         cdfg_preprocess -model A_PE_dummy_0_x1 
Execute         rtl_gen_preprocess A_PE_dummy_0_x1 
INFO-FLOW: Preprocessing Module: A_PE_dummy_1_x1 ...
Execute         set_default_model A_PE_dummy_1_x1 
Execute         cdfg_preprocess -model A_PE_dummy_1_x1 
Execute         rtl_gen_preprocess A_PE_dummy_1_x1 
INFO-FLOW: Preprocessing Module: A_PE_dummy_2_x1 ...
Execute         set_default_model A_PE_dummy_2_x1 
Execute         cdfg_preprocess -model A_PE_dummy_2_x1 
Execute         rtl_gen_preprocess A_PE_dummy_2_x1 
INFO-FLOW: Preprocessing Module: A_PE_dummy_3_x1 ...
Execute         set_default_model A_PE_dummy_3_x1 
Execute         cdfg_preprocess -model A_PE_dummy_3_x1 
Execute         rtl_gen_preprocess A_PE_dummy_3_x1 
INFO-FLOW: Preprocessing Module: A_PE_dummy_4_x1 ...
Execute         set_default_model A_PE_dummy_4_x1 
Execute         cdfg_preprocess -model A_PE_dummy_4_x1 
Execute         rtl_gen_preprocess A_PE_dummy_4_x1 
INFO-FLOW: Preprocessing Module: A_PE_dummy_5_x1 ...
Execute         set_default_model A_PE_dummy_5_x1 
Execute         cdfg_preprocess -model A_PE_dummy_5_x1 
Execute         rtl_gen_preprocess A_PE_dummy_5_x1 
INFO-FLOW: Preprocessing Module: A_PE_dummy_6_x1 ...
Execute         set_default_model A_PE_dummy_6_x1 
Execute         cdfg_preprocess -model A_PE_dummy_6_x1 
Execute         rtl_gen_preprocess A_PE_dummy_6_x1 
INFO-FLOW: Preprocessing Module: A_PE_dummy_7_x1 ...
Execute         set_default_model A_PE_dummy_7_x1 
Execute         cdfg_preprocess -model A_PE_dummy_7_x1 
Execute         rtl_gen_preprocess A_PE_dummy_7_x1 
INFO-FLOW: Preprocessing Module: A_PE_dummy_8_x1 ...
Execute         set_default_model A_PE_dummy_8_x1 
Execute         cdfg_preprocess -model A_PE_dummy_8_x1 
Execute         rtl_gen_preprocess A_PE_dummy_8_x1 
INFO-FLOW: Preprocessing Module: A_PE_dummy_9_x1 ...
Execute         set_default_model A_PE_dummy_9_x1 
Execute         cdfg_preprocess -model A_PE_dummy_9_x1 
Execute         rtl_gen_preprocess A_PE_dummy_9_x1 
INFO-FLOW: Preprocessing Module: A_PE_dummy_10_x1 ...
Execute         set_default_model A_PE_dummy_10_x1 
Execute         cdfg_preprocess -model A_PE_dummy_10_x1 
Execute         rtl_gen_preprocess A_PE_dummy_10_x1 
INFO-FLOW: Preprocessing Module: A_PE_dummy_11_x1 ...
Execute         set_default_model A_PE_dummy_11_x1 
Execute         cdfg_preprocess -model A_PE_dummy_11_x1 
Execute         rtl_gen_preprocess A_PE_dummy_11_x1 
INFO-FLOW: Preprocessing Module: A_PE_dummy_12_x1 ...
Execute         set_default_model A_PE_dummy_12_x1 
Execute         cdfg_preprocess -model A_PE_dummy_12_x1 
Execute         rtl_gen_preprocess A_PE_dummy_12_x1 
INFO-FLOW: Preprocessing Module: B_PE_dummy_0_x1 ...
Execute         set_default_model B_PE_dummy_0_x1 
Execute         cdfg_preprocess -model B_PE_dummy_0_x1 
Execute         rtl_gen_preprocess B_PE_dummy_0_x1 
INFO-FLOW: Preprocessing Module: B_PE_dummy_1_x1 ...
Execute         set_default_model B_PE_dummy_1_x1 
Execute         cdfg_preprocess -model B_PE_dummy_1_x1 
Execute         rtl_gen_preprocess B_PE_dummy_1_x1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_boundary_0_x1 ...
Execute         set_default_model C_drain_IO_L1_out_boundary_0_x1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_boundary_0_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_0_x1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_0_x1 ...
Execute         set_default_model C_drain_IO_L1_out_0_x1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_0_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_0_x1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_1_x1 ...
Execute         set_default_model C_drain_IO_L1_out_1_x1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_1_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_1_x1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_2_x1 ...
Execute         set_default_model C_drain_IO_L1_out_2_x1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_2_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_2_x1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_3_x1 ...
Execute         set_default_model C_drain_IO_L1_out_3_x1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_3_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_3_x1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_4_x1 ...
Execute         set_default_model C_drain_IO_L1_out_4_x1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_4_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_4_x1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_5_x1 ...
Execute         set_default_model C_drain_IO_L1_out_5_x1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_5_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_5_x1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_6_x1 ...
Execute         set_default_model C_drain_IO_L1_out_6_x1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_6_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_6_x1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_7_x1 ...
Execute         set_default_model C_drain_IO_L1_out_7_x1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_7_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_7_x1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_8_x1 ...
Execute         set_default_model C_drain_IO_L1_out_8_x1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_8_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_8_x1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_9_x1 ...
Execute         set_default_model C_drain_IO_L1_out_9_x1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_9_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_9_x1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_10_x1 ...
Execute         set_default_model C_drain_IO_L1_out_10_x1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_10_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_10_x1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_11_x1 ...
Execute         set_default_model C_drain_IO_L1_out_11_x1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_11_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_11_x1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_boundary_1_x1 ...
Execute         set_default_model C_drain_IO_L1_out_boundary_1_x1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_boundary_1_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_1_x1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_12_x1 ...
Execute         set_default_model C_drain_IO_L1_out_12_x1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_12_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_12_x1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_13_x1 ...
Execute         set_default_model C_drain_IO_L1_out_13_x1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_13_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_13_x1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_14_x1 ...
Execute         set_default_model C_drain_IO_L1_out_14_x1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_14_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_14_x1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_15_x1 ...
Execute         set_default_model C_drain_IO_L1_out_15_x1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_15_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_15_x1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_16_x1 ...
Execute         set_default_model C_drain_IO_L1_out_16_x1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_16_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_16_x1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_17_x1 ...
Execute         set_default_model C_drain_IO_L1_out_17_x1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_17_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_17_x1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_18_x1 ...
Execute         set_default_model C_drain_IO_L1_out_18_x1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_18_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_18_x1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_19_x1 ...
Execute         set_default_model C_drain_IO_L1_out_19_x1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_19_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_19_x1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_20_x1 ...
Execute         set_default_model C_drain_IO_L1_out_20_x1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_20_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_20_x1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_21_x1 ...
Execute         set_default_model C_drain_IO_L1_out_21_x1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_21_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_21_x1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_22_x1 ...
Execute         set_default_model C_drain_IO_L1_out_22_x1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_22_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_22_x1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_23_x1 ...
Execute         set_default_model C_drain_IO_L1_out_23_x1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_23_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_23_x1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L2_out_boundary_x1 ...
Execute         set_default_model C_drain_IO_L2_out_boundary_x1 
Execute         cdfg_preprocess -model C_drain_IO_L2_out_boundary_x1 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_boundary_x1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L2_out_x1 ...
Execute         set_default_model C_drain_IO_L2_out_x1 
Execute         cdfg_preprocess -model C_drain_IO_L2_out_x1 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_x1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L3_out_x1 ...
Execute         set_default_model C_drain_IO_L3_out_x1 
Execute         cdfg_preprocess -model C_drain_IO_L3_out_x1 
Execute         rtl_gen_preprocess C_drain_IO_L3_out_x1 
INFO-FLOW: Preprocessing Module: kernel3_x1 ...
Execute         set_default_model kernel3_x1 
Execute         cdfg_preprocess -model kernel3_x1 
Execute         rtl_gen_preprocess kernel3_x1 
INFO-FLOW: Preprocessing Module: nondf_kernel_cov_x1 ...
Execute         set_default_model nondf_kernel_cov_x1 
Execute         cdfg_preprocess -model nondf_kernel_cov_x1 
Execute         rtl_gen_preprocess nondf_kernel_cov_x1 
INFO-FLOW: Preprocessing Module: kernel3_x2.entry48 ...
Execute         set_default_model kernel3_x2.entry48 
Execute         cdfg_preprocess -model kernel3_x2.entry48 
Execute         rtl_gen_preprocess kernel3_x2.entry48 
INFO-FLOW: Preprocessing Module: kernel3_x2.entry65 ...
Execute         set_default_model kernel3_x2.entry65 
Execute         cdfg_preprocess -model kernel3_x2.entry65 
Execute         rtl_gen_preprocess kernel3_x2.entry65 
INFO-FLOW: Preprocessing Module: A_IO_L3_in_x2 ...
Execute         set_default_model A_IO_L3_in_x2 
Execute         cdfg_preprocess -model A_IO_L3_in_x2 
Execute         rtl_gen_preprocess A_IO_L3_in_x2 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_0_x2 ...
Execute         set_default_model A_IO_L2_in_0_x2 
Execute         cdfg_preprocess -model A_IO_L2_in_0_x2 
Execute         rtl_gen_preprocess A_IO_L2_in_0_x2 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_1_x2 ...
Execute         set_default_model A_IO_L2_in_1_x2 
Execute         cdfg_preprocess -model A_IO_L2_in_1_x2 
Execute         rtl_gen_preprocess A_IO_L2_in_1_x2 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_2_x2 ...
Execute         set_default_model A_IO_L2_in_2_x2 
Execute         cdfg_preprocess -model A_IO_L2_in_2_x2 
Execute         rtl_gen_preprocess A_IO_L2_in_2_x2 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_3_x2 ...
Execute         set_default_model A_IO_L2_in_3_x2 
Execute         cdfg_preprocess -model A_IO_L2_in_3_x2 
Execute         rtl_gen_preprocess A_IO_L2_in_3_x2 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_4_x2 ...
Execute         set_default_model A_IO_L2_in_4_x2 
Execute         cdfg_preprocess -model A_IO_L2_in_4_x2 
Execute         rtl_gen_preprocess A_IO_L2_in_4_x2 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_5_x2 ...
Execute         set_default_model A_IO_L2_in_5_x2 
Execute         cdfg_preprocess -model A_IO_L2_in_5_x2 
Execute         rtl_gen_preprocess A_IO_L2_in_5_x2 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_6_x2 ...
Execute         set_default_model A_IO_L2_in_6_x2 
Execute         cdfg_preprocess -model A_IO_L2_in_6_x2 
Execute         rtl_gen_preprocess A_IO_L2_in_6_x2 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_7_x2 ...
Execute         set_default_model A_IO_L2_in_7_x2 
Execute         cdfg_preprocess -model A_IO_L2_in_7_x2 
Execute         rtl_gen_preprocess A_IO_L2_in_7_x2 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_8_x2 ...
Execute         set_default_model A_IO_L2_in_8_x2 
Execute         cdfg_preprocess -model A_IO_L2_in_8_x2 
Execute         rtl_gen_preprocess A_IO_L2_in_8_x2 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_9_x2 ...
Execute         set_default_model A_IO_L2_in_9_x2 
Execute         cdfg_preprocess -model A_IO_L2_in_9_x2 
Execute         rtl_gen_preprocess A_IO_L2_in_9_x2 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_10_x2 ...
Execute         set_default_model A_IO_L2_in_10_x2 
Execute         cdfg_preprocess -model A_IO_L2_in_10_x2 
Execute         rtl_gen_preprocess A_IO_L2_in_10_x2 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_11_x2 ...
Execute         set_default_model A_IO_L2_in_11_x2 
Execute         cdfg_preprocess -model A_IO_L2_in_11_x2 
Execute         rtl_gen_preprocess A_IO_L2_in_11_x2 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_boundary_x2 ...
Execute         set_default_model A_IO_L2_in_boundary_x2 
Execute         cdfg_preprocess -model A_IO_L2_in_boundary_x2 
Execute         rtl_gen_preprocess A_IO_L2_in_boundary_x2 
INFO-FLOW: Preprocessing Module: B_IO_L3_in_x2 ...
Execute         set_default_model B_IO_L3_in_x2 
Execute         cdfg_preprocess -model B_IO_L3_in_x2 
Execute         rtl_gen_preprocess B_IO_L3_in_x2 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_x2 ...
Execute         set_default_model B_IO_L2_in_x2 
Execute         cdfg_preprocess -model B_IO_L2_in_x2 
Execute         rtl_gen_preprocess B_IO_L2_in_x2 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_boundary_x2 ...
Execute         set_default_model B_IO_L2_in_boundary_x2 
Execute         cdfg_preprocess -model B_IO_L2_in_boundary_x2 
Execute         rtl_gen_preprocess B_IO_L2_in_boundary_x2 
INFO-FLOW: Preprocessing Module: PE_wrapper_0_0_x2 ...
Execute         set_default_model PE_wrapper_0_0_x2 
Execute         cdfg_preprocess -model PE_wrapper_0_0_x2 
Execute         rtl_gen_preprocess PE_wrapper_0_0_x2 
INFO-FLOW: Preprocessing Module: PE_wrapper_0_1_x2 ...
Execute         set_default_model PE_wrapper_0_1_x2 
Execute         cdfg_preprocess -model PE_wrapper_0_1_x2 
Execute         rtl_gen_preprocess PE_wrapper_0_1_x2 
INFO-FLOW: Preprocessing Module: PE_wrapper_1_0_x2 ...
Execute         set_default_model PE_wrapper_1_0_x2 
Execute         cdfg_preprocess -model PE_wrapper_1_0_x2 
Execute         rtl_gen_preprocess PE_wrapper_1_0_x2 
INFO-FLOW: Preprocessing Module: PE_wrapper_1_1_x2 ...
Execute         set_default_model PE_wrapper_1_1_x2 
Execute         cdfg_preprocess -model PE_wrapper_1_1_x2 
Execute         rtl_gen_preprocess PE_wrapper_1_1_x2 
INFO-FLOW: Preprocessing Module: PE_wrapper_2_0_x2 ...
Execute         set_default_model PE_wrapper_2_0_x2 
Execute         cdfg_preprocess -model PE_wrapper_2_0_x2 
Execute         rtl_gen_preprocess PE_wrapper_2_0_x2 
INFO-FLOW: Preprocessing Module: PE_wrapper_2_1_x2 ...
Execute         set_default_model PE_wrapper_2_1_x2 
Execute         cdfg_preprocess -model PE_wrapper_2_1_x2 
Execute         rtl_gen_preprocess PE_wrapper_2_1_x2 
INFO-FLOW: Preprocessing Module: PE_wrapper_3_0_x2 ...
Execute         set_default_model PE_wrapper_3_0_x2 
Execute         cdfg_preprocess -model PE_wrapper_3_0_x2 
Execute         rtl_gen_preprocess PE_wrapper_3_0_x2 
INFO-FLOW: Preprocessing Module: PE_wrapper_3_1_x2 ...
Execute         set_default_model PE_wrapper_3_1_x2 
Execute         cdfg_preprocess -model PE_wrapper_3_1_x2 
Execute         rtl_gen_preprocess PE_wrapper_3_1_x2 
INFO-FLOW: Preprocessing Module: PE_wrapper_4_0_x2 ...
Execute         set_default_model PE_wrapper_4_0_x2 
Execute         cdfg_preprocess -model PE_wrapper_4_0_x2 
Execute         rtl_gen_preprocess PE_wrapper_4_0_x2 
INFO-FLOW: Preprocessing Module: PE_wrapper_4_1_x2 ...
Execute         set_default_model PE_wrapper_4_1_x2 
Execute         cdfg_preprocess -model PE_wrapper_4_1_x2 
Execute         rtl_gen_preprocess PE_wrapper_4_1_x2 
INFO-FLOW: Preprocessing Module: PE_wrapper_5_0_x2 ...
Execute         set_default_model PE_wrapper_5_0_x2 
Execute         cdfg_preprocess -model PE_wrapper_5_0_x2 
Execute         rtl_gen_preprocess PE_wrapper_5_0_x2 
INFO-FLOW: Preprocessing Module: PE_wrapper_5_1_x2 ...
Execute         set_default_model PE_wrapper_5_1_x2 
Execute         cdfg_preprocess -model PE_wrapper_5_1_x2 
Execute         rtl_gen_preprocess PE_wrapper_5_1_x2 
INFO-FLOW: Preprocessing Module: PE_wrapper_6_0_x2 ...
Execute         set_default_model PE_wrapper_6_0_x2 
Execute         cdfg_preprocess -model PE_wrapper_6_0_x2 
Execute         rtl_gen_preprocess PE_wrapper_6_0_x2 
INFO-FLOW: Preprocessing Module: PE_wrapper_6_1_x2 ...
Execute         set_default_model PE_wrapper_6_1_x2 
Execute         cdfg_preprocess -model PE_wrapper_6_1_x2 
Execute         rtl_gen_preprocess PE_wrapper_6_1_x2 
INFO-FLOW: Preprocessing Module: PE_wrapper_7_0_x2 ...
Execute         set_default_model PE_wrapper_7_0_x2 
Execute         cdfg_preprocess -model PE_wrapper_7_0_x2 
Execute         rtl_gen_preprocess PE_wrapper_7_0_x2 
INFO-FLOW: Preprocessing Module: PE_wrapper_7_1_x2 ...
Execute         set_default_model PE_wrapper_7_1_x2 
Execute         cdfg_preprocess -model PE_wrapper_7_1_x2 
Execute         rtl_gen_preprocess PE_wrapper_7_1_x2 
INFO-FLOW: Preprocessing Module: PE_wrapper_8_0_x2 ...
Execute         set_default_model PE_wrapper_8_0_x2 
Execute         cdfg_preprocess -model PE_wrapper_8_0_x2 
Execute         rtl_gen_preprocess PE_wrapper_8_0_x2 
INFO-FLOW: Preprocessing Module: PE_wrapper_8_1_x2 ...
Execute         set_default_model PE_wrapper_8_1_x2 
Execute         cdfg_preprocess -model PE_wrapper_8_1_x2 
Execute         rtl_gen_preprocess PE_wrapper_8_1_x2 
INFO-FLOW: Preprocessing Module: PE_wrapper_9_0_x2 ...
Execute         set_default_model PE_wrapper_9_0_x2 
Execute         cdfg_preprocess -model PE_wrapper_9_0_x2 
Execute         rtl_gen_preprocess PE_wrapper_9_0_x2 
INFO-FLOW: Preprocessing Module: PE_wrapper_9_1_x2 ...
Execute         set_default_model PE_wrapper_9_1_x2 
Execute         cdfg_preprocess -model PE_wrapper_9_1_x2 
Execute         rtl_gen_preprocess PE_wrapper_9_1_x2 
INFO-FLOW: Preprocessing Module: PE_wrapper_10_0_x2 ...
Execute         set_default_model PE_wrapper_10_0_x2 
Execute         cdfg_preprocess -model PE_wrapper_10_0_x2 
Execute         rtl_gen_preprocess PE_wrapper_10_0_x2 
INFO-FLOW: Preprocessing Module: PE_wrapper_10_1_x2 ...
Execute         set_default_model PE_wrapper_10_1_x2 
Execute         cdfg_preprocess -model PE_wrapper_10_1_x2 
Execute         rtl_gen_preprocess PE_wrapper_10_1_x2 
INFO-FLOW: Preprocessing Module: PE_wrapper_11_0_x2 ...
Execute         set_default_model PE_wrapper_11_0_x2 
Execute         cdfg_preprocess -model PE_wrapper_11_0_x2 
Execute         rtl_gen_preprocess PE_wrapper_11_0_x2 
INFO-FLOW: Preprocessing Module: PE_wrapper_11_1_x2 ...
Execute         set_default_model PE_wrapper_11_1_x2 
Execute         cdfg_preprocess -model PE_wrapper_11_1_x2 
Execute         rtl_gen_preprocess PE_wrapper_11_1_x2 
INFO-FLOW: Preprocessing Module: PE_wrapper_12_0_x2 ...
Execute         set_default_model PE_wrapper_12_0_x2 
Execute         cdfg_preprocess -model PE_wrapper_12_0_x2 
Execute         rtl_gen_preprocess PE_wrapper_12_0_x2 
INFO-FLOW: Preprocessing Module: PE_wrapper_12_1_x2 ...
Execute         set_default_model PE_wrapper_12_1_x2 
Execute         cdfg_preprocess -model PE_wrapper_12_1_x2 
Execute         rtl_gen_preprocess PE_wrapper_12_1_x2 
INFO-FLOW: Preprocessing Module: A_PE_dummy_0_x2 ...
Execute         set_default_model A_PE_dummy_0_x2 
Execute         cdfg_preprocess -model A_PE_dummy_0_x2 
Execute         rtl_gen_preprocess A_PE_dummy_0_x2 
INFO-FLOW: Preprocessing Module: A_PE_dummy_1_x2 ...
Execute         set_default_model A_PE_dummy_1_x2 
Execute         cdfg_preprocess -model A_PE_dummy_1_x2 
Execute         rtl_gen_preprocess A_PE_dummy_1_x2 
INFO-FLOW: Preprocessing Module: A_PE_dummy_2_x2 ...
Execute         set_default_model A_PE_dummy_2_x2 
Execute         cdfg_preprocess -model A_PE_dummy_2_x2 
Execute         rtl_gen_preprocess A_PE_dummy_2_x2 
INFO-FLOW: Preprocessing Module: A_PE_dummy_3_x2 ...
Execute         set_default_model A_PE_dummy_3_x2 
Execute         cdfg_preprocess -model A_PE_dummy_3_x2 
Execute         rtl_gen_preprocess A_PE_dummy_3_x2 
INFO-FLOW: Preprocessing Module: A_PE_dummy_4_x2 ...
Execute         set_default_model A_PE_dummy_4_x2 
Execute         cdfg_preprocess -model A_PE_dummy_4_x2 
Execute         rtl_gen_preprocess A_PE_dummy_4_x2 
INFO-FLOW: Preprocessing Module: A_PE_dummy_5_x2 ...
Execute         set_default_model A_PE_dummy_5_x2 
Execute         cdfg_preprocess -model A_PE_dummy_5_x2 
Execute         rtl_gen_preprocess A_PE_dummy_5_x2 
INFO-FLOW: Preprocessing Module: A_PE_dummy_6_x2 ...
Execute         set_default_model A_PE_dummy_6_x2 
Execute         cdfg_preprocess -model A_PE_dummy_6_x2 
Execute         rtl_gen_preprocess A_PE_dummy_6_x2 
INFO-FLOW: Preprocessing Module: A_PE_dummy_7_x2 ...
Execute         set_default_model A_PE_dummy_7_x2 
Execute         cdfg_preprocess -model A_PE_dummy_7_x2 
Execute         rtl_gen_preprocess A_PE_dummy_7_x2 
INFO-FLOW: Preprocessing Module: A_PE_dummy_8_x2 ...
Execute         set_default_model A_PE_dummy_8_x2 
Execute         cdfg_preprocess -model A_PE_dummy_8_x2 
Execute         rtl_gen_preprocess A_PE_dummy_8_x2 
INFO-FLOW: Preprocessing Module: A_PE_dummy_9_x2 ...
Execute         set_default_model A_PE_dummy_9_x2 
Execute         cdfg_preprocess -model A_PE_dummy_9_x2 
Execute         rtl_gen_preprocess A_PE_dummy_9_x2 
INFO-FLOW: Preprocessing Module: A_PE_dummy_10_x2 ...
Execute         set_default_model A_PE_dummy_10_x2 
Execute         cdfg_preprocess -model A_PE_dummy_10_x2 
Execute         rtl_gen_preprocess A_PE_dummy_10_x2 
INFO-FLOW: Preprocessing Module: A_PE_dummy_11_x2 ...
Execute         set_default_model A_PE_dummy_11_x2 
Execute         cdfg_preprocess -model A_PE_dummy_11_x2 
Execute         rtl_gen_preprocess A_PE_dummy_11_x2 
INFO-FLOW: Preprocessing Module: A_PE_dummy_12_x2 ...
Execute         set_default_model A_PE_dummy_12_x2 
Execute         cdfg_preprocess -model A_PE_dummy_12_x2 
Execute         rtl_gen_preprocess A_PE_dummy_12_x2 
INFO-FLOW: Preprocessing Module: B_PE_dummy_0_x2 ...
Execute         set_default_model B_PE_dummy_0_x2 
Execute         cdfg_preprocess -model B_PE_dummy_0_x2 
Execute         rtl_gen_preprocess B_PE_dummy_0_x2 
INFO-FLOW: Preprocessing Module: B_PE_dummy_1_x2 ...
Execute         set_default_model B_PE_dummy_1_x2 
Execute         cdfg_preprocess -model B_PE_dummy_1_x2 
Execute         rtl_gen_preprocess B_PE_dummy_1_x2 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_boundary_0_x2 ...
Execute         set_default_model C_drain_IO_L1_out_boundary_0_x2 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_boundary_0_x2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_0_x2 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_0_x2 ...
Execute         set_default_model C_drain_IO_L1_out_0_x2 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_0_x2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_0_x2 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_1_x2 ...
Execute         set_default_model C_drain_IO_L1_out_1_x2 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_1_x2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_1_x2 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_2_x2 ...
Execute         set_default_model C_drain_IO_L1_out_2_x2 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_2_x2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_2_x2 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_3_x2 ...
Execute         set_default_model C_drain_IO_L1_out_3_x2 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_3_x2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_3_x2 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_4_x2 ...
Execute         set_default_model C_drain_IO_L1_out_4_x2 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_4_x2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_4_x2 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_5_x2 ...
Execute         set_default_model C_drain_IO_L1_out_5_x2 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_5_x2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_5_x2 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_6_x2 ...
Execute         set_default_model C_drain_IO_L1_out_6_x2 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_6_x2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_6_x2 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_7_x2 ...
Execute         set_default_model C_drain_IO_L1_out_7_x2 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_7_x2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_7_x2 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_8_x2 ...
Execute         set_default_model C_drain_IO_L1_out_8_x2 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_8_x2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_8_x2 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_9_x2 ...
Execute         set_default_model C_drain_IO_L1_out_9_x2 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_9_x2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_9_x2 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_10_x2 ...
Execute         set_default_model C_drain_IO_L1_out_10_x2 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_10_x2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_10_x2 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_11_x2 ...
Execute         set_default_model C_drain_IO_L1_out_11_x2 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_11_x2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_11_x2 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_boundary_1_x2 ...
Execute         set_default_model C_drain_IO_L1_out_boundary_1_x2 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_boundary_1_x2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_1_x2 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_12_x2 ...
Execute         set_default_model C_drain_IO_L1_out_12_x2 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_12_x2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_12_x2 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_13_x2 ...
Execute         set_default_model C_drain_IO_L1_out_13_x2 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_13_x2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_13_x2 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_14_x2 ...
Execute         set_default_model C_drain_IO_L1_out_14_x2 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_14_x2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_14_x2 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_15_x2 ...
Execute         set_default_model C_drain_IO_L1_out_15_x2 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_15_x2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_15_x2 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_16_x2 ...
Execute         set_default_model C_drain_IO_L1_out_16_x2 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_16_x2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_16_x2 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_17_x2 ...
Execute         set_default_model C_drain_IO_L1_out_17_x2 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_17_x2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_17_x2 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_18_x2 ...
Execute         set_default_model C_drain_IO_L1_out_18_x2 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_18_x2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_18_x2 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_19_x2 ...
Execute         set_default_model C_drain_IO_L1_out_19_x2 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_19_x2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_19_x2 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_20_x2 ...
Execute         set_default_model C_drain_IO_L1_out_20_x2 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_20_x2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_20_x2 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_21_x2 ...
Execute         set_default_model C_drain_IO_L1_out_21_x2 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_21_x2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_21_x2 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_22_x2 ...
Execute         set_default_model C_drain_IO_L1_out_22_x2 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_22_x2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_22_x2 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_23_x2 ...
Execute         set_default_model C_drain_IO_L1_out_23_x2 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_23_x2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_23_x2 
INFO-FLOW: Preprocessing Module: C_drain_IO_L2_out_boundary_x2 ...
Execute         set_default_model C_drain_IO_L2_out_boundary_x2 
Execute         cdfg_preprocess -model C_drain_IO_L2_out_boundary_x2 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_boundary_x2 
INFO-FLOW: Preprocessing Module: C_drain_IO_L2_out_x2 ...
Execute         set_default_model C_drain_IO_L2_out_x2 
Execute         cdfg_preprocess -model C_drain_IO_L2_out_x2 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_x2 
INFO-FLOW: Preprocessing Module: C_drain_IO_L3_out_x2 ...
Execute         set_default_model C_drain_IO_L3_out_x2 
Execute         cdfg_preprocess -model C_drain_IO_L3_out_x2 
Execute         rtl_gen_preprocess C_drain_IO_L3_out_x2 
INFO-FLOW: Preprocessing Module: kernel3_x2 ...
Execute         set_default_model kernel3_x2 
Execute         cdfg_preprocess -model kernel3_x2 
Execute         rtl_gen_preprocess kernel3_x2 
INFO-FLOW: Preprocessing Module: top ...
Execute         set_default_model top 
Execute         cdfg_preprocess -model top 
Execute         rtl_gen_preprocess top 
INFO-FLOW: Model list for synthesis: kernel3_x0.entry61 A_IO_L3_in_x0 A_IO_L2_in_0_x0 A_IO_L2_in_1_x0 A_IO_L2_in_2_x0 A_IO_L2_in_3_x0 A_IO_L2_in_4_x0 A_IO_L2_in_5_x0 A_IO_L2_in_6_x0 A_IO_L2_in_7_x0 A_IO_L2_in_8_x0 A_IO_L2_in_9_x0 A_IO_L2_in_10_x0 A_IO_L2_in_11_x0 A_IO_L2_in_boundary_x0 B_IO_L3_in_x0 B_IO_L2_in_x0 B_IO_L2_in_boundary_x0 PE_wrapper_0_0_x0 PE_wrapper_0_1_x0 PE_wrapper_1_0_x0 PE_wrapper_1_1_x0 PE_wrapper_2_0_x0 PE_wrapper_2_1_x0 PE_wrapper_3_0_x0 PE_wrapper_3_1_x0 PE_wrapper_4_0_x0 PE_wrapper_4_1_x0 PE_wrapper_5_0_x0 PE_wrapper_5_1_x0 PE_wrapper_6_0_x0 PE_wrapper_6_1_x0 PE_wrapper_7_0_x0 PE_wrapper_7_1_x0 PE_wrapper_8_0_x0 PE_wrapper_8_1_x0 PE_wrapper_9_0_x0 PE_wrapper_9_1_x0 PE_wrapper_10_0_x0 PE_wrapper_10_1_x0 PE_wrapper_11_0_x0 PE_wrapper_11_1_x0 PE_wrapper_12_0_x0 PE_wrapper_12_1_x0 A_PE_dummy_0_x0 A_PE_dummy_1_x0 A_PE_dummy_2_x0 A_PE_dummy_3_x0 A_PE_dummy_4_x0 A_PE_dummy_5_x0 A_PE_dummy_6_x0 A_PE_dummy_7_x0 A_PE_dummy_8_x0 A_PE_dummy_9_x0 A_PE_dummy_10_x0 A_PE_dummy_11_x0 A_PE_dummy_12_x0 B_PE_dummy_0_x0 B_PE_dummy_1_x0 C_drain_IO_L1_out_boundary_0_x0 C_drain_IO_L1_out_0_x0 C_drain_IO_L1_out_1_x0 C_drain_IO_L1_out_2_x0 C_drain_IO_L1_out_3_x0 C_drain_IO_L1_out_4_x0 C_drain_IO_L1_out_5_x0 C_drain_IO_L1_out_6_x0 C_drain_IO_L1_out_7_x0 C_drain_IO_L1_out_8_x0 C_drain_IO_L1_out_9_x0 C_drain_IO_L1_out_10_x0 C_drain_IO_L1_out_11_x0 C_drain_IO_L1_out_boundary_1_x0 C_drain_IO_L1_out_12_x0 C_drain_IO_L1_out_13_x0 C_drain_IO_L1_out_14_x0 C_drain_IO_L1_out_15_x0 C_drain_IO_L1_out_16_x0 C_drain_IO_L1_out_17_x0 C_drain_IO_L1_out_18_x0 C_drain_IO_L1_out_19_x0 C_drain_IO_L1_out_20_x0 C_drain_IO_L1_out_21_x0 C_drain_IO_L1_out_22_x0 C_drain_IO_L1_out_23_x0 C_drain_IO_L2_out_boundary_x0 C_drain_IO_L2_out_x0 C_drain_IO_L3_out_x0 kernel3_x0 nondf_kernel_cov_x0 A_IO_L3_in_x1 A_IO_L2_in_0_x1 A_IO_L2_in_1_x1 A_IO_L2_in_2_x1 A_IO_L2_in_3_x1 A_IO_L2_in_4_x1 A_IO_L2_in_5_x1 A_IO_L2_in_6_x1 A_IO_L2_in_7_x1 A_IO_L2_in_8_x1 A_IO_L2_in_9_x1 A_IO_L2_in_10_x1 A_IO_L2_in_11_x1 A_IO_L2_in_boundary_x1 B_IO_L3_in_x1 B_IO_L2_in_x1 B_IO_L2_in_boundary_x1 PE_wrapper_0_0_x1 PE_wrapper_0_1_x1 PE_wrapper_1_0_x1 PE_wrapper_1_1_x1 PE_wrapper_2_0_x1 PE_wrapper_2_1_x1 PE_wrapper_3_0_x1 PE_wrapper_3_1_x1 PE_wrapper_4_0_x1 PE_wrapper_4_1_x1 PE_wrapper_5_0_x1 PE_wrapper_5_1_x1 PE_wrapper_6_0_x1 PE_wrapper_6_1_x1 PE_wrapper_7_0_x1 PE_wrapper_7_1_x1 PE_wrapper_8_0_x1 PE_wrapper_8_1_x1 PE_wrapper_9_0_x1 PE_wrapper_9_1_x1 PE_wrapper_10_0_x1 PE_wrapper_10_1_x1 PE_wrapper_11_0_x1 PE_wrapper_11_1_x1 PE_wrapper_12_0_x1 PE_wrapper_12_1_x1 A_PE_dummy_0_x1 A_PE_dummy_1_x1 A_PE_dummy_2_x1 A_PE_dummy_3_x1 A_PE_dummy_4_x1 A_PE_dummy_5_x1 A_PE_dummy_6_x1 A_PE_dummy_7_x1 A_PE_dummy_8_x1 A_PE_dummy_9_x1 A_PE_dummy_10_x1 A_PE_dummy_11_x1 A_PE_dummy_12_x1 B_PE_dummy_0_x1 B_PE_dummy_1_x1 C_drain_IO_L1_out_boundary_0_x1 C_drain_IO_L1_out_0_x1 C_drain_IO_L1_out_1_x1 C_drain_IO_L1_out_2_x1 C_drain_IO_L1_out_3_x1 C_drain_IO_L1_out_4_x1 C_drain_IO_L1_out_5_x1 C_drain_IO_L1_out_6_x1 C_drain_IO_L1_out_7_x1 C_drain_IO_L1_out_8_x1 C_drain_IO_L1_out_9_x1 C_drain_IO_L1_out_10_x1 C_drain_IO_L1_out_11_x1 C_drain_IO_L1_out_boundary_1_x1 C_drain_IO_L1_out_12_x1 C_drain_IO_L1_out_13_x1 C_drain_IO_L1_out_14_x1 C_drain_IO_L1_out_15_x1 C_drain_IO_L1_out_16_x1 C_drain_IO_L1_out_17_x1 C_drain_IO_L1_out_18_x1 C_drain_IO_L1_out_19_x1 C_drain_IO_L1_out_20_x1 C_drain_IO_L1_out_21_x1 C_drain_IO_L1_out_22_x1 C_drain_IO_L1_out_23_x1 C_drain_IO_L2_out_boundary_x1 C_drain_IO_L2_out_x1 C_drain_IO_L3_out_x1 kernel3_x1 nondf_kernel_cov_x1 kernel3_x2.entry48 kernel3_x2.entry65 A_IO_L3_in_x2 A_IO_L2_in_0_x2 A_IO_L2_in_1_x2 A_IO_L2_in_2_x2 A_IO_L2_in_3_x2 A_IO_L2_in_4_x2 A_IO_L2_in_5_x2 A_IO_L2_in_6_x2 A_IO_L2_in_7_x2 A_IO_L2_in_8_x2 A_IO_L2_in_9_x2 A_IO_L2_in_10_x2 A_IO_L2_in_11_x2 A_IO_L2_in_boundary_x2 B_IO_L3_in_x2 B_IO_L2_in_x2 B_IO_L2_in_boundary_x2 PE_wrapper_0_0_x2 PE_wrapper_0_1_x2 PE_wrapper_1_0_x2 PE_wrapper_1_1_x2 PE_wrapper_2_0_x2 PE_wrapper_2_1_x2 PE_wrapper_3_0_x2 PE_wrapper_3_1_x2 PE_wrapper_4_0_x2 PE_wrapper_4_1_x2 PE_wrapper_5_0_x2 PE_wrapper_5_1_x2 PE_wrapper_6_0_x2 PE_wrapper_6_1_x2 PE_wrapper_7_0_x2 PE_wrapper_7_1_x2 PE_wrapper_8_0_x2 PE_wrapper_8_1_x2 PE_wrapper_9_0_x2 PE_wrapper_9_1_x2 PE_wrapper_10_0_x2 PE_wrapper_10_1_x2 PE_wrapper_11_0_x2 PE_wrapper_11_1_x2 PE_wrapper_12_0_x2 PE_wrapper_12_1_x2 A_PE_dummy_0_x2 A_PE_dummy_1_x2 A_PE_dummy_2_x2 A_PE_dummy_3_x2 A_PE_dummy_4_x2 A_PE_dummy_5_x2 A_PE_dummy_6_x2 A_PE_dummy_7_x2 A_PE_dummy_8_x2 A_PE_dummy_9_x2 A_PE_dummy_10_x2 A_PE_dummy_11_x2 A_PE_dummy_12_x2 B_PE_dummy_0_x2 B_PE_dummy_1_x2 C_drain_IO_L1_out_boundary_0_x2 C_drain_IO_L1_out_0_x2 C_drain_IO_L1_out_1_x2 C_drain_IO_L1_out_2_x2 C_drain_IO_L1_out_3_x2 C_drain_IO_L1_out_4_x2 C_drain_IO_L1_out_5_x2 C_drain_IO_L1_out_6_x2 C_drain_IO_L1_out_7_x2 C_drain_IO_L1_out_8_x2 C_drain_IO_L1_out_9_x2 C_drain_IO_L1_out_10_x2 C_drain_IO_L1_out_11_x2 C_drain_IO_L1_out_boundary_1_x2 C_drain_IO_L1_out_12_x2 C_drain_IO_L1_out_13_x2 C_drain_IO_L1_out_14_x2 C_drain_IO_L1_out_15_x2 C_drain_IO_L1_out_16_x2 C_drain_IO_L1_out_17_x2 C_drain_IO_L1_out_18_x2 C_drain_IO_L1_out_19_x2 C_drain_IO_L1_out_20_x2 C_drain_IO_L1_out_21_x2 C_drain_IO_L1_out_22_x2 C_drain_IO_L1_out_23_x2 C_drain_IO_L2_out_boundary_x2 C_drain_IO_L2_out_x2 C_drain_IO_L3_out_x2 kernel3_x2 top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel3_x0_entry61' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel3_x0.entry61 
Execute         schedule -model kernel3_x0.entry61 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.34 seconds; current allocated memory: 287.932 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x0_entry61.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x0_entry61.sched.adb -f 
INFO-FLOW: Finish scheduling kernel3_x0.entry61.
Execute         set_default_model kernel3_x0.entry61 
Execute         bind -model kernel3_x0.entry61 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 288.001 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x0_entry61.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x0_entry61.bind.adb -f 
INFO-FLOW: Finish binding kernel3_x0.entry61.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L3_in_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L3_in_x0 
Execute         schedule -model A_IO_L3_in_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 288.247 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L3_in_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L3_in_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L3_in_x0.
Execute         set_default_model A_IO_L3_in_x0 
Execute         bind -model A_IO_L3_in_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 288.588 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L3_in_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L3_in_x0.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L3_in_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_0_x0 
Execute         schedule -model A_IO_L2_in_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 288.836 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_0_x0.
Execute         set_default_model A_IO_L2_in_0_x0 
Execute         bind -model A_IO_L2_in_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 289.129 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_0_x0.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_1_x0 
Execute         schedule -model A_IO_L2_in_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 289.366 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_1_x0.
Execute         set_default_model A_IO_L2_in_1_x0 
Execute         bind -model A_IO_L2_in_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 289.658 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_1_x0.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_2_x0 
Execute         schedule -model A_IO_L2_in_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 289.895 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_2_x0.
Execute         set_default_model A_IO_L2_in_2_x0 
Execute         bind -model A_IO_L2_in_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 290.216 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_2_x0.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_3_x0 
Execute         schedule -model A_IO_L2_in_3_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 290.451 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_3_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_3_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_3_x0.
Execute         set_default_model A_IO_L2_in_3_x0 
Execute         bind -model A_IO_L2_in_3_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 290.747 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_3_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_3_x0.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_3_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_4_x0 
Execute         schedule -model A_IO_L2_in_4_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 290.985 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_4_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_4_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_4_x0.
Execute         set_default_model A_IO_L2_in_4_x0 
Execute         bind -model A_IO_L2_in_4_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 291.278 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_4_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_4_x0.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_4_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_5_x0 
Execute         schedule -model A_IO_L2_in_5_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 291.516 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_5_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_5_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_5_x0.
Execute         set_default_model A_IO_L2_in_5_x0 
Execute         bind -model A_IO_L2_in_5_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 291.807 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_5_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_5_x0.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_5_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_6_x0 
Execute         schedule -model A_IO_L2_in_6_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 292.044 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_6_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_6_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_6_x0.
Execute         set_default_model A_IO_L2_in_6_x0 
Execute         bind -model A_IO_L2_in_6_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 292.368 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_6_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_6_x0.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_6_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_7_x0 
Execute         schedule -model A_IO_L2_in_7_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 292.606 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_7_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_7_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_7_x0.
Execute         set_default_model A_IO_L2_in_7_x0 
Execute         bind -model A_IO_L2_in_7_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 292.900 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_7_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_7_x0.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_7_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_8_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_8_x0 
Execute         schedule -model A_IO_L2_in_8_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 293.138 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_8_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_8_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_8_x0.
Execute         set_default_model A_IO_L2_in_8_x0 
Execute         bind -model A_IO_L2_in_8_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 293.429 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_8_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_8_x0.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_8_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_9_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_9_x0 
Execute         schedule -model A_IO_L2_in_9_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 293.671 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_9_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_9_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_9_x0.
Execute         set_default_model A_IO_L2_in_9_x0 
Execute         bind -model A_IO_L2_in_9_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 293.965 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_9_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_9_x0.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_9_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_10_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_10_x0 
Execute         schedule -model A_IO_L2_in_10_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 294.206 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_10_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_10_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_10_x0.
Execute         set_default_model A_IO_L2_in_10_x0 
Execute         bind -model A_IO_L2_in_10_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 294.501 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_10_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_10_x0.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_10_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_11_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_11_x0 
Execute         schedule -model A_IO_L2_in_11_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 294.742 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_11_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_11_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_11_x0.
Execute         set_default_model A_IO_L2_in_11_x0 
Execute         bind -model A_IO_L2_in_11_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 295.036 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_11_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_11_x0.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_11_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_boundary_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_boundary_x0 
Execute         schedule -model A_IO_L2_in_boundary_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 295.237 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_boundary_x0.
Execute         set_default_model A_IO_L2_in_boundary_x0 
Execute         bind -model A_IO_L2_in_boundary_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 295.482 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_boundary_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L3_in_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L3_in_x0 
Execute         schedule -model B_IO_L3_in_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 295.722 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L3_in_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L3_in_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L3_in_x0.
Execute         set_default_model B_IO_L3_in_x0 
Execute         bind -model B_IO_L3_in_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 296.066 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L3_in_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L3_in_x0.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L3_in_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_x0 
Execute         schedule -model B_IO_L2_in_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 296.308 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_x0.
Execute         set_default_model B_IO_L2_in_x0 
Execute         bind -model B_IO_L2_in_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_B_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 296.603 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_x0.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_boundary_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_boundary_x0 
Execute         schedule -model B_IO_L2_in_boundary_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 296.802 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_boundary_x0.
Execute         set_default_model B_IO_L2_in_boundary_x0 
Execute         bind -model B_IO_L2_in_boundary_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_B_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 297.047 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_boundary_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_0_0_x0 
Execute         schedule -model PE_wrapper_0_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 297.578 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_0_0_x0.
Execute         set_default_model PE_wrapper_0_0_x0 
Execute         bind -model PE_wrapper_0_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 298.313 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_0_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_0_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_0_1_x0 
Execute         schedule -model PE_wrapper_0_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 298.859 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_0_1_x0.
Execute         set_default_model PE_wrapper_0_1_x0 
Execute         bind -model PE_wrapper_0_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 299.565 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_1_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_0_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_1_0_x0 
Execute         schedule -model PE_wrapper_1_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 300.084 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_1_0_x0.
Execute         set_default_model PE_wrapper_1_0_x0 
Execute         bind -model PE_wrapper_1_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 300.794 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_0_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_1_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_1_1_x0 
Execute         schedule -model PE_wrapper_1_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 301.311 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_1_1_x0.
Execute         set_default_model PE_wrapper_1_1_x0 
Execute         bind -model PE_wrapper_1_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 302.016 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_1_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_1_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_2_0_x0 
Execute         schedule -model PE_wrapper_2_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 302.535 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_2_0_x0.
Execute         set_default_model PE_wrapper_2_0_x0 
Execute         bind -model PE_wrapper_2_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 303.242 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_0_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_2_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_2_1_x0 
Execute         schedule -model PE_wrapper_2_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 303.760 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_2_1_x0.
Execute         set_default_model PE_wrapper_2_1_x0 
Execute         bind -model PE_wrapper_2_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 304.471 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_1_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_2_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_3_0_x0 
Execute         schedule -model PE_wrapper_3_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 304.991 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_3_0_x0.
Execute         set_default_model PE_wrapper_3_0_x0 
Execute         bind -model PE_wrapper_3_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 305.700 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_0_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_3_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_3_1_x0 
Execute         schedule -model PE_wrapper_3_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 306.215 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_3_1_x0.
Execute         set_default_model PE_wrapper_3_1_x0 
Execute         bind -model PE_wrapper_3_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 306.927 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_1_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_3_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_4_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_4_0_x0 
Execute         schedule -model PE_wrapper_4_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 307.443 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_4_0_x0.
Execute         set_default_model PE_wrapper_4_0_x0 
Execute         bind -model PE_wrapper_4_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 308.150 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_0_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_4_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_4_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_4_1_x0 
Execute         schedule -model PE_wrapper_4_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 308.667 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_4_1_x0.
Execute         set_default_model PE_wrapper_4_1_x0 
Execute         bind -model PE_wrapper_4_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 309.374 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_1_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_4_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_5_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_5_0_x0 
Execute         schedule -model PE_wrapper_5_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 309.891 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_5_0_x0.
Execute         set_default_model PE_wrapper_5_0_x0 
Execute         bind -model PE_wrapper_5_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 310.597 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_0_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_5_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_5_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_5_1_x0 
Execute         schedule -model PE_wrapper_5_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 311.115 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_5_1_x0.
Execute         set_default_model PE_wrapper_5_1_x0 
Execute         bind -model PE_wrapper_5_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 311.820 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_1_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_5_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_6_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_6_0_x0 
Execute         schedule -model PE_wrapper_6_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 312.376 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_6_0_x0.
Execute         set_default_model PE_wrapper_6_0_x0 
Execute         bind -model PE_wrapper_6_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 313.082 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_0_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_6_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_6_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_6_1_x0 
Execute         schedule -model PE_wrapper_6_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 313.597 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_6_1_x0.
Execute         set_default_model PE_wrapper_6_1_x0 
Execute         bind -model PE_wrapper_6_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 314.306 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_1_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_6_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_7_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_7_0_x0 
Execute         schedule -model PE_wrapper_7_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 314.851 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_7_0_x0.
Execute         set_default_model PE_wrapper_7_0_x0 
Execute         bind -model PE_wrapper_7_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 315.559 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_0_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_7_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_7_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_7_1_x0 
Execute         schedule -model PE_wrapper_7_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 316.075 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_7_1_x0.
Execute         set_default_model PE_wrapper_7_1_x0 
Execute         bind -model PE_wrapper_7_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 316.785 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_1_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_7_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_8_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_8_0_x0 
Execute         schedule -model PE_wrapper_8_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 317.301 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_8_0_x0.
Execute         set_default_model PE_wrapper_8_0_x0 
Execute         bind -model PE_wrapper_8_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 318.010 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_0_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_8_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_8_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_8_1_x0 
Execute         schedule -model PE_wrapper_8_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 318.527 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_8_1_x0.
Execute         set_default_model PE_wrapper_8_1_x0 
Execute         bind -model PE_wrapper_8_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 319.235 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_1_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_8_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_9_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_9_0_x0 
Execute         schedule -model PE_wrapper_9_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 319.753 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_9_0_x0.
Execute         set_default_model PE_wrapper_9_0_x0 
Execute         bind -model PE_wrapper_9_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 320.455 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_0_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_9_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_9_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_9_1_x0 
Execute         schedule -model PE_wrapper_9_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 320.972 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_9_1_x0.
Execute         set_default_model PE_wrapper_9_1_x0 
Execute         bind -model PE_wrapper_9_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 321.685 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_1_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_9_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_10_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_10_0_x0 
Execute         schedule -model PE_wrapper_10_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 322.202 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_10_0_x0.
Execute         set_default_model PE_wrapper_10_0_x0 
Execute         bind -model PE_wrapper_10_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 322.911 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_0_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_10_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_10_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_10_1_x0 
Execute         schedule -model PE_wrapper_10_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 323.427 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_10_1_x0.
Execute         set_default_model PE_wrapper_10_1_x0 
Execute         bind -model PE_wrapper_10_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 324.135 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_1_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_10_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_11_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_11_0_x0 
Execute         schedule -model PE_wrapper_11_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 324.651 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_11_0_x0.
Execute         set_default_model PE_wrapper_11_0_x0 
Execute         bind -model PE_wrapper_11_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 325.388 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_0_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_11_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_11_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_11_1_x0 
Execute         schedule -model PE_wrapper_11_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 325.904 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_11_1_x0.
Execute         set_default_model PE_wrapper_11_1_x0 
Execute         bind -model PE_wrapper_11_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 326.614 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_1_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_11_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_12_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_12_0_x0 
Execute         schedule -model PE_wrapper_12_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 327.130 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_12_0_x0.
Execute         set_default_model PE_wrapper_12_0_x0 
Execute         bind -model PE_wrapper_12_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 327.838 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_0_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_12_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_12_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_12_1_x0 
Execute         schedule -model PE_wrapper_12_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 328.359 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_12_1_x0.
Execute         set_default_model PE_wrapper_12_1_x0 
Execute         bind -model PE_wrapper_12_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 329.072 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_1_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_12_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_0_x0 
Execute         schedule -model A_PE_dummy_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 329.178 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_0_x0.
Execute         set_default_model A_PE_dummy_0_x0 
Execute         bind -model A_PE_dummy_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 329.303 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_0_x0.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_1_x0 
Execute         schedule -model A_PE_dummy_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 329.406 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_1_x0.
Execute         set_default_model A_PE_dummy_1_x0 
Execute         bind -model A_PE_dummy_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 329.531 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_1_x0.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_2_x0 
Execute         schedule -model A_PE_dummy_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 329.671 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_2_x0.
Execute         set_default_model A_PE_dummy_2_x0 
Execute         bind -model A_PE_dummy_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 329.796 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_2_x0.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_3_x0 
Execute         schedule -model A_PE_dummy_3_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 329.898 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_3_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_3_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_3_x0.
Execute         set_default_model A_PE_dummy_3_x0 
Execute         bind -model A_PE_dummy_3_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 330.027 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_3_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_3_x0.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_3_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_4_x0 
Execute         schedule -model A_PE_dummy_4_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 330.137 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_4_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_4_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_4_x0.
Execute         set_default_model A_PE_dummy_4_x0 
Execute         bind -model A_PE_dummy_4_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 330.261 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_4_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_4_x0.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_4_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_5_x0 
Execute         schedule -model A_PE_dummy_5_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 330.365 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_5_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_5_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_5_x0.
Execute         set_default_model A_PE_dummy_5_x0 
Execute         bind -model A_PE_dummy_5_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 330.489 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_5_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_5_x0.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_5_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_6_x0 
Execute         schedule -model A_PE_dummy_6_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 330.592 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_6_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_6_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_6_x0.
Execute         set_default_model A_PE_dummy_6_x0 
Execute         bind -model A_PE_dummy_6_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 330.716 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_6_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_6_x0.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_6_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_7_x0 
Execute         schedule -model A_PE_dummy_7_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 330.849 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_7_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_7_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_7_x0.
Execute         set_default_model A_PE_dummy_7_x0 
Execute         bind -model A_PE_dummy_7_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 330.973 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_7_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_7_x0.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_7_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_8_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_8_x0 
Execute         schedule -model A_PE_dummy_8_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 331.077 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_8_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_8_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_8_x0.
Execute         set_default_model A_PE_dummy_8_x0 
Execute         bind -model A_PE_dummy_8_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 331.201 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_8_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_8_x0.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_8_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_9_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_9_x0 
Execute         schedule -model A_PE_dummy_9_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 331.309 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_9_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_9_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_9_x0.
Execute         set_default_model A_PE_dummy_9_x0 
Execute         bind -model A_PE_dummy_9_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 331.433 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_9_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_9_x0.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_9_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_10_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_10_x0 
Execute         schedule -model A_PE_dummy_10_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 331.543 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_10_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_10_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_10_x0.
Execute         set_default_model A_PE_dummy_10_x0 
Execute         bind -model A_PE_dummy_10_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 331.667 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_10_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_10_x0.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_10_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_11_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_11_x0 
Execute         schedule -model A_PE_dummy_11_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 331.772 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_11_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_11_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_11_x0.
Execute         set_default_model A_PE_dummy_11_x0 
Execute         bind -model A_PE_dummy_11_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 331.897 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_11_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_11_x0.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_11_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_12_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_12_x0 
Execute         schedule -model A_PE_dummy_12_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 332.002 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_12_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_12_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_12_x0.
Execute         set_default_model A_PE_dummy_12_x0 
Execute         bind -model A_PE_dummy_12_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 332.127 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_12_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_12_x0.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_12_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_PE_dummy_0_x0 
Execute         schedule -model B_PE_dummy_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 332.231 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_PE_dummy_0_x0.
Execute         set_default_model B_PE_dummy_0_x0 
Execute         bind -model B_PE_dummy_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 332.355 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_0_x0.bind.adb -f 
INFO-FLOW: Finish binding B_PE_dummy_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_PE_dummy_1_x0 
Execute         schedule -model B_PE_dummy_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 332.464 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_PE_dummy_1_x0.
Execute         set_default_model B_PE_dummy_1_x0 
Execute         bind -model B_PE_dummy_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 332.589 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_1_x0.bind.adb -f 
INFO-FLOW: Finish binding B_PE_dummy_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_boundary_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_boundary_0_x0 
Execute         schedule -model C_drain_IO_L1_out_boundary_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 332.840 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_boundary_0_x0.
Execute         set_default_model C_drain_IO_L1_out_boundary_0_x0 
Execute         bind -model C_drain_IO_L1_out_boundary_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 333.153 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_boundary_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_0_x0 
Execute         schedule -model C_drain_IO_L1_out_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 333.470 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_0_x0.
Execute         set_default_model C_drain_IO_L1_out_0_x0 
Execute         bind -model C_drain_IO_L1_out_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 333.847 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_1_x0 
Execute         schedule -model C_drain_IO_L1_out_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 334.133 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_1_x0.
Execute         set_default_model C_drain_IO_L1_out_1_x0 
Execute         bind -model C_drain_IO_L1_out_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 334.512 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_2_x0 
Execute         schedule -model C_drain_IO_L1_out_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 334.837 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_2_x0.
Execute         set_default_model C_drain_IO_L1_out_2_x0 
Execute         bind -model C_drain_IO_L1_out_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 335.215 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_3_x0 
Execute         schedule -model C_drain_IO_L1_out_3_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 335.504 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_3_x0.
Execute         set_default_model C_drain_IO_L1_out_3_x0 
Execute         bind -model C_drain_IO_L1_out_3_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 335.883 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_3_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_4_x0 
Execute         schedule -model C_drain_IO_L1_out_4_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 336.174 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_4_x0.
Execute         set_default_model C_drain_IO_L1_out_4_x0 
Execute         bind -model C_drain_IO_L1_out_4_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 336.551 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_4_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_5_x0 
Execute         schedule -model C_drain_IO_L1_out_5_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 336.840 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_5_x0.
Execute         set_default_model C_drain_IO_L1_out_5_x0 
Execute         bind -model C_drain_IO_L1_out_5_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 337.218 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_5_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_6_x0 
Execute         schedule -model C_drain_IO_L1_out_6_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 337.508 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_6_x0.
Execute         set_default_model C_drain_IO_L1_out_6_x0 
Execute         bind -model C_drain_IO_L1_out_6_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 337.884 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_6_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_7_x0 
Execute         schedule -model C_drain_IO_L1_out_7_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 338.176 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_7_x0.
Execute         set_default_model C_drain_IO_L1_out_7_x0 
Execute         bind -model C_drain_IO_L1_out_7_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 338.552 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_7_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_8_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_8_x0 
Execute         schedule -model C_drain_IO_L1_out_8_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 338.844 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_8_x0.
Execute         set_default_model C_drain_IO_L1_out_8_x0 
Execute         bind -model C_drain_IO_L1_out_8_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 339.220 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_8_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_9_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_9_x0 
Execute         schedule -model C_drain_IO_L1_out_9_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 339.509 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_9_x0.
Execute         set_default_model C_drain_IO_L1_out_9_x0 
Execute         bind -model C_drain_IO_L1_out_9_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 339.886 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_9_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_10_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_10_x0 
Execute         schedule -model C_drain_IO_L1_out_10_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 340.183 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_10_x0.
Execute         set_default_model C_drain_IO_L1_out_10_x0 
Execute         bind -model C_drain_IO_L1_out_10_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 340.559 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_10_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_11_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_11_x0 
Execute         schedule -model C_drain_IO_L1_out_11_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 340.853 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_11_x0.
Execute         set_default_model C_drain_IO_L1_out_11_x0 
Execute         bind -model C_drain_IO_L1_out_11_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 341.228 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_11_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_boundary_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_boundary_1_x0 
Execute         schedule -model C_drain_IO_L1_out_boundary_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 341.475 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_boundary_1_x0.
Execute         set_default_model C_drain_IO_L1_out_boundary_1_x0 
Execute         bind -model C_drain_IO_L1_out_boundary_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 341.813 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_boundary_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_12_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_12_x0 
Execute         schedule -model C_drain_IO_L1_out_12_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 342.103 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_12_x0.
Execute         set_default_model C_drain_IO_L1_out_12_x0 
Execute         bind -model C_drain_IO_L1_out_12_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 342.479 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_12_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_13_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_13_x0 
Execute         schedule -model C_drain_IO_L1_out_13_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 342.797 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_13_x0.
Execute         set_default_model C_drain_IO_L1_out_13_x0 
Execute         bind -model C_drain_IO_L1_out_13_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 343.177 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_13_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_14_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_14_x0 
Execute         schedule -model C_drain_IO_L1_out_14_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 343.467 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_14_x0.
Execute         set_default_model C_drain_IO_L1_out_14_x0 
Execute         bind -model C_drain_IO_L1_out_14_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 343.845 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_14_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_15_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_15_x0 
Execute         schedule -model C_drain_IO_L1_out_15_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 344.138 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_15_x0.
Execute         set_default_model C_drain_IO_L1_out_15_x0 
Execute         bind -model C_drain_IO_L1_out_15_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 344.517 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_15_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_16_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_16_x0 
Execute         schedule -model C_drain_IO_L1_out_16_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 344.804 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_16_x0.
Execute         set_default_model C_drain_IO_L1_out_16_x0 
Execute         bind -model C_drain_IO_L1_out_16_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 345.183 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_16_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_17_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_17_x0 
Execute         schedule -model C_drain_IO_L1_out_17_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 345.477 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_17_x0.
Execute         set_default_model C_drain_IO_L1_out_17_x0 
Execute         bind -model C_drain_IO_L1_out_17_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 345.855 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_17_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_18_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_18_x0 
Execute         schedule -model C_drain_IO_L1_out_18_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 346.146 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_18_x0.
Execute         set_default_model C_drain_IO_L1_out_18_x0 
Execute         bind -model C_drain_IO_L1_out_18_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 346.524 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_18_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_19_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_19_x0 
Execute         schedule -model C_drain_IO_L1_out_19_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 346.810 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_19_x0.
Execute         set_default_model C_drain_IO_L1_out_19_x0 
Execute         bind -model C_drain_IO_L1_out_19_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 347.190 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_19_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_20_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_20_x0 
Execute         schedule -model C_drain_IO_L1_out_20_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 347.483 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_20_x0.
Execute         set_default_model C_drain_IO_L1_out_20_x0 
Execute         bind -model C_drain_IO_L1_out_20_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 347.861 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_20_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_21_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_21_x0 
Execute         schedule -model C_drain_IO_L1_out_21_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 348.149 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_21_x0.
Execute         set_default_model C_drain_IO_L1_out_21_x0 
Execute         bind -model C_drain_IO_L1_out_21_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 348.526 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_21_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_22_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_22_x0 
Execute         schedule -model C_drain_IO_L1_out_22_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 348.843 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_22_x0.
Execute         set_default_model C_drain_IO_L1_out_22_x0 
Execute         bind -model C_drain_IO_L1_out_22_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 349.220 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_22_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_23_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_23_x0 
Execute         schedule -model C_drain_IO_L1_out_23_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 349.508 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_23_x0.
Execute         set_default_model C_drain_IO_L1_out_23_x0 
Execute         bind -model C_drain_IO_L1_out_23_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 349.886 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_23_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out_boundary_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L2_out_boundary_x0 
Execute         schedule -model C_drain_IO_L2_out_boundary_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 349.998 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L2_out_boundary_x0.
Execute         set_default_model C_drain_IO_L2_out_boundary_x0 
Execute         bind -model C_drain_IO_L2_out_boundary_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 350.136 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L2_out_boundary_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L2_out_x0 
Execute         schedule -model C_drain_IO_L2_out_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 350.299 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L2_out_x0.
Execute         set_default_model C_drain_IO_L2_out_x0 
Execute         bind -model C_drain_IO_L2_out_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 350.494 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L2_out_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L3_out_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L3_out_x0 
Execute         schedule -model C_drain_IO_L3_out_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 350.652 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L3_out_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L3_out_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L3_out_x0.
Execute         set_default_model C_drain_IO_L3_out_x0 
Execute         bind -model C_drain_IO_L3_out_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 350.860 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L3_out_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L3_out_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L3_out_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel3_x0 
Execute         schedule -model kernel3_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_0_0_x0 (from PE_wrapper_0_0_x0_U0 to C_drain_IO_L1_out_11_x0_U0) to 26 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_0_1_x0 (from PE_wrapper_0_1_x0_U0 to C_drain_IO_L1_out_23_x0_U0) to 26 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_1_0_x0 (from PE_wrapper_1_0_x0_U0 to C_drain_IO_L1_out_10_x0_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_1_1_x0 (from PE_wrapper_1_1_x0_U0 to C_drain_IO_L1_out_22_x0_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_2_0_x0 (from PE_wrapper_2_0_x0_U0 to C_drain_IO_L1_out_9_x0_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_2_1_x0 (from PE_wrapper_2_1_x0_U0 to C_drain_IO_L1_out_21_x0_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_3_0_x0 (from PE_wrapper_3_0_x0_U0 to C_drain_IO_L1_out_8_x0_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_3_1_x0 (from PE_wrapper_3_1_x0_U0 to C_drain_IO_L1_out_20_x0_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_4_0_x0 (from PE_wrapper_4_0_x0_U0 to C_drain_IO_L1_out_7_x0_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_4_1_x0 (from PE_wrapper_4_1_x0_U0 to C_drain_IO_L1_out_19_x0_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_5_0_x0 (from PE_wrapper_5_0_x0_U0 to C_drain_IO_L1_out_6_x0_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_5_1_x0 (from PE_wrapper_5_1_x0_U0 to C_drain_IO_L1_out_18_x0_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_6_0_x0 (from PE_wrapper_6_0_x0_U0 to C_drain_IO_L1_out_5_x0_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_6_1_x0 (from PE_wrapper_6_1_x0_U0 to C_drain_IO_L1_out_17_x0_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_7_0_x0 (from PE_wrapper_7_0_x0_U0 to C_drain_IO_L1_out_4_x0_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_7_1_x0 (from PE_wrapper_7_1_x0_U0 to C_drain_IO_L1_out_16_x0_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_8_0_x0 (from PE_wrapper_8_0_x0_U0 to C_drain_IO_L1_out_3_x0_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_8_1_x0 (from PE_wrapper_8_1_x0_U0 to C_drain_IO_L1_out_15_x0_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_9_0_x0 (from PE_wrapper_9_0_x0_U0 to C_drain_IO_L1_out_2_x0_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_9_1_x0 (from PE_wrapper_9_1_x0_U0 to C_drain_IO_L1_out_14_x0_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_10_0_x0 (from PE_wrapper_10_0_x0_U0 to C_drain_IO_L1_out_1_x0_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_10_1_x0 (from PE_wrapper_10_1_x0_U0 to C_drain_IO_L1_out_13_x0_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_11_0_x0 (from PE_wrapper_11_0_x0_U0 to C_drain_IO_L1_out_0_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_11_1_x0 (from PE_wrapper_11_1_x0_U0 to C_drain_IO_L1_out_12_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_C_drain_IO_L1_out_0_0_x0 (from C_drain_IO_L1_out_11_x0_U0 to C_drain_IO_L2_out_x0_U0) to 4 to improve performance and/or avoid deadlocks.
Command         schedule done; 0.63 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 352.016 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x0.sched.adb -f 
INFO-FLOW: Finish scheduling kernel3_x0.
Execute         set_default_model kernel3_x0 
Execute         bind -model kernel3_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 12.58 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 12.71 seconds. CPU system time: 0 seconds. Elapsed time: 12.72 seconds; current allocated memory: 355.062 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 3.03 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x0.bind.adb -f 
INFO-FLOW: Finish binding kernel3_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nondf_kernel_cov_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model nondf_kernel_cov_x0 
Execute         schedule -model nondf_kernel_cov_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.26 seconds; current allocated memory: 355.577 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/nondf_kernel_cov_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/nondf_kernel_cov_x0.sched.adb -f 
INFO-FLOW: Finish scheduling nondf_kernel_cov_x0.
Execute         set_default_model nondf_kernel_cov_x0 
Execute         bind -model nondf_kernel_cov_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 356.196 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/nondf_kernel_cov_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/nondf_kernel_cov_x0.bind.adb -f 
INFO-FLOW: Finish binding nondf_kernel_cov_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L3_in_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L3_in_x1 
Execute         schedule -model A_IO_L3_in_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 356.297 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L3_in_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L3_in_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L3_in_x1.
Execute         set_default_model A_IO_L3_in_x1 
Execute         bind -model A_IO_L3_in_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 356.434 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L3_in_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L3_in_x1.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L3_in_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_0_x1 
Execute         schedule -model A_IO_L2_in_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 356.674 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_0_x1.
Execute         set_default_model A_IO_L2_in_0_x1 
Execute         bind -model A_IO_L2_in_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 356.964 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_0_x1.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_1_x1 
Execute         schedule -model A_IO_L2_in_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 357.202 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_1_x1.
Execute         set_default_model A_IO_L2_in_1_x1 
Execute         bind -model A_IO_L2_in_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 357.492 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_1_x1.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_2_x1 
Execute         schedule -model A_IO_L2_in_2_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 357.730 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_2_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_2_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_2_x1.
Execute         set_default_model A_IO_L2_in_2_x1 
Execute         bind -model A_IO_L2_in_2_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 358.021 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_2_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_2_x1.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_2_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_3_x1 
Execute         schedule -model A_IO_L2_in_3_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 358.287 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_3_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_3_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_3_x1.
Execute         set_default_model A_IO_L2_in_3_x1 
Execute         bind -model A_IO_L2_in_3_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 358.580 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_3_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_3_x1.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_3_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_4_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_4_x1 
Execute         schedule -model A_IO_L2_in_4_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 358.822 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_4_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_4_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_4_x1.
Execute         set_default_model A_IO_L2_in_4_x1 
Execute         bind -model A_IO_L2_in_4_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 359.120 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_4_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_4_x1.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_4_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_5_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_5_x1 
Execute         schedule -model A_IO_L2_in_5_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 359.355 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_5_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_5_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_5_x1.
Execute         set_default_model A_IO_L2_in_5_x1 
Execute         bind -model A_IO_L2_in_5_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 359.648 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_5_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_5_x1.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_5_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_6_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_6_x1 
Execute         schedule -model A_IO_L2_in_6_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 359.886 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_6_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_6_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_6_x1.
Execute         set_default_model A_IO_L2_in_6_x1 
Execute         bind -model A_IO_L2_in_6_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 360.176 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_6_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_6_x1.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_6_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_7_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_7_x1 
Execute         schedule -model A_IO_L2_in_7_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 360.412 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_7_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_7_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_7_x1.
Execute         set_default_model A_IO_L2_in_7_x1 
Execute         bind -model A_IO_L2_in_7_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 360.703 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_7_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_7_x1.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_7_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_8_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_8_x1 
Execute         schedule -model A_IO_L2_in_8_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 360.939 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_8_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_8_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_8_x1.
Execute         set_default_model A_IO_L2_in_8_x1 
Execute         bind -model A_IO_L2_in_8_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 361.231 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_8_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_8_x1.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_8_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_9_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_9_x1 
Execute         schedule -model A_IO_L2_in_9_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 361.468 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_9_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_9_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_9_x1.
Execute         set_default_model A_IO_L2_in_9_x1 
Execute         bind -model A_IO_L2_in_9_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 361.760 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_9_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_9_x1.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_9_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_10_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_10_x1 
Execute         schedule -model A_IO_L2_in_10_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 362.001 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_10_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_10_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_10_x1.
Execute         set_default_model A_IO_L2_in_10_x1 
Execute         bind -model A_IO_L2_in_10_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 362.294 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_10_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_10_x1.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_10_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_11_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_11_x1 
Execute         schedule -model A_IO_L2_in_11_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 362.566 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_11_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_11_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_11_x1.
Execute         set_default_model A_IO_L2_in_11_x1 
Execute         bind -model A_IO_L2_in_11_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 362.859 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_11_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_11_x1.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_11_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_boundary_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_boundary_x1 
Execute         schedule -model A_IO_L2_in_boundary_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 363.050 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_boundary_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_boundary_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_boundary_x1.
Execute         set_default_model A_IO_L2_in_boundary_x1 
Execute         bind -model A_IO_L2_in_boundary_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 363.294 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_boundary_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_boundary_x1.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_boundary_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L3_in_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L3_in_x1 
Execute         schedule -model B_IO_L3_in_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 363.395 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L3_in_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L3_in_x1.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L3_in_x1.
Execute         set_default_model B_IO_L3_in_x1 
Execute         bind -model B_IO_L3_in_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 363.563 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L3_in_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L3_in_x1.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L3_in_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_x1 
Execute         schedule -model B_IO_L2_in_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 363.806 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_x1.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_x1.
Execute         set_default_model B_IO_L2_in_x1 
Execute         bind -model B_IO_L2_in_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_B_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 364.099 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_x1.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_boundary_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_boundary_x1 
Execute         schedule -model B_IO_L2_in_boundary_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 364.295 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_boundary_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_boundary_x1.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_boundary_x1.
Execute         set_default_model B_IO_L2_in_boundary_x1 
Execute         bind -model B_IO_L2_in_boundary_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_B_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 364.541 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_boundary_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_boundary_x1.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_boundary_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_0_0_x1 
Execute         schedule -model PE_wrapper_0_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 365.057 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_0_0_x1.
Execute         set_default_model PE_wrapper_0_0_x1 
Execute         bind -model PE_wrapper_0_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 365.769 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_0_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_0_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_0_1_x1 
Execute         schedule -model PE_wrapper_0_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 366.285 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_0_1_x1.
Execute         set_default_model PE_wrapper_0_1_x1 
Execute         bind -model PE_wrapper_0_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 366.993 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_1_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_0_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_1_0_x1 
Execute         schedule -model PE_wrapper_1_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 367.512 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_1_0_x1.
Execute         set_default_model PE_wrapper_1_0_x1 
Execute         bind -model PE_wrapper_1_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 368.218 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_0_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_1_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_1_1_x1 
Execute         schedule -model PE_wrapper_1_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 368.736 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_1_1_x1.
Execute         set_default_model PE_wrapper_1_1_x1 
Execute         bind -model PE_wrapper_1_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 369.449 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_1_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_1_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_2_0_x1 
Execute         schedule -model PE_wrapper_2_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 369.966 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_2_0_x1.
Execute         set_default_model PE_wrapper_2_0_x1 
Execute         bind -model PE_wrapper_2_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 370.674 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_0_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_2_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_2_1_x1 
Execute         schedule -model PE_wrapper_2_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 371.193 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_2_1_x1.
Execute         set_default_model PE_wrapper_2_1_x1 
Execute         bind -model PE_wrapper_2_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 371.903 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_1_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_2_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_3_0_x1 
Execute         schedule -model PE_wrapper_3_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 372.419 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_3_0_x1.
Execute         set_default_model PE_wrapper_3_0_x1 
Execute         bind -model PE_wrapper_3_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 373.127 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_0_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_3_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_3_1_x1 
Execute         schedule -model PE_wrapper_3_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 373.645 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_3_1_x1.
Execute         set_default_model PE_wrapper_3_1_x1 
Execute         bind -model PE_wrapper_3_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 374.355 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_1_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_3_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_4_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_4_0_x1 
Execute         schedule -model PE_wrapper_4_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 374.903 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_4_0_x1.
Execute         set_default_model PE_wrapper_4_0_x1 
Execute         bind -model PE_wrapper_4_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 375.638 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_0_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_4_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_4_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_4_1_x1 
Execute         schedule -model PE_wrapper_4_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 376.152 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_4_1_x1.
Execute         set_default_model PE_wrapper_4_1_x1 
Execute         bind -model PE_wrapper_4_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 376.860 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_1_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_4_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_5_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_5_0_x1 
Execute         schedule -model PE_wrapper_5_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 377.378 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_5_0_x1.
Execute         set_default_model PE_wrapper_5_0_x1 
Execute         bind -model PE_wrapper_5_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 378.086 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_0_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_5_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_5_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_5_1_x1 
Execute         schedule -model PE_wrapper_5_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 378.602 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_5_1_x1.
Execute         set_default_model PE_wrapper_5_1_x1 
Execute         bind -model PE_wrapper_5_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 379.344 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_1_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_5_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_6_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_6_0_x1 
Execute         schedule -model PE_wrapper_6_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 379.862 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_6_0_x1.
Execute         set_default_model PE_wrapper_6_0_x1 
Execute         bind -model PE_wrapper_6_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 380.570 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_0_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_6_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_6_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_6_1_x1 
Execute         schedule -model PE_wrapper_6_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 381.086 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_6_1_x1.
Execute         set_default_model PE_wrapper_6_1_x1 
Execute         bind -model PE_wrapper_6_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 381.792 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_1_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_6_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_7_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_7_0_x1 
Execute         schedule -model PE_wrapper_7_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 382.308 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_7_0_x1.
Execute         set_default_model PE_wrapper_7_0_x1 
Execute         bind -model PE_wrapper_7_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 383.014 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_0_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_7_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_7_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_7_1_x1 
Execute         schedule -model PE_wrapper_7_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 383.532 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_7_1_x1.
Execute         set_default_model PE_wrapper_7_1_x1 
Execute         bind -model PE_wrapper_7_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 384.242 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_1_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_7_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_8_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_8_0_x1 
Execute         schedule -model PE_wrapper_8_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 384.761 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_8_0_x1.
Execute         set_default_model PE_wrapper_8_0_x1 
Execute         bind -model PE_wrapper_8_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 385.464 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_0_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_8_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_8_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_8_1_x1 
Execute         schedule -model PE_wrapper_8_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 385.982 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_8_1_x1.
Execute         set_default_model PE_wrapper_8_1_x1 
Execute         bind -model PE_wrapper_8_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 386.687 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_1_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_8_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_9_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_9_0_x1 
Execute         schedule -model PE_wrapper_9_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 387.206 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_9_0_x1.
Execute         set_default_model PE_wrapper_9_0_x1 
Execute         bind -model PE_wrapper_9_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 387.911 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_0_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_9_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_9_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_9_1_x1 
Execute         schedule -model PE_wrapper_9_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 388.457 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_9_1_x1.
Execute         set_default_model PE_wrapper_9_1_x1 
Execute         bind -model PE_wrapper_9_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 389.170 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_1_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_9_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_10_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_10_0_x1 
Execute         schedule -model PE_wrapper_10_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 389.688 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_10_0_x1.
Execute         set_default_model PE_wrapper_10_0_x1 
Execute         bind -model PE_wrapper_10_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 390.396 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_0_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_10_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_10_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_10_1_x1 
Execute         schedule -model PE_wrapper_10_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 390.911 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_10_1_x1.
Execute         set_default_model PE_wrapper_10_1_x1 
Execute         bind -model PE_wrapper_10_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 391.616 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_1_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_10_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_11_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_11_0_x1 
Execute         schedule -model PE_wrapper_11_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 392.132 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_11_0_x1.
Execute         set_default_model PE_wrapper_11_0_x1 
Execute         bind -model PE_wrapper_11_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 392.868 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_0_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_11_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_11_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_11_1_x1 
Execute         schedule -model PE_wrapper_11_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 393.385 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_11_1_x1.
Execute         set_default_model PE_wrapper_11_1_x1 
Execute         bind -model PE_wrapper_11_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 394.090 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_1_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_11_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_12_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_12_0_x1 
Execute         schedule -model PE_wrapper_12_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 394.606 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_12_0_x1.
Execute         set_default_model PE_wrapper_12_0_x1 
Execute         bind -model PE_wrapper_12_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 395.314 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_0_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_12_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_12_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_12_1_x1 
Execute         schedule -model PE_wrapper_12_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 395.831 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_12_1_x1.
Execute         set_default_model PE_wrapper_12_1_x1 
Execute         bind -model PE_wrapper_12_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 396.539 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_1_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_12_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_0_x1 
Execute         schedule -model A_PE_dummy_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 396.645 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_0_x1.
Execute         set_default_model A_PE_dummy_0_x1 
Execute         bind -model A_PE_dummy_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 396.770 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_0_x1.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_1_x1 
Execute         schedule -model A_PE_dummy_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 396.874 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_1_x1.
Execute         set_default_model A_PE_dummy_1_x1 
Execute         bind -model A_PE_dummy_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 396.998 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_1_x1.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_2_x1 
Execute         schedule -model A_PE_dummy_2_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 397.108 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_2_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_2_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_2_x1.
Execute         set_default_model A_PE_dummy_2_x1 
Execute         bind -model A_PE_dummy_2_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 397.237 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_2_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_2_x1.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_2_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_3_x1 
Execute         schedule -model A_PE_dummy_3_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 397.343 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_3_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_3_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_3_x1.
Execute         set_default_model A_PE_dummy_3_x1 
Execute         bind -model A_PE_dummy_3_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 397.495 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_3_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_3_x1.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_3_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_4_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_4_x1 
Execute         schedule -model A_PE_dummy_4_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 397.599 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_4_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_4_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_4_x1.
Execute         set_default_model A_PE_dummy_4_x1 
Execute         bind -model A_PE_dummy_4_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 397.723 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_4_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_4_x1.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_4_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_5_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_5_x1 
Execute         schedule -model A_PE_dummy_5_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 397.828 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_5_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_5_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_5_x1.
Execute         set_default_model A_PE_dummy_5_x1 
Execute         bind -model A_PE_dummy_5_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 397.951 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_5_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_5_x1.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_5_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_6_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_6_x1 
Execute         schedule -model A_PE_dummy_6_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 398.057 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_6_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_6_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_6_x1.
Execute         set_default_model A_PE_dummy_6_x1 
Execute         bind -model A_PE_dummy_6_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 398.180 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_6_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_6_x1.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_6_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_7_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_7_x1 
Execute         schedule -model A_PE_dummy_7_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 398.285 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_7_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_7_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_7_x1.
Execute         set_default_model A_PE_dummy_7_x1 
Execute         bind -model A_PE_dummy_7_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 398.409 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_7_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_7_x1.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_7_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_8_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_8_x1 
Execute         schedule -model A_PE_dummy_8_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 398.516 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_8_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_8_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_8_x1.
Execute         set_default_model A_PE_dummy_8_x1 
Execute         bind -model A_PE_dummy_8_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 398.641 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_8_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_8_x1.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_8_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_9_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_9_x1 
Execute         schedule -model A_PE_dummy_9_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 398.744 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_9_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_9_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_9_x1.
Execute         set_default_model A_PE_dummy_9_x1 
Execute         bind -model A_PE_dummy_9_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 398.868 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_9_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_9_x1.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_9_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_10_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_10_x1 
Execute         schedule -model A_PE_dummy_10_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 398.978 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_10_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_10_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_10_x1.
Execute         set_default_model A_PE_dummy_10_x1 
Execute         bind -model A_PE_dummy_10_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 399.134 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_10_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_10_x1.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_10_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_11_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_11_x1 
Execute         schedule -model A_PE_dummy_11_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 399.239 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_11_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_11_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_11_x1.
Execute         set_default_model A_PE_dummy_11_x1 
Execute         bind -model A_PE_dummy_11_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 399.363 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_11_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_11_x1.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_11_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_12_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_12_x1 
Execute         schedule -model A_PE_dummy_12_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 399.474 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_12_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_12_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_12_x1.
Execute         set_default_model A_PE_dummy_12_x1 
Execute         bind -model A_PE_dummy_12_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 399.598 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_12_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_12_x1.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_12_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_PE_dummy_0_x1 
Execute         schedule -model B_PE_dummy_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 399.702 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling B_PE_dummy_0_x1.
Execute         set_default_model B_PE_dummy_0_x1 
Execute         bind -model B_PE_dummy_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 399.827 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_0_x1.bind.adb -f 
INFO-FLOW: Finish binding B_PE_dummy_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_PE_dummy_1_x1 
Execute         schedule -model B_PE_dummy_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 399.959 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling B_PE_dummy_1_x1.
Execute         set_default_model B_PE_dummy_1_x1 
Execute         bind -model B_PE_dummy_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 400.086 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_1_x1.bind.adb -f 
INFO-FLOW: Finish binding B_PE_dummy_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_boundary_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_boundary_0_x1 
Execute         schedule -model C_drain_IO_L1_out_boundary_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 400.333 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_boundary_0_x1.
Execute         set_default_model C_drain_IO_L1_out_boundary_0_x1 
Execute         bind -model C_drain_IO_L1_out_boundary_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 400.643 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_boundary_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_0_x1 
Execute         schedule -model C_drain_IO_L1_out_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 400.933 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_0_x1.
Execute         set_default_model C_drain_IO_L1_out_0_x1 
Execute         bind -model C_drain_IO_L1_out_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 401.308 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_1_x1 
Execute         schedule -model C_drain_IO_L1_out_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 401.595 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_1_x1.
Execute         set_default_model C_drain_IO_L1_out_1_x1 
Execute         bind -model C_drain_IO_L1_out_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 401.972 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_2_x1 
Execute         schedule -model C_drain_IO_L1_out_2_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 402.264 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_2_x1.
Execute         set_default_model C_drain_IO_L1_out_2_x1 
Execute         bind -model C_drain_IO_L1_out_2_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 402.644 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_2_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_3_x1 
Execute         schedule -model C_drain_IO_L1_out_3_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 402.932 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_3_x1.
Execute         set_default_model C_drain_IO_L1_out_3_x1 
Execute         bind -model C_drain_IO_L1_out_3_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 403.311 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_3_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_4_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_4_x1 
Execute         schedule -model C_drain_IO_L1_out_4_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 403.601 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_4_x1.
Execute         set_default_model C_drain_IO_L1_out_4_x1 
Execute         bind -model C_drain_IO_L1_out_4_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 403.977 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_4_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_5_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_5_x1 
Execute         schedule -model C_drain_IO_L1_out_5_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 404.266 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_5_x1.
Execute         set_default_model C_drain_IO_L1_out_5_x1 
Execute         bind -model C_drain_IO_L1_out_5_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 404.642 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_5_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_6_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_6_x1 
Execute         schedule -model C_drain_IO_L1_out_6_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 404.934 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_6_x1.
Execute         set_default_model C_drain_IO_L1_out_6_x1 
Execute         bind -model C_drain_IO_L1_out_6_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 405.309 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_6_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_7_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_7_x1 
Execute         schedule -model C_drain_IO_L1_out_7_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 405.604 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_7_x1.
Execute         set_default_model C_drain_IO_L1_out_7_x1 
Execute         bind -model C_drain_IO_L1_out_7_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 405.980 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_7_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_8_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_8_x1 
Execute         schedule -model C_drain_IO_L1_out_8_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 406.269 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_8_x1.
Execute         set_default_model C_drain_IO_L1_out_8_x1 
Execute         bind -model C_drain_IO_L1_out_8_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 406.675 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_8_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_9_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_9_x1 
Execute         schedule -model C_drain_IO_L1_out_9_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 406.993 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_9_x1.
Execute         set_default_model C_drain_IO_L1_out_9_x1 
Execute         bind -model C_drain_IO_L1_out_9_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 407.369 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_9_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_10_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_10_x1 
Execute         schedule -model C_drain_IO_L1_out_10_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 407.669 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_10_x1.
Execute         set_default_model C_drain_IO_L1_out_10_x1 
Execute         bind -model C_drain_IO_L1_out_10_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 408.045 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_10_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_11_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_11_x1 
Execute         schedule -model C_drain_IO_L1_out_11_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 408.333 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_11_x1.
Execute         set_default_model C_drain_IO_L1_out_11_x1 
Execute         bind -model C_drain_IO_L1_out_11_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 408.709 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_11_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_boundary_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_boundary_1_x1 
Execute         schedule -model C_drain_IO_L1_out_boundary_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 408.956 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_boundary_1_x1.
Execute         set_default_model C_drain_IO_L1_out_boundary_1_x1 
Execute         bind -model C_drain_IO_L1_out_boundary_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 409.264 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_boundary_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_12_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_12_x1 
Execute         schedule -model C_drain_IO_L1_out_12_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 409.557 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_12_x1.
Execute         set_default_model C_drain_IO_L1_out_12_x1 
Execute         bind -model C_drain_IO_L1_out_12_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 409.932 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_12_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_13_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_13_x1 
Execute         schedule -model C_drain_IO_L1_out_13_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 410.221 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_13_x1.
Execute         set_default_model C_drain_IO_L1_out_13_x1 
Execute         bind -model C_drain_IO_L1_out_13_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 410.597 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_13_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_14_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_14_x1 
Execute         schedule -model C_drain_IO_L1_out_14_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 410.887 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_14_x1.
Execute         set_default_model C_drain_IO_L1_out_14_x1 
Execute         bind -model C_drain_IO_L1_out_14_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 411.262 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_14_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_15_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_15_x1 
Execute         schedule -model C_drain_IO_L1_out_15_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 411.556 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_15_x1.
Execute         set_default_model C_drain_IO_L1_out_15_x1 
Execute         bind -model C_drain_IO_L1_out_15_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 411.932 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_15_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_16_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_16_x1 
Execute         schedule -model C_drain_IO_L1_out_16_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 412.221 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_16_x1.
Execute         set_default_model C_drain_IO_L1_out_16_x1 
Execute         bind -model C_drain_IO_L1_out_16_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 412.598 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_16_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_17_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_17_x1 
Execute         schedule -model C_drain_IO_L1_out_17_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 412.894 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_17_x1.
Execute         set_default_model C_drain_IO_L1_out_17_x1 
Execute         bind -model C_drain_IO_L1_out_17_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 413.269 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_17_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_18_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_18_x1 
Execute         schedule -model C_drain_IO_L1_out_18_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 413.558 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_18_x1.
Execute         set_default_model C_drain_IO_L1_out_18_x1 
Execute         bind -model C_drain_IO_L1_out_18_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 413.963 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_18_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_19_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_19_x1 
Execute         schedule -model C_drain_IO_L1_out_19_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 414.252 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_19_x1.
Execute         set_default_model C_drain_IO_L1_out_19_x1 
Execute         bind -model C_drain_IO_L1_out_19_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 414.628 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_19_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_20_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_20_x1 
Execute         schedule -model C_drain_IO_L1_out_20_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 414.923 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_20_x1.
Execute         set_default_model C_drain_IO_L1_out_20_x1 
Execute         bind -model C_drain_IO_L1_out_20_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 415.298 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_20_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_21_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_21_x1 
Execute         schedule -model C_drain_IO_L1_out_21_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 415.588 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_21_x1.
Execute         set_default_model C_drain_IO_L1_out_21_x1 
Execute         bind -model C_drain_IO_L1_out_21_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 415.992 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_21_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_22_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_22_x1 
Execute         schedule -model C_drain_IO_L1_out_22_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 416.284 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_22_x1.
Execute         set_default_model C_drain_IO_L1_out_22_x1 
Execute         bind -model C_drain_IO_L1_out_22_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 416.659 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_22_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_23_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_23_x1 
Execute         schedule -model C_drain_IO_L1_out_23_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 416.948 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_23_x1.
Execute         set_default_model C_drain_IO_L1_out_23_x1 
Execute         bind -model C_drain_IO_L1_out_23_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 417.324 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_23_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out_boundary_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L2_out_boundary_x1 
Execute         schedule -model C_drain_IO_L2_out_boundary_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 417.431 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L2_out_boundary_x1.
Execute         set_default_model C_drain_IO_L2_out_boundary_x1 
Execute         bind -model C_drain_IO_L2_out_boundary_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 417.569 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L2_out_boundary_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L2_out_x1 
Execute         schedule -model C_drain_IO_L2_out_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 417.728 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L2_out_x1.
Execute         set_default_model C_drain_IO_L2_out_x1 
Execute         bind -model C_drain_IO_L2_out_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 417.923 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_x1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L2_out_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L3_out_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L3_out_x1 
Execute         schedule -model C_drain_IO_L3_out_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 418.078 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L3_out_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L3_out_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L3_out_x1.
Execute         set_default_model C_drain_IO_L3_out_x1 
Execute         bind -model C_drain_IO_L3_out_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 418.288 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L3_out_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L3_out_x1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L3_out_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel3_x1 
Execute         schedule -model kernel3_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_0_0_x1 (from PE_wrapper_0_0_x1_U0 to C_drain_IO_L1_out_11_x1_U0) to 26 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_0_1_x1 (from PE_wrapper_0_1_x1_U0 to C_drain_IO_L1_out_23_x1_U0) to 26 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_1_0_x1 (from PE_wrapper_1_0_x1_U0 to C_drain_IO_L1_out_10_x1_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_1_1_x1 (from PE_wrapper_1_1_x1_U0 to C_drain_IO_L1_out_22_x1_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_2_0_x1 (from PE_wrapper_2_0_x1_U0 to C_drain_IO_L1_out_9_x1_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_2_1_x1 (from PE_wrapper_2_1_x1_U0 to C_drain_IO_L1_out_21_x1_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_3_0_x1 (from PE_wrapper_3_0_x1_U0 to C_drain_IO_L1_out_8_x1_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_3_1_x1 (from PE_wrapper_3_1_x1_U0 to C_drain_IO_L1_out_20_x1_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_4_0_x1 (from PE_wrapper_4_0_x1_U0 to C_drain_IO_L1_out_7_x1_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_4_1_x1 (from PE_wrapper_4_1_x1_U0 to C_drain_IO_L1_out_19_x1_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_5_0_x1 (from PE_wrapper_5_0_x1_U0 to C_drain_IO_L1_out_6_x1_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_5_1_x1 (from PE_wrapper_5_1_x1_U0 to C_drain_IO_L1_out_18_x1_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_6_0_x1 (from PE_wrapper_6_0_x1_U0 to C_drain_IO_L1_out_5_x1_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_6_1_x1 (from PE_wrapper_6_1_x1_U0 to C_drain_IO_L1_out_17_x1_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_7_0_x1 (from PE_wrapper_7_0_x1_U0 to C_drain_IO_L1_out_4_x1_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_7_1_x1 (from PE_wrapper_7_1_x1_U0 to C_drain_IO_L1_out_16_x1_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_8_0_x1 (from PE_wrapper_8_0_x1_U0 to C_drain_IO_L1_out_3_x1_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_8_1_x1 (from PE_wrapper_8_1_x1_U0 to C_drain_IO_L1_out_15_x1_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_9_0_x1 (from PE_wrapper_9_0_x1_U0 to C_drain_IO_L1_out_2_x1_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_9_1_x1 (from PE_wrapper_9_1_x1_U0 to C_drain_IO_L1_out_14_x1_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_10_0_x1 (from PE_wrapper_10_0_x1_U0 to C_drain_IO_L1_out_1_x1_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_10_1_x1 (from PE_wrapper_10_1_x1_U0 to C_drain_IO_L1_out_13_x1_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_11_0_x1 (from PE_wrapper_11_0_x1_U0 to C_drain_IO_L1_out_0_x1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_11_1_x1 (from PE_wrapper_11_1_x1_U0 to C_drain_IO_L1_out_12_x1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_C_drain_IO_L1_out_0_0_x1 (from C_drain_IO_L1_out_11_x1_U0 to C_drain_IO_L2_out_x1_U0) to 4 to improve performance and/or avoid deadlocks.
Command         schedule done; 0.8 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.92 seconds; current allocated memory: 419.395 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x1.sched.adb -f 
INFO-FLOW: Finish scheduling kernel3_x1.
Execute         set_default_model kernel3_x1 
Execute         bind -model kernel3_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 11.85 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 11.99 seconds. CPU system time: 0 seconds. Elapsed time: 11.99 seconds; current allocated memory: 422.364 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 3.01 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x1.bind.adb -f 
INFO-FLOW: Finish binding kernel3_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nondf_kernel_cov_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model nondf_kernel_cov_x1 
Execute         schedule -model nondf_kernel_cov_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.26 seconds; current allocated memory: 422.878 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/nondf_kernel_cov_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/nondf_kernel_cov_x1.sched.adb -f 
INFO-FLOW: Finish scheduling nondf_kernel_cov_x1.
Execute         set_default_model nondf_kernel_cov_x1 
Execute         bind -model nondf_kernel_cov_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 423.497 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/nondf_kernel_cov_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/nondf_kernel_cov_x1.bind.adb -f 
INFO-FLOW: Finish binding nondf_kernel_cov_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel3_x2_entry48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel3_x2.entry48 
Execute         schedule -model kernel3_x2.entry48 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 423.565 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x2_entry48.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x2_entry48.sched.adb -f 
INFO-FLOW: Finish scheduling kernel3_x2.entry48.
Execute         set_default_model kernel3_x2.entry48 
Execute         bind -model kernel3_x2.entry48 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 423.615 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x2_entry48.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x2_entry48.bind.adb -f 
INFO-FLOW: Finish binding kernel3_x2.entry48.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel3_x2_entry65' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel3_x2.entry65 
Execute         schedule -model kernel3_x2.entry65 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 423.646 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x2_entry65.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x2_entry65.sched.adb -f 
INFO-FLOW: Finish scheduling kernel3_x2.entry65.
Execute         set_default_model kernel3_x2.entry65 
Execute         bind -model kernel3_x2.entry65 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 423.709 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x2_entry65.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x2_entry65.bind.adb -f 
INFO-FLOW: Finish binding kernel3_x2.entry65.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L3_in_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L3_in_x2 
Execute         schedule -model A_IO_L3_in_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 423.812 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L3_in_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L3_in_x2.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L3_in_x2.
Execute         set_default_model A_IO_L3_in_x2 
Execute         bind -model A_IO_L3_in_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 423.950 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L3_in_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L3_in_x2.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L3_in_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_0_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_0_x2 
Execute         schedule -model A_IO_L2_in_0_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 424.190 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_0_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_0_x2.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_0_x2.
Execute         set_default_model A_IO_L2_in_0_x2 
Execute         bind -model A_IO_L2_in_0_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 424.482 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_0_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_0_x2.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_0_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_1_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_1_x2 
Execute         schedule -model A_IO_L2_in_1_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 424.718 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_1_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_1_x2.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_1_x2.
Execute         set_default_model A_IO_L2_in_1_x2 
Execute         bind -model A_IO_L2_in_1_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 425.009 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_1_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_1_x2.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_1_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_2_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_2_x2 
Execute         schedule -model A_IO_L2_in_2_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 425.243 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_2_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_2_x2.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_2_x2.
Execute         set_default_model A_IO_L2_in_2_x2 
Execute         bind -model A_IO_L2_in_2_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 425.534 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_2_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_2_x2.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_2_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_3_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_3_x2 
Execute         schedule -model A_IO_L2_in_3_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 425.801 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_3_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_3_x2.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_3_x2.
Execute         set_default_model A_IO_L2_in_3_x2 
Execute         bind -model A_IO_L2_in_3_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 426.093 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_3_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_3_x2.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_3_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_4_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_4_x2 
Execute         schedule -model A_IO_L2_in_4_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 426.328 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_4_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_4_x2.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_4_x2.
Execute         set_default_model A_IO_L2_in_4_x2 
Execute         bind -model A_IO_L2_in_4_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 426.618 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_4_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_4_x2.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_4_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_5_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_5_x2 
Execute         schedule -model A_IO_L2_in_5_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 426.858 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_5_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_5_x2.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_5_x2.
Execute         set_default_model A_IO_L2_in_5_x2 
Execute         bind -model A_IO_L2_in_5_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 427.148 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_5_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_5_x2.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_5_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_6_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_6_x2 
Execute         schedule -model A_IO_L2_in_6_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 427.386 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_6_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_6_x2.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_6_x2.
Execute         set_default_model A_IO_L2_in_6_x2 
Execute         bind -model A_IO_L2_in_6_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 427.677 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_6_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_6_x2.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_6_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_7_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_7_x2 
Execute         schedule -model A_IO_L2_in_7_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 427.916 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_7_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_7_x2.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_7_x2.
Execute         set_default_model A_IO_L2_in_7_x2 
Execute         bind -model A_IO_L2_in_7_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 428.205 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_7_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_7_x2.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_7_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_8_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_8_x2 
Execute         schedule -model A_IO_L2_in_8_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 428.476 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_8_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_8_x2.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_8_x2.
Execute         set_default_model A_IO_L2_in_8_x2 
Execute         bind -model A_IO_L2_in_8_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 428.767 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_8_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_8_x2.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_8_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_9_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_9_x2 
Execute         schedule -model A_IO_L2_in_9_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 429.003 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_9_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_9_x2.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_9_x2.
Execute         set_default_model A_IO_L2_in_9_x2 
Execute         bind -model A_IO_L2_in_9_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 429.310 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_9_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_9_x2.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_9_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_10_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_10_x2 
Execute         schedule -model A_IO_L2_in_10_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 429.550 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_10_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_10_x2.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_10_x2.
Execute         set_default_model A_IO_L2_in_10_x2 
Execute         bind -model A_IO_L2_in_10_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 429.841 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_10_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_10_x2.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_10_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_11_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_11_x2 
Execute         schedule -model A_IO_L2_in_11_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 430.088 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_11_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_11_x2.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_11_x2.
Execute         set_default_model A_IO_L2_in_11_x2 
Execute         bind -model A_IO_L2_in_11_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 430.378 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_11_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_11_x2.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_11_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_boundary_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_boundary_x2 
Execute         schedule -model A_IO_L2_in_boundary_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 430.574 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_boundary_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_boundary_x2.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_boundary_x2.
Execute         set_default_model A_IO_L2_in_boundary_x2 
Execute         bind -model A_IO_L2_in_boundary_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 430.817 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_boundary_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_boundary_x2.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_boundary_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L3_in_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L3_in_x2 
Execute         schedule -model B_IO_L3_in_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 430.919 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L3_in_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L3_in_x2.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L3_in_x2.
Execute         set_default_model B_IO_L3_in_x2 
Execute         bind -model B_IO_L3_in_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 431.057 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L3_in_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L3_in_x2.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L3_in_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_x2 
Execute         schedule -model B_IO_L2_in_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 431.298 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_x2.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_x2.
Execute         set_default_model B_IO_L2_in_x2 
Execute         bind -model B_IO_L2_in_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_B_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 431.589 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_x2.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_boundary_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_boundary_x2 
Execute         schedule -model B_IO_L2_in_boundary_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 431.790 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_boundary_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_boundary_x2.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_boundary_x2.
Execute         set_default_model B_IO_L2_in_boundary_x2 
Execute         bind -model B_IO_L2_in_boundary_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_B_pong_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 432.033 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_boundary_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_boundary_x2.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_boundary_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_0_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_0_0_x2 
Execute         schedule -model PE_wrapper_0_0_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 432.550 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_0_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_0_x2.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_0_0_x2.
Execute         set_default_model PE_wrapper_0_0_x2 
Execute         bind -model PE_wrapper_0_0_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 433.256 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_0_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_0_x2.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_0_0_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_1_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_0_1_x2 
Execute         schedule -model PE_wrapper_0_1_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 433.803 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_1_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_1_x2.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_0_1_x2.
Execute         set_default_model PE_wrapper_0_1_x2 
Execute         bind -model PE_wrapper_0_1_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 434.510 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_1_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_1_x2.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_0_1_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_0_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_1_0_x2 
Execute         schedule -model PE_wrapper_1_0_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 435.029 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_0_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_0_x2.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_1_0_x2.
Execute         set_default_model PE_wrapper_1_0_x2 
Execute         bind -model PE_wrapper_1_0_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 435.756 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_0_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_0_x2.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_1_0_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_1_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_1_1_x2 
Execute         schedule -model PE_wrapper_1_1_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 436.272 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_1_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_1_x2.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_1_1_x2.
Execute         set_default_model PE_wrapper_1_1_x2 
Execute         bind -model PE_wrapper_1_1_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 436.979 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_1_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_1_x2.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_1_1_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_0_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_2_0_x2 
Execute         schedule -model PE_wrapper_2_0_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 437.496 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_0_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_0_x2.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_2_0_x2.
Execute         set_default_model PE_wrapper_2_0_x2 
Execute         bind -model PE_wrapper_2_0_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 438.203 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_0_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_0_x2.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_2_0_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_1_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_2_1_x2 
Execute         schedule -model PE_wrapper_2_1_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 438.720 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_1_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_1_x2.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_2_1_x2.
Execute         set_default_model PE_wrapper_2_1_x2 
Execute         bind -model PE_wrapper_2_1_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 439.429 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_1_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_1_x2.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_2_1_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_0_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_3_0_x2 
Execute         schedule -model PE_wrapper_3_0_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 439.945 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_0_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_0_x2.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_3_0_x2.
Execute         set_default_model PE_wrapper_3_0_x2 
Execute         bind -model PE_wrapper_3_0_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 440.652 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_0_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_0_x2.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_3_0_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_1_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_3_1_x2 
Execute         schedule -model PE_wrapper_3_1_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 441.168 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_1_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_1_x2.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_3_1_x2.
Execute         set_default_model PE_wrapper_3_1_x2 
Execute         bind -model PE_wrapper_3_1_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 441.879 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_1_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_1_x2.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_3_1_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_4_0_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_4_0_x2 
Execute         schedule -model PE_wrapper_4_0_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 442.394 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_0_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_0_x2.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_4_0_x2.
Execute         set_default_model PE_wrapper_4_0_x2 
Execute         bind -model PE_wrapper_4_0_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 443.100 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_0_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_0_x2.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_4_0_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_4_1_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_4_1_x2 
Execute         schedule -model PE_wrapper_4_1_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 443.615 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_1_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_1_x2.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_4_1_x2.
Execute         set_default_model PE_wrapper_4_1_x2 
Execute         bind -model PE_wrapper_4_1_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 444.320 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_1_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_1_x2.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_4_1_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_5_0_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_5_0_x2 
Execute         schedule -model PE_wrapper_5_0_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 444.845 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_0_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_0_x2.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_5_0_x2.
Execute         set_default_model PE_wrapper_5_0_x2 
Execute         bind -model PE_wrapper_5_0_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 445.554 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_0_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_0_x2.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_5_0_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_5_1_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_5_1_x2 
Execute         schedule -model PE_wrapper_5_1_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 446.069 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_1_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_1_x2.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_5_1_x2.
Execute         set_default_model PE_wrapper_5_1_x2 
Execute         bind -model PE_wrapper_5_1_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 446.775 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_1_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_1_x2.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_5_1_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_6_0_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_6_0_x2 
Execute         schedule -model PE_wrapper_6_0_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 447.293 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_0_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_0_x2.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_6_0_x2.
Execute         set_default_model PE_wrapper_6_0_x2 
Execute         bind -model PE_wrapper_6_0_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 448.001 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_0_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_0_x2.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_6_0_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_6_1_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_6_1_x2 
Execute         schedule -model PE_wrapper_6_1_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 448.546 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_1_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_1_x2.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_6_1_x2.
Execute         set_default_model PE_wrapper_6_1_x2 
Execute         bind -model PE_wrapper_6_1_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 449.255 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_1_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_1_x2.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_6_1_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_7_0_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_7_0_x2 
Execute         schedule -model PE_wrapper_7_0_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 449.769 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_0_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_0_x2.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_7_0_x2.
Execute         set_default_model PE_wrapper_7_0_x2 
Execute         bind -model PE_wrapper_7_0_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 450.476 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_0_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_0_x2.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_7_0_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_7_1_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_7_1_x2 
Execute         schedule -model PE_wrapper_7_1_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 451.022 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_1_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_1_x2.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_7_1_x2.
Execute         set_default_model PE_wrapper_7_1_x2 
Execute         bind -model PE_wrapper_7_1_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 451.730 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_1_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_1_x2.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_7_1_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_8_0_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_8_0_x2 
Execute         schedule -model PE_wrapper_8_0_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 452.244 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_0_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_0_x2.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_8_0_x2.
Execute         set_default_model PE_wrapper_8_0_x2 
Execute         bind -model PE_wrapper_8_0_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 452.955 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_0_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_0_x2.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_8_0_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_8_1_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_8_1_x2 
Execute         schedule -model PE_wrapper_8_1_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 453.469 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_1_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_1_x2.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_8_1_x2.
Execute         set_default_model PE_wrapper_8_1_x2 
Execute         bind -model PE_wrapper_8_1_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 454.176 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_1_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_1_x2.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_8_1_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_9_0_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_9_0_x2 
Execute         schedule -model PE_wrapper_9_0_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 454.701 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_0_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_0_x2.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_9_0_x2.
Execute         set_default_model PE_wrapper_9_0_x2 
Execute         bind -model PE_wrapper_9_0_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 455.407 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_0_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_0_x2.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_9_0_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_9_1_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_9_1_x2 
Execute         schedule -model PE_wrapper_9_1_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 455.922 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_1_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_1_x2.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_9_1_x2.
Execute         set_default_model PE_wrapper_9_1_x2 
Execute         bind -model PE_wrapper_9_1_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 456.630 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_1_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_1_x2.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_9_1_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_10_0_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_10_0_x2 
Execute         schedule -model PE_wrapper_10_0_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 457.144 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_0_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_0_x2.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_10_0_x2.
Execute         set_default_model PE_wrapper_10_0_x2 
Execute         bind -model PE_wrapper_10_0_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 457.845 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_0_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_0_x2.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_10_0_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_10_1_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_10_1_x2 
Execute         schedule -model PE_wrapper_10_1_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 458.363 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_1_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_1_x2.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_10_1_x2.
Execute         set_default_model PE_wrapper_10_1_x2 
Execute         bind -model PE_wrapper_10_1_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 459.069 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_1_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_1_x2.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_10_1_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_11_0_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_11_0_x2 
Execute         schedule -model PE_wrapper_11_0_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 459.584 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_0_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_0_x2.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_11_0_x2.
Execute         set_default_model PE_wrapper_11_0_x2 
Execute         bind -model PE_wrapper_11_0_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 460.293 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_0_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_0_x2.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_11_0_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_11_1_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_11_1_x2 
Execute         schedule -model PE_wrapper_11_1_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 460.807 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_1_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_1_x2.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_11_1_x2.
Execute         set_default_model PE_wrapper_11_1_x2 
Execute         bind -model PE_wrapper_11_1_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 461.517 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_1_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_1_x2.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_11_1_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_12_0_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_12_0_x2 
Execute         schedule -model PE_wrapper_12_0_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 462.061 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_0_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_0_x2.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_12_0_x2.
Execute         set_default_model PE_wrapper_12_0_x2 
Execute         bind -model PE_wrapper_12_0_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 462.769 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_0_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_0_x2.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_12_0_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_12_1_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_12_1_x2 
Execute         schedule -model PE_wrapper_12_1_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 463.283 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_1_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_1_x2.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_12_1_x2.
Execute         set_default_model PE_wrapper_12_1_x2 
Execute         bind -model PE_wrapper_12_1_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 463.995 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_1_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_1_x2.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_12_1_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_0_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_0_x2 
Execute         schedule -model A_PE_dummy_0_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.27 seconds; current allocated memory: 464.100 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_0_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_0_x2.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_0_x2.
Execute         set_default_model A_PE_dummy_0_x2 
Execute         bind -model A_PE_dummy_0_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 464.225 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_0_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_0_x2.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_0_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_1_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_1_x2 
Execute         schedule -model A_PE_dummy_1_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 464.329 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_1_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_1_x2.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_1_x2.
Execute         set_default_model A_PE_dummy_1_x2 
Execute         bind -model A_PE_dummy_1_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 464.460 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_1_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_1_x2.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_1_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_2_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_2_x2 
Execute         schedule -model A_PE_dummy_2_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 464.570 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_2_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_2_x2.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_2_x2.
Execute         set_default_model A_PE_dummy_2_x2 
Execute         bind -model A_PE_dummy_2_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 464.693 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_2_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_2_x2.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_2_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_3_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_3_x2 
Execute         schedule -model A_PE_dummy_3_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 464.828 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_3_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_3_x2.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_3_x2.
Execute         set_default_model A_PE_dummy_3_x2 
Execute         bind -model A_PE_dummy_3_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 464.952 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_3_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_3_x2.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_3_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_4_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_4_x2 
Execute         schedule -model A_PE_dummy_4_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 465.055 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_4_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_4_x2.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_4_x2.
Execute         set_default_model A_PE_dummy_4_x2 
Execute         bind -model A_PE_dummy_4_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 465.179 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_4_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_4_x2.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_4_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_5_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_5_x2 
Execute         schedule -model A_PE_dummy_5_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 465.283 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_5_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_5_x2.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_5_x2.
Execute         set_default_model A_PE_dummy_5_x2 
Execute         bind -model A_PE_dummy_5_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 465.407 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_5_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_5_x2.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_5_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_6_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_6_x2 
Execute         schedule -model A_PE_dummy_6_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 465.514 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_6_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_6_x2.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_6_x2.
Execute         set_default_model A_PE_dummy_6_x2 
Execute         bind -model A_PE_dummy_6_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 465.637 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_6_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_6_x2.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_6_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_7_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_7_x2 
Execute         schedule -model A_PE_dummy_7_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 465.743 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_7_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_7_x2.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_7_x2.
Execute         set_default_model A_PE_dummy_7_x2 
Execute         bind -model A_PE_dummy_7_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 465.865 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_7_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_7_x2.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_7_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_8_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_8_x2 
Execute         schedule -model A_PE_dummy_8_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 465.973 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_8_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_8_x2.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_8_x2.
Execute         set_default_model A_PE_dummy_8_x2 
Execute         bind -model A_PE_dummy_8_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 466.126 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_8_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_8_x2.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_8_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_9_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_9_x2 
Execute         schedule -model A_PE_dummy_9_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 466.230 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_9_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_9_x2.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_9_x2.
Execute         set_default_model A_PE_dummy_9_x2 
Execute         bind -model A_PE_dummy_9_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 466.354 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_9_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_9_x2.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_9_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_10_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_10_x2 
Execute         schedule -model A_PE_dummy_10_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 466.465 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_10_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_10_x2.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_10_x2.
Execute         set_default_model A_PE_dummy_10_x2 
Execute         bind -model A_PE_dummy_10_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 466.588 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_10_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_10_x2.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_10_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_11_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_11_x2 
Execute         schedule -model A_PE_dummy_11_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 466.698 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_11_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_11_x2.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_11_x2.
Execute         set_default_model A_PE_dummy_11_x2 
Execute         bind -model A_PE_dummy_11_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 466.822 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_11_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_11_x2.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_11_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_12_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_12_x2 
Execute         schedule -model A_PE_dummy_12_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 466.927 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_12_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_12_x2.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_12_x2.
Execute         set_default_model A_PE_dummy_12_x2 
Execute         bind -model A_PE_dummy_12_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 467.051 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_12_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_12_x2.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_12_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_0_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_PE_dummy_0_x2 
Execute         schedule -model B_PE_dummy_0_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 467.156 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_0_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_0_x2.sched.adb -f 
INFO-FLOW: Finish scheduling B_PE_dummy_0_x2.
Execute         set_default_model B_PE_dummy_0_x2 
Execute         bind -model B_PE_dummy_0_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 467.280 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_0_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_0_x2.bind.adb -f 
INFO-FLOW: Finish binding B_PE_dummy_0_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_1_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_PE_dummy_1_x2 
Execute         schedule -model B_PE_dummy_1_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 467.384 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_1_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_1_x2.sched.adb -f 
INFO-FLOW: Finish scheduling B_PE_dummy_1_x2.
Execute         set_default_model B_PE_dummy_1_x2 
Execute         bind -model B_PE_dummy_1_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 467.508 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_1_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_1_x2.bind.adb -f 
INFO-FLOW: Finish binding B_PE_dummy_1_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_boundary_0_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_boundary_0_x2 
Execute         schedule -model C_drain_IO_L1_out_boundary_0_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 467.756 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x2.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_boundary_0_x2.
Execute         set_default_model C_drain_IO_L1_out_boundary_0_x2 
Execute         bind -model C_drain_IO_L1_out_boundary_0_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 468.064 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x2.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_boundary_0_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_0_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_0_x2 
Execute         schedule -model C_drain_IO_L1_out_0_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 468.361 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x2.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_0_x2.
Execute         set_default_model C_drain_IO_L1_out_0_x2 
Execute         bind -model C_drain_IO_L1_out_0_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 468.741 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x2.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_0_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_1_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_1_x2 
Execute         schedule -model C_drain_IO_L1_out_1_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 469.055 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x2.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_1_x2.
Execute         set_default_model C_drain_IO_L1_out_1_x2 
Execute         bind -model C_drain_IO_L1_out_1_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 469.429 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x2.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_1_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_2_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_2_x2 
Execute         schedule -model C_drain_IO_L1_out_2_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 469.724 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x2.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_2_x2.
Execute         set_default_model C_drain_IO_L1_out_2_x2 
Execute         bind -model C_drain_IO_L1_out_2_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 470.099 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x2.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_2_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_3_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_3_x2 
Execute         schedule -model C_drain_IO_L1_out_3_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 470.417 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x2.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_3_x2.
Execute         set_default_model C_drain_IO_L1_out_3_x2 
Execute         bind -model C_drain_IO_L1_out_3_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 470.792 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x2.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_3_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_4_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_4_x2 
Execute         schedule -model C_drain_IO_L1_out_4_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 471.081 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x2.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_4_x2.
Execute         set_default_model C_drain_IO_L1_out_4_x2 
Execute         bind -model C_drain_IO_L1_out_4_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 471.458 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x2.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_4_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_5_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_5_x2 
Execute         schedule -model C_drain_IO_L1_out_5_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 471.746 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x2.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_5_x2.
Execute         set_default_model C_drain_IO_L1_out_5_x2 
Execute         bind -model C_drain_IO_L1_out_5_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 472.121 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x2.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_5_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_6_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_6_x2 
Execute         schedule -model C_drain_IO_L1_out_6_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 472.410 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x2.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_6_x2.
Execute         set_default_model C_drain_IO_L1_out_6_x2 
Execute         bind -model C_drain_IO_L1_out_6_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 472.786 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x2.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_6_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_7_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_7_x2 
Execute         schedule -model C_drain_IO_L1_out_7_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 473.079 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x2.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_7_x2.
Execute         set_default_model C_drain_IO_L1_out_7_x2 
Execute         bind -model C_drain_IO_L1_out_7_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 473.454 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x2.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_7_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_8_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_8_x2 
Execute         schedule -model C_drain_IO_L1_out_8_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 473.747 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x2.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_8_x2.
Execute         set_default_model C_drain_IO_L1_out_8_x2 
Execute         bind -model C_drain_IO_L1_out_8_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 474.121 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x2.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_8_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_9_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_9_x2 
Execute         schedule -model C_drain_IO_L1_out_9_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 474.411 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x2.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_9_x2.
Execute         set_default_model C_drain_IO_L1_out_9_x2 
Execute         bind -model C_drain_IO_L1_out_9_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 474.786 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x2.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_9_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_10_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_10_x2 
Execute         schedule -model C_drain_IO_L1_out_10_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 475.080 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x2.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_10_x2.
Execute         set_default_model C_drain_IO_L1_out_10_x2 
Execute         bind -model C_drain_IO_L1_out_10_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 475.453 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x2.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_10_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_11_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_11_x2 
Execute         schedule -model C_drain_IO_L1_out_11_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 475.742 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x2.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_11_x2.
Execute         set_default_model C_drain_IO_L1_out_11_x2 
Execute         bind -model C_drain_IO_L1_out_11_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.23 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 476.117 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x2.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_11_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_boundary_1_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_boundary_1_x2 
Execute         schedule -model C_drain_IO_L1_out_boundary_1_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 476.364 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x2.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_boundary_1_x2.
Execute         set_default_model C_drain_IO_L1_out_boundary_1_x2 
Execute         bind -model C_drain_IO_L1_out_boundary_1_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 476.673 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x2.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_boundary_1_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_12_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_12_x2 
Execute         schedule -model C_drain_IO_L1_out_12_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 476.967 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x2.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_12_x2.
Execute         set_default_model C_drain_IO_L1_out_12_x2 
Execute         bind -model C_drain_IO_L1_out_12_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 477.340 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x2.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_12_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_13_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_13_x2 
Execute         schedule -model C_drain_IO_L1_out_13_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 477.657 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x2.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_13_x2.
Execute         set_default_model C_drain_IO_L1_out_13_x2 
Execute         bind -model C_drain_IO_L1_out_13_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 478.034 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x2.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_13_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_14_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_14_x2 
Execute         schedule -model C_drain_IO_L1_out_14_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 478.356 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x2.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_14_x2.
Execute         set_default_model C_drain_IO_L1_out_14_x2 
Execute         bind -model C_drain_IO_L1_out_14_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 478.730 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x2.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_14_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_15_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_15_x2 
Execute         schedule -model C_drain_IO_L1_out_15_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 479.019 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x2.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_15_x2.
Execute         set_default_model C_drain_IO_L1_out_15_x2 
Execute         bind -model C_drain_IO_L1_out_15_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 479.394 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x2.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_15_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_16_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_16_x2 
Execute         schedule -model C_drain_IO_L1_out_16_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 479.683 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x2.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_16_x2.
Execute         set_default_model C_drain_IO_L1_out_16_x2 
Execute         bind -model C_drain_IO_L1_out_16_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 480.058 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x2.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_16_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_17_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_17_x2 
Execute         schedule -model C_drain_IO_L1_out_17_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 480.358 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x2.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_17_x2.
Execute         set_default_model C_drain_IO_L1_out_17_x2 
Execute         bind -model C_drain_IO_L1_out_17_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 480.735 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x2.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_17_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_18_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_18_x2 
Execute         schedule -model C_drain_IO_L1_out_18_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 481.021 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x2.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_18_x2.
Execute         set_default_model C_drain_IO_L1_out_18_x2 
Execute         bind -model C_drain_IO_L1_out_18_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 481.396 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x2.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_18_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_19_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_19_x2 
Execute         schedule -model C_drain_IO_L1_out_19_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 481.686 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x2.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_19_x2.
Execute         set_default_model C_drain_IO_L1_out_19_x2 
Execute         bind -model C_drain_IO_L1_out_19_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 482.061 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x2.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_19_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_20_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_20_x2 
Execute         schedule -model C_drain_IO_L1_out_20_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 482.348 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x2.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_20_x2.
Execute         set_default_model C_drain_IO_L1_out_20_x2 
Execute         bind -model C_drain_IO_L1_out_20_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 482.725 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x2.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_20_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_21_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_21_x2 
Execute         schedule -model C_drain_IO_L1_out_21_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 483.018 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x2.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_21_x2.
Execute         set_default_model C_drain_IO_L1_out_21_x2 
Execute         bind -model C_drain_IO_L1_out_21_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 483.393 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x2.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_21_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_22_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_22_x2 
Execute         schedule -model C_drain_IO_L1_out_22_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 483.681 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x2.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_22_x2.
Execute         set_default_model C_drain_IO_L1_out_22_x2 
Execute         bind -model C_drain_IO_L1_out_22_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.23 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 484.056 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x2.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_22_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_23_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_23_x2 
Execute         schedule -model C_drain_IO_L1_out_23_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 484.344 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x2.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_23_x2.
Execute         set_default_model C_drain_IO_L1_out_23_x2 
Execute         bind -model C_drain_IO_L1_out_23_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.23 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 484.751 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x2.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_23_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out_boundary_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L2_out_boundary_x2 
Execute         schedule -model C_drain_IO_L2_out_boundary_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 484.857 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x2.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L2_out_boundary_x2.
Execute         set_default_model C_drain_IO_L2_out_boundary_x2 
Execute         bind -model C_drain_IO_L2_out_boundary_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 484.993 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x2.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L2_out_boundary_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L2_out_x2 
Execute         schedule -model C_drain_IO_L2_out_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 485.158 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_x2.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L2_out_x2.
Execute         set_default_model C_drain_IO_L2_out_x2 
Execute         bind -model C_drain_IO_L2_out_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 485.354 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_x2.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L2_out_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L3_out_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L3_out_x2 
Execute         schedule -model C_drain_IO_L3_out_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 485.650 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L3_out_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L3_out_x2.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L3_out_x2.
Execute         set_default_model C_drain_IO_L3_out_x2 
Execute         bind -model C_drain_IO_L3_out_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.23 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 486.055 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L3_out_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L3_out_x2.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L3_out_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel3_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel3_x2 
Execute         schedule -model kernel3_x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_0_0_x2 (from PE_wrapper_0_0_x2_U0 to C_drain_IO_L1_out_11_x2_U0) to 26 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_0_1_x2 (from PE_wrapper_0_1_x2_U0 to C_drain_IO_L1_out_23_x2_U0) to 26 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_1_0_x2 (from PE_wrapper_1_0_x2_U0 to C_drain_IO_L1_out_10_x2_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_1_1_x2 (from PE_wrapper_1_1_x2_U0 to C_drain_IO_L1_out_22_x2_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_2_0_x2 (from PE_wrapper_2_0_x2_U0 to C_drain_IO_L1_out_9_x2_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_2_1_x2 (from PE_wrapper_2_1_x2_U0 to C_drain_IO_L1_out_21_x2_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_3_0_x2 (from PE_wrapper_3_0_x2_U0 to C_drain_IO_L1_out_8_x2_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_3_1_x2 (from PE_wrapper_3_1_x2_U0 to C_drain_IO_L1_out_20_x2_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_4_0_x2 (from PE_wrapper_4_0_x2_U0 to C_drain_IO_L1_out_7_x2_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_4_1_x2 (from PE_wrapper_4_1_x2_U0 to C_drain_IO_L1_out_19_x2_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_5_0_x2 (from PE_wrapper_5_0_x2_U0 to C_drain_IO_L1_out_6_x2_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_5_1_x2 (from PE_wrapper_5_1_x2_U0 to C_drain_IO_L1_out_18_x2_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_6_0_x2 (from PE_wrapper_6_0_x2_U0 to C_drain_IO_L1_out_5_x2_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_6_1_x2 (from PE_wrapper_6_1_x2_U0 to C_drain_IO_L1_out_17_x2_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_7_0_x2 (from PE_wrapper_7_0_x2_U0 to C_drain_IO_L1_out_4_x2_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_7_1_x2 (from PE_wrapper_7_1_x2_U0 to C_drain_IO_L1_out_16_x2_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_8_0_x2 (from PE_wrapper_8_0_x2_U0 to C_drain_IO_L1_out_3_x2_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_8_1_x2 (from PE_wrapper_8_1_x2_U0 to C_drain_IO_L1_out_15_x2_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_9_0_x2 (from PE_wrapper_9_0_x2_U0 to C_drain_IO_L1_out_2_x2_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_9_1_x2 (from PE_wrapper_9_1_x2_U0 to C_drain_IO_L1_out_14_x2_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_10_0_x2 (from PE_wrapper_10_0_x2_U0 to C_drain_IO_L1_out_1_x2_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_10_1_x2 (from PE_wrapper_10_1_x2_U0 to C_drain_IO_L1_out_13_x2_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_11_0_x2 (from PE_wrapper_11_0_x2_U0 to C_drain_IO_L1_out_0_x2_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_11_1_x2 (from PE_wrapper_11_1_x2_U0 to C_drain_IO_L1_out_12_x2_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_C_drain_IO_L1_out_0_0_x2 (from C_drain_IO_L1_out_11_x2_U0 to C_drain_IO_L2_out_x2_U0) to 4 to improve performance and/or avoid deadlocks.
Command         schedule done; 0.97 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.13 seconds; current allocated memory: 487.176 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x2.sched.adb -f 
INFO-FLOW: Finish scheduling kernel3_x2.
Execute         set_default_model kernel3_x2 
Execute         bind -model kernel3_x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 11.8 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 11.93 seconds. CPU system time: 0.01 seconds. Elapsed time: 11.93 seconds; current allocated memory: 490.258 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 3.04 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x2.bind.adb -f 
INFO-FLOW: Finish binding kernel3_x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top 
Execute         schedule -model top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.24 seconds; current allocated memory: 490.351 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.sched.adb -f 
INFO-FLOW: Finish scheduling top.
Execute         set_default_model top 
Execute         bind -model top 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 16.57 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 16.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 16.6 seconds; current allocated memory: 490.532 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 9.13 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.bind.adb -f 
INFO-FLOW: Finish binding top.
Execute         get_model_list top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess kernel3_x0.entry61 
Execute         rtl_gen_preprocess A_IO_L3_in_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_0_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_1_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_2_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_3_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_4_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_5_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_6_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_7_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_8_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_9_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_10_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_11_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_boundary_x0 
Execute         rtl_gen_preprocess B_IO_L3_in_x0 
Execute         rtl_gen_preprocess B_IO_L2_in_x0 
Execute         rtl_gen_preprocess B_IO_L2_in_boundary_x0 
Execute         rtl_gen_preprocess PE_wrapper_0_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_0_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_1_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_1_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_2_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_2_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_3_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_3_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_4_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_4_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_5_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_5_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_6_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_6_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_7_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_7_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_8_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_8_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_9_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_9_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_10_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_10_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_11_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_11_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_12_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_12_1_x0 
Execute         rtl_gen_preprocess A_PE_dummy_0_x0 
Execute         rtl_gen_preprocess A_PE_dummy_1_x0 
Execute         rtl_gen_preprocess A_PE_dummy_2_x0 
Execute         rtl_gen_preprocess A_PE_dummy_3_x0 
Execute         rtl_gen_preprocess A_PE_dummy_4_x0 
Execute         rtl_gen_preprocess A_PE_dummy_5_x0 
Execute         rtl_gen_preprocess A_PE_dummy_6_x0 
Execute         rtl_gen_preprocess A_PE_dummy_7_x0 
Execute         rtl_gen_preprocess A_PE_dummy_8_x0 
Execute         rtl_gen_preprocess A_PE_dummy_9_x0 
Execute         rtl_gen_preprocess A_PE_dummy_10_x0 
Execute         rtl_gen_preprocess A_PE_dummy_11_x0 
Execute         rtl_gen_preprocess A_PE_dummy_12_x0 
Execute         rtl_gen_preprocess B_PE_dummy_0_x0 
Execute         rtl_gen_preprocess B_PE_dummy_1_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_0_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_0_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_1_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_2_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_3_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_4_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_5_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_6_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_7_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_8_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_9_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_10_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_11_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_1_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_12_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_13_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_14_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_15_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_16_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_17_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_18_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_19_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_20_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_21_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_22_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_23_x0 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_boundary_x0 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_x0 
Execute         rtl_gen_preprocess C_drain_IO_L3_out_x0 
Execute         rtl_gen_preprocess kernel3_x0 
Execute         rtl_gen_preprocess nondf_kernel_cov_x0 
Execute         rtl_gen_preprocess A_IO_L3_in_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_0_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_1_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_2_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_3_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_4_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_5_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_6_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_7_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_8_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_9_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_10_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_11_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_boundary_x1 
Execute         rtl_gen_preprocess B_IO_L3_in_x1 
Execute         rtl_gen_preprocess B_IO_L2_in_x1 
Execute         rtl_gen_preprocess B_IO_L2_in_boundary_x1 
Execute         rtl_gen_preprocess PE_wrapper_0_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_0_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_1_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_1_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_2_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_2_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_3_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_3_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_4_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_4_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_5_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_5_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_6_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_6_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_7_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_7_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_8_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_8_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_9_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_9_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_10_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_10_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_11_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_11_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_12_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_12_1_x1 
Execute         rtl_gen_preprocess A_PE_dummy_0_x1 
Execute         rtl_gen_preprocess A_PE_dummy_1_x1 
Execute         rtl_gen_preprocess A_PE_dummy_2_x1 
Execute         rtl_gen_preprocess A_PE_dummy_3_x1 
Execute         rtl_gen_preprocess A_PE_dummy_4_x1 
Execute         rtl_gen_preprocess A_PE_dummy_5_x1 
Execute         rtl_gen_preprocess A_PE_dummy_6_x1 
Execute         rtl_gen_preprocess A_PE_dummy_7_x1 
Execute         rtl_gen_preprocess A_PE_dummy_8_x1 
Execute         rtl_gen_preprocess A_PE_dummy_9_x1 
Execute         rtl_gen_preprocess A_PE_dummy_10_x1 
Execute         rtl_gen_preprocess A_PE_dummy_11_x1 
Execute         rtl_gen_preprocess A_PE_dummy_12_x1 
Execute         rtl_gen_preprocess B_PE_dummy_0_x1 
Execute         rtl_gen_preprocess B_PE_dummy_1_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_0_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_0_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_1_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_2_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_3_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_4_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_5_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_6_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_7_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_8_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_9_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_10_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_11_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_1_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_12_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_13_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_14_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_15_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_16_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_17_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_18_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_19_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_20_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_21_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_22_x1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_23_x1 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_boundary_x1 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_x1 
Execute         rtl_gen_preprocess C_drain_IO_L3_out_x1 
Execute         rtl_gen_preprocess kernel3_x1 
Execute         rtl_gen_preprocess nondf_kernel_cov_x1 
Execute         rtl_gen_preprocess kernel3_x2.entry48 
Execute         rtl_gen_preprocess kernel3_x2.entry65 
Execute         rtl_gen_preprocess A_IO_L3_in_x2 
Execute         rtl_gen_preprocess A_IO_L2_in_0_x2 
Execute         rtl_gen_preprocess A_IO_L2_in_1_x2 
Execute         rtl_gen_preprocess A_IO_L2_in_2_x2 
Execute         rtl_gen_preprocess A_IO_L2_in_3_x2 
Execute         rtl_gen_preprocess A_IO_L2_in_4_x2 
Execute         rtl_gen_preprocess A_IO_L2_in_5_x2 
Execute         rtl_gen_preprocess A_IO_L2_in_6_x2 
Execute         rtl_gen_preprocess A_IO_L2_in_7_x2 
Execute         rtl_gen_preprocess A_IO_L2_in_8_x2 
Execute         rtl_gen_preprocess A_IO_L2_in_9_x2 
Execute         rtl_gen_preprocess A_IO_L2_in_10_x2 
Execute         rtl_gen_preprocess A_IO_L2_in_11_x2 
Execute         rtl_gen_preprocess A_IO_L2_in_boundary_x2 
Execute         rtl_gen_preprocess B_IO_L3_in_x2 
Execute         rtl_gen_preprocess B_IO_L2_in_x2 
Execute         rtl_gen_preprocess B_IO_L2_in_boundary_x2 
Execute         rtl_gen_preprocess PE_wrapper_0_0_x2 
Execute         rtl_gen_preprocess PE_wrapper_0_1_x2 
Execute         rtl_gen_preprocess PE_wrapper_1_0_x2 
Execute         rtl_gen_preprocess PE_wrapper_1_1_x2 
Execute         rtl_gen_preprocess PE_wrapper_2_0_x2 
Execute         rtl_gen_preprocess PE_wrapper_2_1_x2 
Execute         rtl_gen_preprocess PE_wrapper_3_0_x2 
Execute         rtl_gen_preprocess PE_wrapper_3_1_x2 
Execute         rtl_gen_preprocess PE_wrapper_4_0_x2 
Execute         rtl_gen_preprocess PE_wrapper_4_1_x2 
Execute         rtl_gen_preprocess PE_wrapper_5_0_x2 
Execute         rtl_gen_preprocess PE_wrapper_5_1_x2 
Execute         rtl_gen_preprocess PE_wrapper_6_0_x2 
Execute         rtl_gen_preprocess PE_wrapper_6_1_x2 
Execute         rtl_gen_preprocess PE_wrapper_7_0_x2 
Execute         rtl_gen_preprocess PE_wrapper_7_1_x2 
Execute         rtl_gen_preprocess PE_wrapper_8_0_x2 
Execute         rtl_gen_preprocess PE_wrapper_8_1_x2 
Execute         rtl_gen_preprocess PE_wrapper_9_0_x2 
Execute         rtl_gen_preprocess PE_wrapper_9_1_x2 
Execute         rtl_gen_preprocess PE_wrapper_10_0_x2 
Execute         rtl_gen_preprocess PE_wrapper_10_1_x2 
Execute         rtl_gen_preprocess PE_wrapper_11_0_x2 
Execute         rtl_gen_preprocess PE_wrapper_11_1_x2 
Execute         rtl_gen_preprocess PE_wrapper_12_0_x2 
Execute         rtl_gen_preprocess PE_wrapper_12_1_x2 
Execute         rtl_gen_preprocess A_PE_dummy_0_x2 
Execute         rtl_gen_preprocess A_PE_dummy_1_x2 
Execute         rtl_gen_preprocess A_PE_dummy_2_x2 
Execute         rtl_gen_preprocess A_PE_dummy_3_x2 
Execute         rtl_gen_preprocess A_PE_dummy_4_x2 
Execute         rtl_gen_preprocess A_PE_dummy_5_x2 
Execute         rtl_gen_preprocess A_PE_dummy_6_x2 
Execute         rtl_gen_preprocess A_PE_dummy_7_x2 
Execute         rtl_gen_preprocess A_PE_dummy_8_x2 
Execute         rtl_gen_preprocess A_PE_dummy_9_x2 
Execute         rtl_gen_preprocess A_PE_dummy_10_x2 
Execute         rtl_gen_preprocess A_PE_dummy_11_x2 
Execute         rtl_gen_preprocess A_PE_dummy_12_x2 
Execute         rtl_gen_preprocess B_PE_dummy_0_x2 
Execute         rtl_gen_preprocess B_PE_dummy_1_x2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_0_x2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_0_x2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_1_x2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_2_x2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_3_x2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_4_x2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_5_x2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_6_x2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_7_x2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_8_x2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_9_x2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_10_x2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_11_x2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_1_x2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_12_x2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_13_x2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_14_x2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_15_x2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_16_x2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_17_x2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_18_x2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_19_x2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_20_x2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_21_x2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_22_x2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_23_x2 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_boundary_x2 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_x2 
Execute         rtl_gen_preprocess C_drain_IO_L3_out_x2 
Execute         rtl_gen_preprocess kernel3_x2 
Execute         rtl_gen_preprocess top 
INFO-FLOW: Model list for RTL generation: kernel3_x0.entry61 A_IO_L3_in_x0 A_IO_L2_in_0_x0 A_IO_L2_in_1_x0 A_IO_L2_in_2_x0 A_IO_L2_in_3_x0 A_IO_L2_in_4_x0 A_IO_L2_in_5_x0 A_IO_L2_in_6_x0 A_IO_L2_in_7_x0 A_IO_L2_in_8_x0 A_IO_L2_in_9_x0 A_IO_L2_in_10_x0 A_IO_L2_in_11_x0 A_IO_L2_in_boundary_x0 B_IO_L3_in_x0 B_IO_L2_in_x0 B_IO_L2_in_boundary_x0 PE_wrapper_0_0_x0 PE_wrapper_0_1_x0 PE_wrapper_1_0_x0 PE_wrapper_1_1_x0 PE_wrapper_2_0_x0 PE_wrapper_2_1_x0 PE_wrapper_3_0_x0 PE_wrapper_3_1_x0 PE_wrapper_4_0_x0 PE_wrapper_4_1_x0 PE_wrapper_5_0_x0 PE_wrapper_5_1_x0 PE_wrapper_6_0_x0 PE_wrapper_6_1_x0 PE_wrapper_7_0_x0 PE_wrapper_7_1_x0 PE_wrapper_8_0_x0 PE_wrapper_8_1_x0 PE_wrapper_9_0_x0 PE_wrapper_9_1_x0 PE_wrapper_10_0_x0 PE_wrapper_10_1_x0 PE_wrapper_11_0_x0 PE_wrapper_11_1_x0 PE_wrapper_12_0_x0 PE_wrapper_12_1_x0 A_PE_dummy_0_x0 A_PE_dummy_1_x0 A_PE_dummy_2_x0 A_PE_dummy_3_x0 A_PE_dummy_4_x0 A_PE_dummy_5_x0 A_PE_dummy_6_x0 A_PE_dummy_7_x0 A_PE_dummy_8_x0 A_PE_dummy_9_x0 A_PE_dummy_10_x0 A_PE_dummy_11_x0 A_PE_dummy_12_x0 B_PE_dummy_0_x0 B_PE_dummy_1_x0 C_drain_IO_L1_out_boundary_0_x0 C_drain_IO_L1_out_0_x0 C_drain_IO_L1_out_1_x0 C_drain_IO_L1_out_2_x0 C_drain_IO_L1_out_3_x0 C_drain_IO_L1_out_4_x0 C_drain_IO_L1_out_5_x0 C_drain_IO_L1_out_6_x0 C_drain_IO_L1_out_7_x0 C_drain_IO_L1_out_8_x0 C_drain_IO_L1_out_9_x0 C_drain_IO_L1_out_10_x0 C_drain_IO_L1_out_11_x0 C_drain_IO_L1_out_boundary_1_x0 C_drain_IO_L1_out_12_x0 C_drain_IO_L1_out_13_x0 C_drain_IO_L1_out_14_x0 C_drain_IO_L1_out_15_x0 C_drain_IO_L1_out_16_x0 C_drain_IO_L1_out_17_x0 C_drain_IO_L1_out_18_x0 C_drain_IO_L1_out_19_x0 C_drain_IO_L1_out_20_x0 C_drain_IO_L1_out_21_x0 C_drain_IO_L1_out_22_x0 C_drain_IO_L1_out_23_x0 C_drain_IO_L2_out_boundary_x0 C_drain_IO_L2_out_x0 C_drain_IO_L3_out_x0 kernel3_x0 nondf_kernel_cov_x0 A_IO_L3_in_x1 A_IO_L2_in_0_x1 A_IO_L2_in_1_x1 A_IO_L2_in_2_x1 A_IO_L2_in_3_x1 A_IO_L2_in_4_x1 A_IO_L2_in_5_x1 A_IO_L2_in_6_x1 A_IO_L2_in_7_x1 A_IO_L2_in_8_x1 A_IO_L2_in_9_x1 A_IO_L2_in_10_x1 A_IO_L2_in_11_x1 A_IO_L2_in_boundary_x1 B_IO_L3_in_x1 B_IO_L2_in_x1 B_IO_L2_in_boundary_x1 PE_wrapper_0_0_x1 PE_wrapper_0_1_x1 PE_wrapper_1_0_x1 PE_wrapper_1_1_x1 PE_wrapper_2_0_x1 PE_wrapper_2_1_x1 PE_wrapper_3_0_x1 PE_wrapper_3_1_x1 PE_wrapper_4_0_x1 PE_wrapper_4_1_x1 PE_wrapper_5_0_x1 PE_wrapper_5_1_x1 PE_wrapper_6_0_x1 PE_wrapper_6_1_x1 PE_wrapper_7_0_x1 PE_wrapper_7_1_x1 PE_wrapper_8_0_x1 PE_wrapper_8_1_x1 PE_wrapper_9_0_x1 PE_wrapper_9_1_x1 PE_wrapper_10_0_x1 PE_wrapper_10_1_x1 PE_wrapper_11_0_x1 PE_wrapper_11_1_x1 PE_wrapper_12_0_x1 PE_wrapper_12_1_x1 A_PE_dummy_0_x1 A_PE_dummy_1_x1 A_PE_dummy_2_x1 A_PE_dummy_3_x1 A_PE_dummy_4_x1 A_PE_dummy_5_x1 A_PE_dummy_6_x1 A_PE_dummy_7_x1 A_PE_dummy_8_x1 A_PE_dummy_9_x1 A_PE_dummy_10_x1 A_PE_dummy_11_x1 A_PE_dummy_12_x1 B_PE_dummy_0_x1 B_PE_dummy_1_x1 C_drain_IO_L1_out_boundary_0_x1 C_drain_IO_L1_out_0_x1 C_drain_IO_L1_out_1_x1 C_drain_IO_L1_out_2_x1 C_drain_IO_L1_out_3_x1 C_drain_IO_L1_out_4_x1 C_drain_IO_L1_out_5_x1 C_drain_IO_L1_out_6_x1 C_drain_IO_L1_out_7_x1 C_drain_IO_L1_out_8_x1 C_drain_IO_L1_out_9_x1 C_drain_IO_L1_out_10_x1 C_drain_IO_L1_out_11_x1 C_drain_IO_L1_out_boundary_1_x1 C_drain_IO_L1_out_12_x1 C_drain_IO_L1_out_13_x1 C_drain_IO_L1_out_14_x1 C_drain_IO_L1_out_15_x1 C_drain_IO_L1_out_16_x1 C_drain_IO_L1_out_17_x1 C_drain_IO_L1_out_18_x1 C_drain_IO_L1_out_19_x1 C_drain_IO_L1_out_20_x1 C_drain_IO_L1_out_21_x1 C_drain_IO_L1_out_22_x1 C_drain_IO_L1_out_23_x1 C_drain_IO_L2_out_boundary_x1 C_drain_IO_L2_out_x1 C_drain_IO_L3_out_x1 kernel3_x1 nondf_kernel_cov_x1 kernel3_x2.entry48 kernel3_x2.entry65 A_IO_L3_in_x2 A_IO_L2_in_0_x2 A_IO_L2_in_1_x2 A_IO_L2_in_2_x2 A_IO_L2_in_3_x2 A_IO_L2_in_4_x2 A_IO_L2_in_5_x2 A_IO_L2_in_6_x2 A_IO_L2_in_7_x2 A_IO_L2_in_8_x2 A_IO_L2_in_9_x2 A_IO_L2_in_10_x2 A_IO_L2_in_11_x2 A_IO_L2_in_boundary_x2 B_IO_L3_in_x2 B_IO_L2_in_x2 B_IO_L2_in_boundary_x2 PE_wrapper_0_0_x2 PE_wrapper_0_1_x2 PE_wrapper_1_0_x2 PE_wrapper_1_1_x2 PE_wrapper_2_0_x2 PE_wrapper_2_1_x2 PE_wrapper_3_0_x2 PE_wrapper_3_1_x2 PE_wrapper_4_0_x2 PE_wrapper_4_1_x2 PE_wrapper_5_0_x2 PE_wrapper_5_1_x2 PE_wrapper_6_0_x2 PE_wrapper_6_1_x2 PE_wrapper_7_0_x2 PE_wrapper_7_1_x2 PE_wrapper_8_0_x2 PE_wrapper_8_1_x2 PE_wrapper_9_0_x2 PE_wrapper_9_1_x2 PE_wrapper_10_0_x2 PE_wrapper_10_1_x2 PE_wrapper_11_0_x2 PE_wrapper_11_1_x2 PE_wrapper_12_0_x2 PE_wrapper_12_1_x2 A_PE_dummy_0_x2 A_PE_dummy_1_x2 A_PE_dummy_2_x2 A_PE_dummy_3_x2 A_PE_dummy_4_x2 A_PE_dummy_5_x2 A_PE_dummy_6_x2 A_PE_dummy_7_x2 A_PE_dummy_8_x2 A_PE_dummy_9_x2 A_PE_dummy_10_x2 A_PE_dummy_11_x2 A_PE_dummy_12_x2 B_PE_dummy_0_x2 B_PE_dummy_1_x2 C_drain_IO_L1_out_boundary_0_x2 C_drain_IO_L1_out_0_x2 C_drain_IO_L1_out_1_x2 C_drain_IO_L1_out_2_x2 C_drain_IO_L1_out_3_x2 C_drain_IO_L1_out_4_x2 C_drain_IO_L1_out_5_x2 C_drain_IO_L1_out_6_x2 C_drain_IO_L1_out_7_x2 C_drain_IO_L1_out_8_x2 C_drain_IO_L1_out_9_x2 C_drain_IO_L1_out_10_x2 C_drain_IO_L1_out_11_x2 C_drain_IO_L1_out_boundary_1_x2 C_drain_IO_L1_out_12_x2 C_drain_IO_L1_out_13_x2 C_drain_IO_L1_out_14_x2 C_drain_IO_L1_out_15_x2 C_drain_IO_L1_out_16_x2 C_drain_IO_L1_out_17_x2 C_drain_IO_L1_out_18_x2 C_drain_IO_L1_out_19_x2 C_drain_IO_L1_out_20_x2 C_drain_IO_L1_out_21_x2 C_drain_IO_L1_out_22_x2 C_drain_IO_L1_out_23_x2 C_drain_IO_L2_out_boundary_x2 C_drain_IO_L2_out_x2 C_drain_IO_L3_out_x2 kernel3_x2 top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel3_x0_entry61' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel3_x0.entry61 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x0_entry61.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel3_x0_entry61'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9.32 seconds. CPU system time: 0 seconds. Elapsed time: 9.33 seconds; current allocated memory: 490.822 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel3_x0.entry61 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_kernel3_x0_entry61 
Execute         gen_rtl kernel3_x0.entry61 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_kernel3_x0_entry61 
Execute         syn_report -csynth -model kernel3_x0.entry61 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/kernel3_x0_entry61_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model kernel3_x0.entry61 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/kernel3_x0_entry61_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model kernel3_x0.entry61 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x0_entry61.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model kernel3_x0.entry61 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x0_entry61.adb 
Execute         gen_tb_info kernel3_x0.entry61 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x0_entry61 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L3_in_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L3_in_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L3_in_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L3_in_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 491.991 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L3_in_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_IO_L3_in_x0 
Execute         gen_rtl A_IO_L3_in_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_IO_L3_in_x0 
Execute         syn_report -csynth -model A_IO_L3_in_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L3_in_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L3_in_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L3_in_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L3_in_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L3_in_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L3_in_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L3_in_x0.adb 
Execute         gen_tb_info A_IO_L3_in_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L3_in_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 493.397 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_IO_L2_in_0_x0 
Execute         gen_rtl A_IO_L2_in_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_IO_L2_in_0_x0 
Execute         syn_report -csynth -model A_IO_L2_in_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_0_x0.adb 
Execute         gen_tb_info A_IO_L2_in_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 495.136 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_IO_L2_in_1_x0 
Execute         gen_rtl A_IO_L2_in_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_IO_L2_in_1_x0 
Execute         syn_report -csynth -model A_IO_L2_in_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_1_x0.adb 
Execute         gen_tb_info A_IO_L2_in_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 496.845 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_IO_L2_in_2_x0 
Execute         gen_rtl A_IO_L2_in_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_IO_L2_in_2_x0 
Execute         syn_report -csynth -model A_IO_L2_in_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_2_x0.adb 
Execute         gen_tb_info A_IO_L2_in_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_3_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_3_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 498.582 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_3_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_IO_L2_in_3_x0 
Execute         gen_rtl A_IO_L2_in_3_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_IO_L2_in_3_x0 
Execute         syn_report -csynth -model A_IO_L2_in_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_3_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_3_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_3_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_3_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_3_x0.adb 
Execute         gen_tb_info A_IO_L2_in_3_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_3_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_4_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_4_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 500.352 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_4_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_IO_L2_in_4_x0 
Execute         gen_rtl A_IO_L2_in_4_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_IO_L2_in_4_x0 
Execute         syn_report -csynth -model A_IO_L2_in_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_4_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_4_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_4_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_4_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_4_x0.adb 
Execute         gen_tb_info A_IO_L2_in_4_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_4_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_5_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_5_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 502.060 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_5_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_IO_L2_in_5_x0 
Execute         gen_rtl A_IO_L2_in_5_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_IO_L2_in_5_x0 
Execute         syn_report -csynth -model A_IO_L2_in_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_5_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_5_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_5_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_5_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_5_x0.adb 
Execute         gen_tb_info A_IO_L2_in_5_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_5_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_6_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_6_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 503.799 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_6_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_IO_L2_in_6_x0 
Execute         gen_rtl A_IO_L2_in_6_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_IO_L2_in_6_x0 
Execute         syn_report -csynth -model A_IO_L2_in_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_6_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_6_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_6_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_6_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_6_x0.adb 
Execute         gen_tb_info A_IO_L2_in_6_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_6_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_7_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_7_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_7_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 505.567 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_7_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_IO_L2_in_7_x0 
Execute         gen_rtl A_IO_L2_in_7_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_IO_L2_in_7_x0 
Execute         syn_report -csynth -model A_IO_L2_in_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_7_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_7_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_7_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_7_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_7_x0.adb 
Execute         gen_tb_info A_IO_L2_in_7_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_7_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_8_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_8_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_8_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_8_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 507.306 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_8_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_IO_L2_in_8_x0 
Execute         gen_rtl A_IO_L2_in_8_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_IO_L2_in_8_x0 
Execute         syn_report -csynth -model A_IO_L2_in_8_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_8_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_8_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_8_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_8_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_8_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_8_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_8_x0.adb 
Execute         gen_tb_info A_IO_L2_in_8_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_8_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_9_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_9_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_9_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_9_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 509.045 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_9_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_IO_L2_in_9_x0 
Execute         gen_rtl A_IO_L2_in_9_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_IO_L2_in_9_x0 
Execute         syn_report -csynth -model A_IO_L2_in_9_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_9_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_9_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_9_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_9_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_9_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_9_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_9_x0.adb 
Execute         gen_tb_info A_IO_L2_in_9_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_9_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_10_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_10_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_10_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_10_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 510.814 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_10_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_IO_L2_in_10_x0 
Execute         gen_rtl A_IO_L2_in_10_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_IO_L2_in_10_x0 
Execute         syn_report -csynth -model A_IO_L2_in_10_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_10_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_10_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_10_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_10_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_10_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_10_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_10_x0.adb 
Execute         gen_tb_info A_IO_L2_in_10_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_10_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_11_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_11_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_11_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_11_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 512.522 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_11_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_IO_L2_in_11_x0 
Execute         gen_rtl A_IO_L2_in_11_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_IO_L2_in_11_x0 
Execute         syn_report -csynth -model A_IO_L2_in_11_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_11_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_11_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_11_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_11_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_11_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_11_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_11_x0.adb 
Execute         gen_tb_info A_IO_L2_in_11_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_11_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_boundary_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_boundary_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_boundary_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 514.199 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_boundary_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_IO_L2_in_boundary_x0 
Execute         gen_rtl A_IO_L2_in_boundary_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_IO_L2_in_boundary_x0 
Execute         syn_report -csynth -model A_IO_L2_in_boundary_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_boundary_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_boundary_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_boundary_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_boundary_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_boundary_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.adb 
Execute         gen_tb_info A_IO_L2_in_boundary_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L3_in_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L3_in_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L3_in_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L3_in_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 516.139 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L3_in_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_B_IO_L3_in_x0 
Execute         gen_rtl B_IO_L3_in_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_B_IO_L3_in_x0 
Execute         syn_report -csynth -model B_IO_L3_in_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/B_IO_L3_in_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L3_in_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/B_IO_L3_in_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L3_in_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L3_in_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_IO_L3_in_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L3_in_x0.adb 
Execute         gen_tb_info B_IO_L3_in_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L3_in_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 517.542 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_B_IO_L2_in_x0 
Execute         gen_rtl B_IO_L2_in_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_B_IO_L2_in_x0 
Execute         syn_report -csynth -model B_IO_L2_in_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/B_IO_L2_in_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/B_IO_L2_in_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_IO_L2_in_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_x0.adb 
Execute         gen_tb_info B_IO_L2_in_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_boundary_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_boundary_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_boundary_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 519.225 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_boundary_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_B_IO_L2_in_boundary_x0 
Execute         gen_rtl B_IO_L2_in_boundary_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_B_IO_L2_in_boundary_x0 
Execute         syn_report -csynth -model B_IO_L2_in_boundary_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/B_IO_L2_in_boundary_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_boundary_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/B_IO_L2_in_boundary_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_boundary_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_IO_L2_in_boundary_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.adb 
Execute         gen_tb_info B_IO_L2_in_boundary_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_0_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_0_x0'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 521.337 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_0_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_0_0_x0 
Execute         gen_rtl PE_wrapper_0_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_0_0_x0 
Execute         syn_report -csynth -model PE_wrapper_0_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_0_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_0_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_0_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_0_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_0_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_0_x0.adb 
Execute         gen_tb_info PE_wrapper_0_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_0_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 525.007 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_0_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_0_1_x0 
Execute         gen_rtl PE_wrapper_0_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_0_1_x0 
Execute         syn_report -csynth -model PE_wrapper_0_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_0_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_0_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_0_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_0_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_0_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_1_x0.adb 
Execute         gen_tb_info PE_wrapper_0_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_1_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_0_x0'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 528.651 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_1_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_1_0_x0 
Execute         gen_rtl PE_wrapper_1_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_1_0_x0 
Execute         syn_report -csynth -model PE_wrapper_1_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_1_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_1_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_1_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_1_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_1_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_0_x0.adb 
Execute         gen_tb_info PE_wrapper_1_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_1_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_1_x0'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 532.323 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_1_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_1_1_x0 
Execute         gen_rtl PE_wrapper_1_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_1_1_x0 
Execute         syn_report -csynth -model PE_wrapper_1_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_1_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_1_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_1_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_1_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_1_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_1_x0.adb 
Execute         gen_tb_info PE_wrapper_1_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_2_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_0_x0'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 535.995 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_2_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_2_0_x0 
Execute         gen_rtl PE_wrapper_2_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_2_0_x0 
Execute         syn_report -csynth -model PE_wrapper_2_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_2_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_2_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_2_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_2_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_2_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_0_x0.adb 
Execute         gen_tb_info PE_wrapper_2_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_2_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_1_x0'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 539.670 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_2_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_2_1_x0 
Execute         gen_rtl PE_wrapper_2_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_2_1_x0 
Execute         syn_report -csynth -model PE_wrapper_2_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_2_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_2_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_2_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_2_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_2_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_1_x0.adb 
Execute         gen_tb_info PE_wrapper_2_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_3_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 543.342 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_3_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_3_0_x0 
Execute         gen_rtl PE_wrapper_3_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_3_0_x0 
Execute         syn_report -csynth -model PE_wrapper_3_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_3_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_3_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_3_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_3_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_3_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_0_x0.adb 
Execute         gen_tb_info PE_wrapper_3_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_3_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_1_x0'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 546.984 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_3_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_3_1_x0 
Execute         gen_rtl PE_wrapper_3_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_3_1_x0 
Execute         syn_report -csynth -model PE_wrapper_3_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_3_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_3_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_3_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_3_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_3_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_1_x0.adb 
Execute         gen_tb_info PE_wrapper_3_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_4_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_4_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_4_0_x0'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 550.686 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_4_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_4_0_x0 
Execute         gen_rtl PE_wrapper_4_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_4_0_x0 
Execute         syn_report -csynth -model PE_wrapper_4_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_4_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_4_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_4_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_4_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         db_write -model PE_wrapper_4_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_0_x0.adb 
Execute         gen_tb_info PE_wrapper_4_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_4_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_4_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_4_1_x0'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 554.422 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_4_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_4_1_x0 
Execute         gen_rtl PE_wrapper_4_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_4_1_x0 
Execute         syn_report -csynth -model PE_wrapper_4_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_4_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_4_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_4_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_4_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_4_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_1_x0.adb 
Execute         gen_tb_info PE_wrapper_4_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_5_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_5_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_5_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 558.095 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_5_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_5_0_x0 
Execute         gen_rtl PE_wrapper_5_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_5_0_x0 
Execute         syn_report -csynth -model PE_wrapper_5_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_5_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_5_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_5_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_5_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_5_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_0_x0.adb 
Execute         gen_tb_info PE_wrapper_5_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_5_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_5_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_5_1_x0'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 561.739 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_5_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_5_1_x0 
Execute         gen_rtl PE_wrapper_5_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_5_1_x0 
Execute         syn_report -csynth -model PE_wrapper_5_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_5_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_5_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_5_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_5_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_5_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_1_x0.adb 
Execute         gen_tb_info PE_wrapper_5_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_6_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_6_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_6_0_x0'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 565.439 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_6_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_6_0_x0 
Execute         gen_rtl PE_wrapper_6_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_6_0_x0 
Execute         syn_report -csynth -model PE_wrapper_6_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_6_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_6_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_6_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_6_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_6_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_0_x0.adb 
Execute         gen_tb_info PE_wrapper_6_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_6_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_6_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_6_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 569.082 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_6_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_6_1_x0 
Execute         gen_rtl PE_wrapper_6_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_6_1_x0 
Execute         syn_report -csynth -model PE_wrapper_6_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_6_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_6_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_6_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_6_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_6_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_1_x0.adb 
Execute         gen_tb_info PE_wrapper_6_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_7_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_7_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_7_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 572.753 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_7_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_7_0_x0 
Execute         gen_rtl PE_wrapper_7_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_7_0_x0 
Execute         syn_report -csynth -model PE_wrapper_7_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_7_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_7_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_7_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_7_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_7_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_0_x0.adb 
Execute         gen_tb_info PE_wrapper_7_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_7_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_7_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_7_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 576.395 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_7_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_7_1_x0 
Execute         gen_rtl PE_wrapper_7_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_7_1_x0 
Execute         syn_report -csynth -model PE_wrapper_7_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_7_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_7_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_7_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_7_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         db_write -model PE_wrapper_7_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_1_x0.adb 
Execute         gen_tb_info PE_wrapper_7_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_8_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_8_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_8_0_x0'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 580.097 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_8_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_8_0_x0 
Execute         gen_rtl PE_wrapper_8_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_8_0_x0 
Execute         syn_report -csynth -model PE_wrapper_8_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_8_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_8_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_8_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_8_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_8_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_0_x0.adb 
Execute         gen_tb_info PE_wrapper_8_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_8_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_8_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_8_1_x0'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 583.768 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_8_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_8_1_x0 
Execute         gen_rtl PE_wrapper_8_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_8_1_x0 
Execute         syn_report -csynth -model PE_wrapper_8_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_8_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_8_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_8_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_8_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_8_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_1_x0.adb 
Execute         gen_tb_info PE_wrapper_8_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_9_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_9_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_9_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 587.439 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_9_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_9_0_x0 
Execute         gen_rtl PE_wrapper_9_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_9_0_x0 
Execute         syn_report -csynth -model PE_wrapper_9_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_9_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_9_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_9_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_9_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_9_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_0_x0.adb 
Execute         gen_tb_info PE_wrapper_9_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_9_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_9_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_9_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 591.086 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_9_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_9_1_x0 
Execute         gen_rtl PE_wrapper_9_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_9_1_x0 
Execute         syn_report -csynth -model PE_wrapper_9_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_9_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_9_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_9_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_9_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_9_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_1_x0.adb 
Execute         gen_tb_info PE_wrapper_9_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_10_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_10_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_10_0_x0'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 594.759 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_10_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_10_0_x0 
Execute         gen_rtl PE_wrapper_10_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_10_0_x0 
Execute         syn_report -csynth -model PE_wrapper_10_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_10_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_10_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_10_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_10_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_10_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_0_x0.adb 
Execute         gen_tb_info PE_wrapper_10_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_10_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_10_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_10_1_x0'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 598.431 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_10_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_10_1_x0 
Execute         gen_rtl PE_wrapper_10_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_10_1_x0 
Execute         syn_report -csynth -model PE_wrapper_10_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_10_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_10_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_10_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_10_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_10_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_1_x0.adb 
Execute         gen_tb_info PE_wrapper_10_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_11_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_11_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_11_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 602.075 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_11_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_11_0_x0 
Execute         gen_rtl PE_wrapper_11_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_11_0_x0 
Execute         syn_report -csynth -model PE_wrapper_11_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_11_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_11_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_11_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_11_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_11_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_0_x0.adb 
Execute         gen_tb_info PE_wrapper_11_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_11_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_11_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_11_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 605.748 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_11_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_11_1_x0 
Execute         gen_rtl PE_wrapper_11_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_11_1_x0 
Execute         syn_report -csynth -model PE_wrapper_11_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_11_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_11_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_11_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_11_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_11_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_1_x0.adb 
Execute         gen_tb_info PE_wrapper_11_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_12_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_12_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_12_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 609.421 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_12_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_12_0_x0 
Execute         gen_rtl PE_wrapper_12_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_12_0_x0 
Execute         syn_report -csynth -model PE_wrapper_12_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_12_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_12_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_12_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_12_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_12_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_0_x0.adb 
Execute         gen_tb_info PE_wrapper_12_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_12_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_12_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_12_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 613.094 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_12_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_12_1_x0 
Execute         gen_rtl PE_wrapper_12_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_12_1_x0 
Execute         syn_report -csynth -model PE_wrapper_12_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_12_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_12_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_12_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_12_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_12_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_1_x0.adb 
Execute         gen_tb_info PE_wrapper_12_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 615.926 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_PE_dummy_0_x0 
Execute         gen_rtl A_PE_dummy_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_PE_dummy_0_x0 
Execute         syn_report -csynth -model A_PE_dummy_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_0_x0.adb 
Execute         gen_tb_info A_PE_dummy_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 616.780 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_PE_dummy_1_x0 
Execute         gen_rtl A_PE_dummy_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_PE_dummy_1_x0 
Execute         syn_report -csynth -model A_PE_dummy_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_1_x0.adb 
Execute         gen_tb_info A_PE_dummy_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 617.666 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_PE_dummy_2_x0 
Execute         gen_rtl A_PE_dummy_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_PE_dummy_2_x0 
Execute         syn_report -csynth -model A_PE_dummy_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_2_x0.adb 
Execute         gen_tb_info A_PE_dummy_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_3_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_3_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 618.491 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_3_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_PE_dummy_3_x0 
Execute         gen_rtl A_PE_dummy_3_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_PE_dummy_3_x0 
Execute         syn_report -csynth -model A_PE_dummy_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_3_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_3_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_3_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_3_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_3_x0.adb 
Execute         gen_tb_info A_PE_dummy_3_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_3_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_4_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_4_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 619.346 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_4_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_PE_dummy_4_x0 
Execute         gen_rtl A_PE_dummy_4_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_PE_dummy_4_x0 
Execute         syn_report -csynth -model A_PE_dummy_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_4_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_4_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_4_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_4_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_4_x0.adb 
Execute         gen_tb_info A_PE_dummy_4_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_4_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_5_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_5_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 620.171 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_5_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_PE_dummy_5_x0 
Execute         gen_rtl A_PE_dummy_5_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_PE_dummy_5_x0 
Execute         syn_report -csynth -model A_PE_dummy_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_5_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_5_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_5_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_5_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_5_x0.adb 
Execute         gen_tb_info A_PE_dummy_5_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_5_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_6_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_6_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 621.026 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_6_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_PE_dummy_6_x0 
Execute         gen_rtl A_PE_dummy_6_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_PE_dummy_6_x0 
Execute         syn_report -csynth -model A_PE_dummy_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_6_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_6_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_6_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_6_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_6_x0.adb 
Execute         gen_tb_info A_PE_dummy_6_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_6_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_7_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_7_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_7_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 621.910 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_7_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_PE_dummy_7_x0 
Execute         gen_rtl A_PE_dummy_7_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_PE_dummy_7_x0 
Execute         syn_report -csynth -model A_PE_dummy_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_7_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_7_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_7_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_7_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_7_x0.adb 
Execute         gen_tb_info A_PE_dummy_7_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_7_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_8_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_8_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_8_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_8_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 622.734 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_8_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_PE_dummy_8_x0 
Execute         gen_rtl A_PE_dummy_8_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_PE_dummy_8_x0 
Execute         syn_report -csynth -model A_PE_dummy_8_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_8_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_8_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_8_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_8_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_8_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_8_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_8_x0.adb 
Execute         gen_tb_info A_PE_dummy_8_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_8_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_9_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_9_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_9_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_9_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 623.588 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_9_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_PE_dummy_9_x0 
Execute         gen_rtl A_PE_dummy_9_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_PE_dummy_9_x0 
Execute         syn_report -csynth -model A_PE_dummy_9_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_9_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_9_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_9_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_9_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_9_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_9_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_9_x0.adb 
Execute         gen_tb_info A_PE_dummy_9_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_9_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_10_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_10_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_10_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_10_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 624.444 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_10_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_PE_dummy_10_x0 
Execute         gen_rtl A_PE_dummy_10_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_PE_dummy_10_x0 
Execute         syn_report -csynth -model A_PE_dummy_10_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_10_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_10_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_10_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_10_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_10_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_10_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_10_x0.adb 
Execute         gen_tb_info A_PE_dummy_10_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_10_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_11_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_11_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_11_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_11_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 625.269 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_11_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_PE_dummy_11_x0 
Execute         gen_rtl A_PE_dummy_11_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_PE_dummy_11_x0 
Execute         syn_report -csynth -model A_PE_dummy_11_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_11_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_11_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_11_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_11_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_11_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_11_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_11_x0.adb 
Execute         gen_tb_info A_PE_dummy_11_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_11_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_12_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_12_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_12_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_12_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 626.155 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_12_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_PE_dummy_12_x0 
Execute         gen_rtl A_PE_dummy_12_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_PE_dummy_12_x0 
Execute         syn_report -csynth -model A_PE_dummy_12_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_12_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_12_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_12_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_12_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_12_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_12_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_12_x0.adb 
Execute         gen_tb_info A_PE_dummy_12_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_12_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_PE_dummy_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 626.980 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_PE_dummy_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_B_PE_dummy_0_x0 
Execute         gen_rtl B_PE_dummy_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_B_PE_dummy_0_x0 
Execute         syn_report -csynth -model B_PE_dummy_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/B_PE_dummy_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_PE_dummy_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/B_PE_dummy_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_PE_dummy_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_PE_dummy_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_0_x0.adb 
Execute         gen_tb_info B_PE_dummy_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_PE_dummy_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 627.834 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_PE_dummy_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_B_PE_dummy_1_x0 
Execute         gen_rtl B_PE_dummy_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_B_PE_dummy_1_x0 
Execute         syn_report -csynth -model B_PE_dummy_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/B_PE_dummy_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_PE_dummy_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/B_PE_dummy_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_PE_dummy_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_PE_dummy_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_1_x0.adb 
Execute         gen_tb_info B_PE_dummy_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_boundary_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_boundary_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_boundary_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 628.962 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_boundary_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_boundary_0_x0 
Execute         gen_rtl C_drain_IO_L1_out_boundary_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_boundary_0_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_boundary_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_boundary_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_boundary_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_boundary_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_boundary_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_boundary_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_boundary_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 630.827 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_0_x0 
Execute         gen_rtl C_drain_IO_L1_out_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_0_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 632.966 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_1_x0 
Execute         gen_rtl C_drain_IO_L1_out_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_1_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 635.105 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_2_x0 
Execute         gen_rtl C_drain_IO_L1_out_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_2_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_3_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 637.214 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_3_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_3_x0 
Execute         gen_rtl C_drain_IO_L1_out_3_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_3_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_3_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_3_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_3_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_3_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_4_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 639.323 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_4_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_4_x0 
Execute         gen_rtl C_drain_IO_L1_out_4_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_4_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_4_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_4_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_4_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_4_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_5_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 641.432 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_5_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_5_x0 
Execute         gen_rtl C_drain_IO_L1_out_5_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_5_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_5_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_5_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_5_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_5_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_6_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 643.570 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_6_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_6_x0 
Execute         gen_rtl C_drain_IO_L1_out_6_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_6_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_6_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_6_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_6_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_6_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_7_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_7_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 645.709 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_7_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_7_x0 
Execute         gen_rtl C_drain_IO_L1_out_7_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_7_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_7_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_7_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_7_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_7_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_8_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_8_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_8_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 647.818 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_8_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_8_x0 
Execute         gen_rtl C_drain_IO_L1_out_8_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_8_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_8_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_8_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_8_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_8_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_8_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_8_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_8_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_9_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_9_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_9_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 649.957 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_9_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_9_x0 
Execute         gen_rtl C_drain_IO_L1_out_9_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_9_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_9_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_9_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_9_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_9_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_9_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_9_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_9_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_10_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_10_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_10_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 652.066 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_10_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_10_x0 
Execute         gen_rtl C_drain_IO_L1_out_10_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_10_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_10_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_10_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_10_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_10_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_10_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_10_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_10_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_11_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_11_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_11_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 654.205 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_11_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_11_x0 
Execute         gen_rtl C_drain_IO_L1_out_11_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_11_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_11_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_11_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_11_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_11_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_11_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_11_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_11_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_boundary_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_boundary_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_boundary_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 656.275 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_boundary_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_boundary_1_x0 
Execute         gen_rtl C_drain_IO_L1_out_boundary_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_boundary_1_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_boundary_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_boundary_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_boundary_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_boundary_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_boundary_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_boundary_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_boundary_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_12_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_12_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_12_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 658.107 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_12_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_12_x0 
Execute         gen_rtl C_drain_IO_L1_out_12_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_12_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_12_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_12_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_12_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_12_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_12_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_12_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_12_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_13_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_13_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_13_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 660.246 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_13_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_13_x0 
Execute         gen_rtl C_drain_IO_L1_out_13_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_13_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_13_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_13_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_13_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_13_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_13_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_13_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_13_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_14_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_14_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_14_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 662.356 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_14_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_14_x0 
Execute         gen_rtl C_drain_IO_L1_out_14_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_14_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_14_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_14_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_14_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_14_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_14_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_14_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_14_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_15_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_15_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_15_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 664.495 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_15_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_15_x0 
Execute         gen_rtl C_drain_IO_L1_out_15_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_15_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_15_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_15_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_15_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_15_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_15_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_15_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_15_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_16_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_16_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_16_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 666.634 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_16_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_16_x0 
Execute         gen_rtl C_drain_IO_L1_out_16_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_16_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_16_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_16_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_16_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_16_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_16_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_16_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_16_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_17_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_17_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_17_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 668.744 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_17_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_17_x0 
Execute         gen_rtl C_drain_IO_L1_out_17_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_17_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_17_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_17_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_17_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_17_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_17_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_17_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_17_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_18_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_18_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_18_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 670.883 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_18_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_18_x0 
Execute         gen_rtl C_drain_IO_L1_out_18_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_18_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_18_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_18_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_18_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_18_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_18_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_18_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_18_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_19_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_19_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_19_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 672.992 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_19_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_19_x0 
Execute         gen_rtl C_drain_IO_L1_out_19_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_19_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_19_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_19_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_19_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_19_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_19_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_19_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_19_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_20_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_20_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_20_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 675.131 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_20_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_20_x0 
Execute         gen_rtl C_drain_IO_L1_out_20_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_20_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_20_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_20_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_20_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_20_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_20_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_20_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_20_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_21_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_21_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_21_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 677.270 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_21_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_21_x0 
Execute         gen_rtl C_drain_IO_L1_out_21_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_21_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_21_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_21_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_21_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_21_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_21_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_21_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_21_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_22_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_22_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_22_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 679.380 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_22_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_22_x0 
Execute         gen_rtl C_drain_IO_L1_out_22_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_22_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_22_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_22_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_22_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_22_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_22_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_22_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_22_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_23_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_23_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_23_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 681.490 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_23_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_23_x0 
Execute         gen_rtl C_drain_IO_L1_out_23_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_23_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_23_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_23_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_23_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_23_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_23_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_23_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_23_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out_boundary_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L2_out_boundary_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out_boundary_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 683.270 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L2_out_boundary_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L2_out_boundary_x0 
Execute         gen_rtl C_drain_IO_L2_out_boundary_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L2_out_boundary_x0 
Execute         syn_report -csynth -model C_drain_IO_L2_out_boundary_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L2_out_boundary_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L2_out_boundary_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L2_out_boundary_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L2_out_boundary_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L2_out_boundary_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x0.adb 
Execute         gen_tb_info C_drain_IO_L2_out_boundary_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L2_out_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 684.260 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L2_out_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L2_out_x0 
Execute         gen_rtl C_drain_IO_L2_out_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L2_out_x0 
Execute         syn_report -csynth -model C_drain_IO_L2_out_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L2_out_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L2_out_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L2_out_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L2_out_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L2_out_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_x0.adb 
Execute         gen_tb_info C_drain_IO_L2_out_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L3_out_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L3_out_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L3_out_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L3_out_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 685.503 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L3_out_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L3_out_x0 
Execute         gen_rtl C_drain_IO_L3_out_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L3_out_x0 
Execute         syn_report -csynth -model C_drain_IO_L3_out_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L3_out_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L3_out_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L3_out_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L3_out_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L3_out_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L3_out_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L3_out_x0.adb 
Execute         gen_tb_info C_drain_IO_L3_out_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L3_out_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel3_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x0.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_A_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_A_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_A_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_A_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_A_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_A_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_A_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_A_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_A_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_A_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_A_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_A_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_A_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_A_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_A_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_A_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_A_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_A_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_A_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_B_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_B_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_B_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_B_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_B_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_B_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_B_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_B_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_B_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_B_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_B_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_B_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_B_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_B_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_B_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_B_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_B_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_B_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x0/m_axi_gmem_B_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel3_x0'.
Command         create_rtl_model done; 1.42 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.53 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.58 seconds; current allocated memory: 694.238 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel3_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_kernel3_x0 
Execute         gen_rtl kernel3_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_kernel3_x0 
Execute         syn_report -csynth -model kernel3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/kernel3_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.22 sec.
Execute         syn_report -rtlxml -model kernel3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/kernel3_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model kernel3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 3.15 sec.
Execute         db_write -model kernel3_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x0.adb 
Command         db_write done; 0.13 sec.
Execute         gen_tb_info kernel3_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nondf_kernel_cov_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model nondf_kernel_cov_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/nondf_kernel_cov_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'add_512ns_512ns_512_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_512ns_514ns_1025_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_512s_512s_512_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_512ns_512ns_512_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nondf_kernel_cov_x0'.
Command         create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.93 seconds; current allocated memory: 702.071 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl nondf_kernel_cov_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_nondf_kernel_cov_x0 
Execute         gen_rtl nondf_kernel_cov_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_nondf_kernel_cov_x0 
Execute         syn_report -csynth -model nondf_kernel_cov_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/nondf_kernel_cov_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model nondf_kernel_cov_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/nondf_kernel_cov_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model nondf_kernel_cov_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/nondf_kernel_cov_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.16 sec.
Execute         db_write -model nondf_kernel_cov_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/nondf_kernel_cov_x0.adb 
Execute         gen_tb_info nondf_kernel_cov_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/nondf_kernel_cov_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L3_in_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L3_in_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L3_in_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_2ns_2ns_2_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L3_in_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 704.962 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L3_in_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_IO_L3_in_x1 
Execute         gen_rtl A_IO_L3_in_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_IO_L3_in_x1 
Execute         syn_report -csynth -model A_IO_L3_in_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L3_in_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L3_in_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L3_in_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L3_in_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L3_in_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L3_in_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L3_in_x1.adb 
Execute         gen_tb_info A_IO_L3_in_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L3_in_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_0_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 706.055 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_IO_L2_in_0_x1 
Execute         gen_rtl A_IO_L2_in_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_IO_L2_in_0_x1 
Execute         syn_report -csynth -model A_IO_L2_in_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_0_x1.adb 
Execute         gen_tb_info A_IO_L2_in_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_1_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 707.836 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_IO_L2_in_1_x1 
Execute         gen_rtl A_IO_L2_in_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_IO_L2_in_1_x1 
Execute         syn_report -csynth -model A_IO_L2_in_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_1_x1.adb 
Execute         gen_tb_info A_IO_L2_in_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_2_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_2_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_2_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 709.587 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_2_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_IO_L2_in_2_x1 
Execute         gen_rtl A_IO_L2_in_2_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_IO_L2_in_2_x1 
Execute         syn_report -csynth -model A_IO_L2_in_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_2_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_2_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_2_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_2_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_2_x1.adb 
Execute         gen_tb_info A_IO_L2_in_2_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_2_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_3_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_3_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_3_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 711.337 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_3_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_IO_L2_in_3_x1 
Execute         gen_rtl A_IO_L2_in_3_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_IO_L2_in_3_x1 
Execute         syn_report -csynth -model A_IO_L2_in_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_3_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_3_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_3_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_3_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_3_x1.adb 
Execute         gen_tb_info A_IO_L2_in_3_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_3_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_4_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_4_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_4_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_4_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 713.089 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_4_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_IO_L2_in_4_x1 
Execute         gen_rtl A_IO_L2_in_4_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_IO_L2_in_4_x1 
Execute         syn_report -csynth -model A_IO_L2_in_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_4_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_4_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_4_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_4_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_4_x1.adb 
Execute         gen_tb_info A_IO_L2_in_4_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_4_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_5_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_5_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_5_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_5_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 714.840 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_5_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_IO_L2_in_5_x1 
Execute         gen_rtl A_IO_L2_in_5_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_IO_L2_in_5_x1 
Execute         syn_report -csynth -model A_IO_L2_in_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_5_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_5_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_5_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_5_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_5_x1.adb 
Execute         gen_tb_info A_IO_L2_in_5_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_5_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_6_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_6_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_6_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_6_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 716.561 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_6_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_IO_L2_in_6_x1 
Execute         gen_rtl A_IO_L2_in_6_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_IO_L2_in_6_x1 
Execute         syn_report -csynth -model A_IO_L2_in_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_6_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_6_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_6_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_6_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_6_x1.adb 
Execute         gen_tb_info A_IO_L2_in_6_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_6_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_7_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_7_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_7_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_7_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 718.341 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_7_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_IO_L2_in_7_x1 
Execute         gen_rtl A_IO_L2_in_7_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_IO_L2_in_7_x1 
Execute         syn_report -csynth -model A_IO_L2_in_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_7_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_7_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_7_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_7_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_7_x1.adb 
Execute         gen_tb_info A_IO_L2_in_7_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_7_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_8_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_8_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_8_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_8_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 720.062 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_8_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_IO_L2_in_8_x1 
Execute         gen_rtl A_IO_L2_in_8_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_IO_L2_in_8_x1 
Execute         syn_report -csynth -model A_IO_L2_in_8_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_8_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_8_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_8_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_8_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_8_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_8_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_8_x1.adb 
Execute         gen_tb_info A_IO_L2_in_8_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_8_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_9_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_9_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_9_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_9_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 721.814 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_9_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_IO_L2_in_9_x1 
Execute         gen_rtl A_IO_L2_in_9_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_IO_L2_in_9_x1 
Execute         syn_report -csynth -model A_IO_L2_in_9_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_9_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_9_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_9_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_9_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_9_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_9_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_9_x1.adb 
Execute         gen_tb_info A_IO_L2_in_9_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_9_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_10_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_10_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_10_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_10_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 723.594 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_10_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_IO_L2_in_10_x1 
Execute         gen_rtl A_IO_L2_in_10_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_IO_L2_in_10_x1 
Execute         syn_report -csynth -model A_IO_L2_in_10_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_10_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_10_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_10_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_10_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_10_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_10_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_10_x1.adb 
Execute         gen_tb_info A_IO_L2_in_10_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_10_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_11_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_11_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_11_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_11_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 725.345 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_11_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_IO_L2_in_11_x1 
Execute         gen_rtl A_IO_L2_in_11_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_IO_L2_in_11_x1 
Execute         syn_report -csynth -model A_IO_L2_in_11_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_11_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_11_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_11_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_11_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_11_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_11_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_11_x1.adb 
Execute         gen_tb_info A_IO_L2_in_11_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_11_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_boundary_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_boundary_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_boundary_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_boundary_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 727.033 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_boundary_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_IO_L2_in_boundary_x1 
Execute         gen_rtl A_IO_L2_in_boundary_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_IO_L2_in_boundary_x1 
Execute         syn_report -csynth -model A_IO_L2_in_boundary_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_boundary_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_boundary_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_boundary_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_boundary_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_boundary_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_boundary_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_boundary_x1.adb 
Execute         gen_tb_info A_IO_L2_in_boundary_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_boundary_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L3_in_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L3_in_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L3_in_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L3_in_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 728.385 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L3_in_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_B_IO_L3_in_x1 
Execute         gen_rtl B_IO_L3_in_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_B_IO_L3_in_x1 
Execute         syn_report -csynth -model B_IO_L3_in_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/B_IO_L3_in_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L3_in_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/B_IO_L3_in_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L3_in_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L3_in_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_IO_L3_in_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L3_in_x1.adb 
Execute         gen_tb_info B_IO_L3_in_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L3_in_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 729.448 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_B_IO_L2_in_x1 
Execute         gen_rtl B_IO_L2_in_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_B_IO_L2_in_x1 
Execute         syn_report -csynth -model B_IO_L2_in_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/B_IO_L2_in_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/B_IO_L2_in_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_IO_L2_in_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_x1.adb 
Execute         gen_tb_info B_IO_L2_in_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_boundary_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_boundary_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_boundary_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_boundary_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 731.145 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_boundary_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_B_IO_L2_in_boundary_x1 
Execute         gen_rtl B_IO_L2_in_boundary_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_B_IO_L2_in_boundary_x1 
Execute         syn_report -csynth -model B_IO_L2_in_boundary_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/B_IO_L2_in_boundary_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_boundary_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/B_IO_L2_in_boundary_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_boundary_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_boundary_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_IO_L2_in_boundary_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_boundary_x1.adb 
Execute         gen_tb_info B_IO_L2_in_boundary_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_boundary_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_0_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_0_x1'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 733.297 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_0_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_0_0_x1 
Execute         gen_rtl PE_wrapper_0_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_0_0_x1 
Execute         syn_report -csynth -model PE_wrapper_0_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_0_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_0_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_0_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_0_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_0_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_0_x1.adb 
Execute         gen_tb_info PE_wrapper_0_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_0_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_1_x1'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 736.980 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_0_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_0_1_x1 
Execute         gen_rtl PE_wrapper_0_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_0_1_x1 
Execute         syn_report -csynth -model PE_wrapper_0_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_0_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_0_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_0_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_0_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_0_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_1_x1.adb 
Execute         gen_tb_info PE_wrapper_0_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_1_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_0_x1'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 740.663 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_1_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_1_0_x1 
Execute         gen_rtl PE_wrapper_1_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_1_0_x1 
Execute         syn_report -csynth -model PE_wrapper_1_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_1_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_1_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_1_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_1_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_1_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_0_x1.adb 
Execute         gen_tb_info PE_wrapper_1_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_1_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_1_x1'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 744.317 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_1_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_1_1_x1 
Execute         gen_rtl PE_wrapper_1_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_1_1_x1 
Execute         syn_report -csynth -model PE_wrapper_1_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_1_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_1_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_1_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_1_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_1_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_1_x1.adb 
Execute         gen_tb_info PE_wrapper_1_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_2_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_0_x1'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 747.971 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_2_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_2_0_x1 
Execute         gen_rtl PE_wrapper_2_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_2_0_x1 
Execute         syn_report -csynth -model PE_wrapper_2_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_2_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_2_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_2_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_2_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_2_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_0_x1.adb 
Execute         gen_tb_info PE_wrapper_2_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_2_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_1_x1'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 751.681 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_2_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_2_1_x1 
Execute         gen_rtl PE_wrapper_2_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_2_1_x1 
Execute         syn_report -csynth -model PE_wrapper_2_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_2_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_2_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_2_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_2_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_2_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_1_x1.adb 
Execute         gen_tb_info PE_wrapper_2_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_3_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_0_x1'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 755.335 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_3_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_3_0_x1 
Execute         gen_rtl PE_wrapper_3_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_3_0_x1 
Execute         syn_report -csynth -model PE_wrapper_3_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_3_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_3_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_3_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_3_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_3_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_0_x1.adb 
Execute         gen_tb_info PE_wrapper_3_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_3_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_1_x1'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 759.017 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_3_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_3_1_x1 
Execute         gen_rtl PE_wrapper_3_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_3_1_x1 
Execute         syn_report -csynth -model PE_wrapper_3_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_3_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_3_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_3_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_3_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_3_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_1_x1.adb 
Execute         gen_tb_info PE_wrapper_3_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_4_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_4_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_4_0_x1'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 762.671 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_4_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_4_0_x1 
Execute         gen_rtl PE_wrapper_4_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_4_0_x1 
Execute         syn_report -csynth -model PE_wrapper_4_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_4_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_4_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_4_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_4_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_4_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_0_x1.adb 
Execute         gen_tb_info PE_wrapper_4_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_4_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_4_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_4_1_x1'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 766.382 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_4_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_4_1_x1 
Execute         gen_rtl PE_wrapper_4_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_4_1_x1 
Execute         syn_report -csynth -model PE_wrapper_4_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_4_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_4_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_4_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_4_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_4_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_1_x1.adb 
Execute         gen_tb_info PE_wrapper_4_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_5_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_5_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_5_0_x1'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 770.065 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_5_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_5_0_x1 
Execute         gen_rtl PE_wrapper_5_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_5_0_x1 
Execute         syn_report -csynth -model PE_wrapper_5_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_5_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_5_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_5_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_5_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_5_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_0_x1.adb 
Execute         gen_tb_info PE_wrapper_5_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_5_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_5_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_5_1_x1'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 773.748 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_5_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_5_1_x1 
Execute         gen_rtl PE_wrapper_5_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_5_1_x1 
Execute         syn_report -csynth -model PE_wrapper_5_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_5_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_5_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_5_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_5_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_5_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_1_x1.adb 
Execute         gen_tb_info PE_wrapper_5_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_6_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_6_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_6_0_x1'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 777.402 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_6_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_6_0_x1 
Execute         gen_rtl PE_wrapper_6_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_6_0_x1 
Execute         syn_report -csynth -model PE_wrapper_6_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_6_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_6_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_6_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_6_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_6_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_0_x1.adb 
Execute         gen_tb_info PE_wrapper_6_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_6_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_6_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_6_1_x1'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 781.113 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_6_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_6_1_x1 
Execute         gen_rtl PE_wrapper_6_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_6_1_x1 
Execute         syn_report -csynth -model PE_wrapper_6_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_6_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_6_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_6_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_6_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_6_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_1_x1.adb 
Execute         gen_tb_info PE_wrapper_6_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_7_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_7_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_7_0_x1'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 784.766 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_7_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_7_0_x1 
Execute         gen_rtl PE_wrapper_7_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_7_0_x1 
Execute         syn_report -csynth -model PE_wrapper_7_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_7_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_7_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_7_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_7_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_7_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_0_x1.adb 
Execute         gen_tb_info PE_wrapper_7_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_7_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_7_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_7_1_x1'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 788.448 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_7_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_7_1_x1 
Execute         gen_rtl PE_wrapper_7_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_7_1_x1 
Execute         syn_report -csynth -model PE_wrapper_7_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_7_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_7_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_7_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_7_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_7_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_1_x1.adb 
Execute         gen_tb_info PE_wrapper_7_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_8_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_8_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_8_0_x1'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 792.100 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_8_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_8_0_x1 
Execute         gen_rtl PE_wrapper_8_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_8_0_x1 
Execute         syn_report -csynth -model PE_wrapper_8_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_8_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_8_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_8_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_8_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_8_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_0_x1.adb 
Execute         gen_tb_info PE_wrapper_8_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_8_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_8_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_8_1_x1'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 795.782 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_8_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_8_1_x1 
Execute         gen_rtl PE_wrapper_8_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_8_1_x1 
Execute         syn_report -csynth -model PE_wrapper_8_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_8_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_8_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_8_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_8_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_8_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_1_x1.adb 
Execute         gen_tb_info PE_wrapper_8_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_9_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_9_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_9_0_x1'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 799.464 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_9_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_9_0_x1 
Execute         gen_rtl PE_wrapper_9_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_9_0_x1 
Execute         syn_report -csynth -model PE_wrapper_9_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_9_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_9_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_9_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_9_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_9_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_0_x1.adb 
Execute         gen_tb_info PE_wrapper_9_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_9_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_9_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_9_1_x1'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 803.117 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_9_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_9_1_x1 
Execute         gen_rtl PE_wrapper_9_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_9_1_x1 
Execute         syn_report -csynth -model PE_wrapper_9_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_9_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_9_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_9_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_9_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_9_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_1_x1.adb 
Execute         gen_tb_info PE_wrapper_9_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_10_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_10_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_10_0_x1'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 806.801 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_10_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_10_0_x1 
Execute         gen_rtl PE_wrapper_10_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_10_0_x1 
Execute         syn_report -csynth -model PE_wrapper_10_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_10_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_10_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_10_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_10_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_10_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_0_x1.adb 
Execute         gen_tb_info PE_wrapper_10_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_10_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_10_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_10_1_x1'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 810.513 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_10_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_10_1_x1 
Execute         gen_rtl PE_wrapper_10_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_10_1_x1 
Execute         syn_report -csynth -model PE_wrapper_10_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_10_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_10_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_10_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_10_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_10_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_1_x1.adb 
Execute         gen_tb_info PE_wrapper_10_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_11_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_11_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_11_0_x1'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 814.197 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_11_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_11_0_x1 
Execute         gen_rtl PE_wrapper_11_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_11_0_x1 
Execute         syn_report -csynth -model PE_wrapper_11_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_11_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_11_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_11_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_11_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_11_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_0_x1.adb 
Execute         gen_tb_info PE_wrapper_11_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_11_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_11_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_11_1_x1'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 817.851 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_11_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_11_1_x1 
Execute         gen_rtl PE_wrapper_11_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_11_1_x1 
Execute         syn_report -csynth -model PE_wrapper_11_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_11_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_11_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_11_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_11_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_11_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_1_x1.adb 
Execute         gen_tb_info PE_wrapper_11_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_12_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_12_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_12_0_x1'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 821.534 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_12_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_12_0_x1 
Execute         gen_rtl PE_wrapper_12_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_12_0_x1 
Execute         syn_report -csynth -model PE_wrapper_12_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_12_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_12_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_12_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_12_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_12_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_0_x1.adb 
Execute         gen_tb_info PE_wrapper_12_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_12_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_12_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_12_1_x1'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 825.233 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_12_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_12_1_x1 
Execute         gen_rtl PE_wrapper_12_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_12_1_x1 
Execute         syn_report -csynth -model PE_wrapper_12_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_12_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_12_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_12_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_12_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_12_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_1_x1.adb 
Execute         gen_tb_info PE_wrapper_12_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_0_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 828.153 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_PE_dummy_0_x1 
Execute         gen_rtl A_PE_dummy_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_PE_dummy_0_x1 
Execute         syn_report -csynth -model A_PE_dummy_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_0_x1.adb 
Execute         gen_tb_info A_PE_dummy_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_1_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 829.050 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_PE_dummy_1_x1 
Execute         gen_rtl A_PE_dummy_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_PE_dummy_1_x1 
Execute         syn_report -csynth -model A_PE_dummy_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_1_x1.adb 
Execute         gen_tb_info A_PE_dummy_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_2_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_2_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_2_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 829.917 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_2_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_PE_dummy_2_x1 
Execute         gen_rtl A_PE_dummy_2_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_PE_dummy_2_x1 
Execute         syn_report -csynth -model A_PE_dummy_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_2_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_2_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_2_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_2_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_2_x1.adb 
Execute         gen_tb_info A_PE_dummy_2_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_2_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_3_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_3_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_3_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 830.797 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_3_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_PE_dummy_3_x1 
Execute         gen_rtl A_PE_dummy_3_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_PE_dummy_3_x1 
Execute         syn_report -csynth -model A_PE_dummy_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_3_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_3_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_3_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_3_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_3_x1.adb 
Execute         gen_tb_info A_PE_dummy_3_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_3_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_4_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_4_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_4_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_4_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 831.664 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_4_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_PE_dummy_4_x1 
Execute         gen_rtl A_PE_dummy_4_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_PE_dummy_4_x1 
Execute         syn_report -csynth -model A_PE_dummy_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_4_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_4_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_4_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_4_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_4_x1.adb 
Execute         gen_tb_info A_PE_dummy_4_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_4_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_5_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_5_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_5_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_5_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 832.590 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_5_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_PE_dummy_5_x1 
Execute         gen_rtl A_PE_dummy_5_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_PE_dummy_5_x1 
Execute         syn_report -csynth -model A_PE_dummy_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_5_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_5_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_5_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_5_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_5_x1.adb 
Execute         gen_tb_info A_PE_dummy_5_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_5_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_6_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_6_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_6_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_6_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 833.487 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_6_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_PE_dummy_6_x1 
Execute         gen_rtl A_PE_dummy_6_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_PE_dummy_6_x1 
Execute         syn_report -csynth -model A_PE_dummy_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_6_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_6_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_6_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_6_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_6_x1.adb 
Execute         gen_tb_info A_PE_dummy_6_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_6_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_7_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_7_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_7_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_7_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 834.353 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_7_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_PE_dummy_7_x1 
Execute         gen_rtl A_PE_dummy_7_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_PE_dummy_7_x1 
Execute         syn_report -csynth -model A_PE_dummy_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_7_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_7_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_7_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_7_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_7_x1.adb 
Execute         gen_tb_info A_PE_dummy_7_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_7_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_8_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_8_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_8_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_8_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 835.249 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_8_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_PE_dummy_8_x1 
Execute         gen_rtl A_PE_dummy_8_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_PE_dummy_8_x1 
Execute         syn_report -csynth -model A_PE_dummy_8_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_8_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_8_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_8_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_8_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_8_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_8_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_8_x1.adb 
Execute         gen_tb_info A_PE_dummy_8_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_8_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_9_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_9_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_9_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_9_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 836.130 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_9_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_PE_dummy_9_x1 
Execute         gen_rtl A_PE_dummy_9_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_PE_dummy_9_x1 
Execute         syn_report -csynth -model A_PE_dummy_9_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_9_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_9_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_9_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_9_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_9_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_9_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_9_x1.adb 
Execute         gen_tb_info A_PE_dummy_9_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_9_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_10_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_10_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_10_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_10_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 837.026 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_10_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_PE_dummy_10_x1 
Execute         gen_rtl A_PE_dummy_10_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_PE_dummy_10_x1 
Execute         syn_report -csynth -model A_PE_dummy_10_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_10_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_10_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_10_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_10_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_10_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_10_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_10_x1.adb 
Execute         gen_tb_info A_PE_dummy_10_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_10_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_11_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_11_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_11_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_11_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 837.894 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_11_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_PE_dummy_11_x1 
Execute         gen_rtl A_PE_dummy_11_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_PE_dummy_11_x1 
Execute         syn_report -csynth -model A_PE_dummy_11_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_11_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_11_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_11_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_11_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_11_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_11_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_11_x1.adb 
Execute         gen_tb_info A_PE_dummy_11_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_11_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_12_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_12_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_12_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_12_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 838.761 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_12_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_PE_dummy_12_x1 
Execute         gen_rtl A_PE_dummy_12_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_PE_dummy_12_x1 
Execute         syn_report -csynth -model A_PE_dummy_12_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_12_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_12_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_12_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_12_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_12_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_12_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_12_x1.adb 
Execute         gen_tb_info A_PE_dummy_12_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_12_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_PE_dummy_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_0_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 839.656 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_PE_dummy_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_B_PE_dummy_0_x1 
Execute         gen_rtl B_PE_dummy_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_B_PE_dummy_0_x1 
Execute         syn_report -csynth -model B_PE_dummy_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/B_PE_dummy_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_PE_dummy_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/B_PE_dummy_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_PE_dummy_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_PE_dummy_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_0_x1.adb 
Execute         gen_tb_info B_PE_dummy_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_PE_dummy_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_1_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 840.553 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_PE_dummy_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_B_PE_dummy_1_x1 
Execute         gen_rtl B_PE_dummy_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_B_PE_dummy_1_x1 
Execute         syn_report -csynth -model B_PE_dummy_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/B_PE_dummy_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_PE_dummy_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/B_PE_dummy_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_PE_dummy_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_PE_dummy_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_1_x1.adb 
Execute         gen_tb_info B_PE_dummy_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_boundary_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_boundary_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_boundary_0_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 841.707 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_boundary_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_boundary_0_x1 
Execute         gen_rtl C_drain_IO_L1_out_boundary_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_boundary_0_x1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_boundary_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_boundary_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_boundary_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_boundary_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_boundary_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_boundary_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x1.adb 
Execute         gen_tb_info C_drain_IO_L1_out_boundary_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_0_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 843.657 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_0_x1 
Execute         gen_rtl C_drain_IO_L1_out_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_0_x1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x1.adb 
Execute         gen_tb_info C_drain_IO_L1_out_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_1_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 845.852 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_1_x1 
Execute         gen_rtl C_drain_IO_L1_out_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_1_x1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x1.adb 
Execute         gen_tb_info C_drain_IO_L1_out_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_2_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_2_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 848.017 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_2_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_2_x1 
Execute         gen_rtl C_drain_IO_L1_out_2_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_2_x1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_2_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_2_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_2_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x1.adb 
Execute         gen_tb_info C_drain_IO_L1_out_2_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_3_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_3_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 850.212 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_3_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_3_x1 
Execute         gen_rtl C_drain_IO_L1_out_3_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_3_x1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_3_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_3_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_3_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x1.adb 
Execute         gen_tb_info C_drain_IO_L1_out_3_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_4_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_4_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_4_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 852.378 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_4_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_4_x1 
Execute         gen_rtl C_drain_IO_L1_out_4_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_4_x1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_4_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_4_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_4_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x1.adb 
Execute         gen_tb_info C_drain_IO_L1_out_4_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_5_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_5_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_5_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 854.572 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_5_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_5_x1 
Execute         gen_rtl C_drain_IO_L1_out_5_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_5_x1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_5_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_5_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_5_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x1.adb 
Execute         gen_tb_info C_drain_IO_L1_out_5_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_6_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_6_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_6_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 856.766 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_6_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_6_x1 
Execute         gen_rtl C_drain_IO_L1_out_6_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_6_x1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_6_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_6_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_6_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x1.adb 
Execute         gen_tb_info C_drain_IO_L1_out_6_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_7_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_7_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_7_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 858.931 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_7_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_7_x1 
Execute         gen_rtl C_drain_IO_L1_out_7_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_7_x1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_7_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_7_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_7_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x1.adb 
Execute         gen_tb_info C_drain_IO_L1_out_7_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_8_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_8_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_8_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 861.141 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_8_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_8_x1 
Execute         gen_rtl C_drain_IO_L1_out_8_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_8_x1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_8_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_8_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_8_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_8_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_8_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_8_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x1.adb 
Execute         gen_tb_info C_drain_IO_L1_out_8_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_9_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_9_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_9_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 863.247 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_9_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_9_x1 
Execute         gen_rtl C_drain_IO_L1_out_9_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_9_x1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_9_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_9_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_9_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_9_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_9_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_9_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x1.adb 
Execute         gen_tb_info C_drain_IO_L1_out_9_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_10_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_10_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_10_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 865.441 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_10_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_10_x1 
Execute         gen_rtl C_drain_IO_L1_out_10_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_10_x1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_10_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_10_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_10_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_10_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_10_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_10_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x1.adb 
Execute         gen_tb_info C_drain_IO_L1_out_10_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_11_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_11_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_11_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 867.636 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_11_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_11_x1 
Execute         gen_rtl C_drain_IO_L1_out_11_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_11_x1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_11_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_11_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_11_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_11_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_11_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_11_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x1.adb 
Execute         gen_tb_info C_drain_IO_L1_out_11_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_boundary_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_boundary_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_boundary_1_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 869.731 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_boundary_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_boundary_1_x1 
Execute         gen_rtl C_drain_IO_L1_out_boundary_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_boundary_1_x1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_boundary_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_boundary_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_boundary_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_boundary_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_boundary_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_boundary_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x1.adb 
Execute         gen_tb_info C_drain_IO_L1_out_boundary_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_12_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_12_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_12_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 871.707 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_12_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_12_x1 
Execute         gen_rtl C_drain_IO_L1_out_12_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_12_x1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_12_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_12_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_12_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_12_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_12_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_12_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x1.adb 
Execute         gen_tb_info C_drain_IO_L1_out_12_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_13_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_13_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_13_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 873.872 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_13_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_13_x1 
Execute         gen_rtl C_drain_IO_L1_out_13_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_13_x1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_13_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_13_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_13_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_13_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_13_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_13_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x1.adb 
Execute         gen_tb_info C_drain_IO_L1_out_13_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_14_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_14_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_14_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 876.068 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_14_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_14_x1 
Execute         gen_rtl C_drain_IO_L1_out_14_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_14_x1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_14_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_14_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_14_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_14_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_14_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_14_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x1.adb 
Execute         gen_tb_info C_drain_IO_L1_out_14_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_15_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_15_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_15_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 878.261 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_15_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_15_x1 
Execute         gen_rtl C_drain_IO_L1_out_15_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_15_x1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_15_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_15_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_15_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_15_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_15_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_15_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x1.adb 
Execute         gen_tb_info C_drain_IO_L1_out_15_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_16_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_16_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_16_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 880.396 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_16_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_16_x1 
Execute         gen_rtl C_drain_IO_L1_out_16_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_16_x1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_16_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_16_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_16_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_16_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_16_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_16_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x1.adb 
Execute         gen_tb_info C_drain_IO_L1_out_16_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_17_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_17_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_17_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 882.591 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_17_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_17_x1 
Execute         gen_rtl C_drain_IO_L1_out_17_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_17_x1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_17_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_17_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_17_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_17_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_17_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_17_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x1.adb 
Execute         gen_tb_info C_drain_IO_L1_out_17_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_18_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_18_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_18_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 884.785 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_18_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_18_x1 
Execute         gen_rtl C_drain_IO_L1_out_18_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_18_x1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_18_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_18_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_18_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_18_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_18_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_18_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x1.adb 
Execute         gen_tb_info C_drain_IO_L1_out_18_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_19_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_19_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_19_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 886.950 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_19_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_19_x1 
Execute         gen_rtl C_drain_IO_L1_out_19_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_19_x1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_19_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_19_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_19_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_19_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_19_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_19_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x1.adb 
Execute         gen_tb_info C_drain_IO_L1_out_19_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_20_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_20_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_20_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 889.144 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_20_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_20_x1 
Execute         gen_rtl C_drain_IO_L1_out_20_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_20_x1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_20_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_20_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_20_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_20_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_20_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_20_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x1.adb 
Execute         gen_tb_info C_drain_IO_L1_out_20_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_21_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_21_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_21_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 891.279 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_21_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_21_x1 
Execute         gen_rtl C_drain_IO_L1_out_21_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_21_x1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_21_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_21_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_21_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_21_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_21_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_21_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x1.adb 
Execute         gen_tb_info C_drain_IO_L1_out_21_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_22_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_22_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_22_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 893.474 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_22_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_22_x1 
Execute         gen_rtl C_drain_IO_L1_out_22_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_22_x1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_22_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_22_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_22_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_22_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_22_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_22_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x1.adb 
Execute         gen_tb_info C_drain_IO_L1_out_22_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_23_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_23_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_23_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 895.668 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_23_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_23_x1 
Execute         gen_rtl C_drain_IO_L1_out_23_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_23_x1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_23_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_23_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_23_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_23_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_23_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_23_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x1.adb 
Execute         gen_tb_info C_drain_IO_L1_out_23_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out_boundary_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L2_out_boundary_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out_boundary_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 897.504 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L2_out_boundary_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L2_out_boundary_x1 
Execute         gen_rtl C_drain_IO_L2_out_boundary_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L2_out_boundary_x1 
Execute         syn_report -csynth -model C_drain_IO_L2_out_boundary_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L2_out_boundary_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L2_out_boundary_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L2_out_boundary_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L2_out_boundary_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L2_out_boundary_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x1.adb 
Execute         gen_tb_info C_drain_IO_L2_out_boundary_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L2_out_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 898.504 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L2_out_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L2_out_x1 
Execute         gen_rtl C_drain_IO_L2_out_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L2_out_x1 
Execute         syn_report -csynth -model C_drain_IO_L2_out_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L2_out_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L2_out_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L2_out_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L2_out_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L2_out_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_x1.adb 
Execute         gen_tb_info C_drain_IO_L2_out_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L3_out_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L3_out_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L3_out_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L3_out_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 899.803 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L3_out_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L3_out_x1 
Execute         gen_rtl C_drain_IO_L3_out_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L3_out_x1 
Execute         syn_report -csynth -model C_drain_IO_L3_out_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L3_out_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L3_out_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L3_out_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L3_out_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L3_out_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L3_out_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L3_out_x1.adb 
Execute         gen_tb_info C_drain_IO_L3_out_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L3_out_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel3_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x1.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w256_d2_S' is changed to 'fifo_w256_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d2_S' is changed to 'fifo_w64_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel3_x1'.
Command         create_rtl_model done; 0.38 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 908.060 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel3_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_kernel3_x1 
Execute         gen_rtl kernel3_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_kernel3_x1 
Execute         syn_report -csynth -model kernel3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/kernel3_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         syn_report -rtlxml -model kernel3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/kernel3_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model kernel3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 3.11 sec.
Execute         db_write -model kernel3_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x1.adb 
Command         db_write done; 0.12 sec.
Execute         gen_tb_info kernel3_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nondf_kernel_cov_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model nondf_kernel_cov_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/nondf_kernel_cov_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'add_512ns_512ns_512_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_512ns_514ns_1025_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_512s_512s_512_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_512ns_512ns_512_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nondf_kernel_cov_x1'.
Command         create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.88 seconds; current allocated memory: 915.775 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl nondf_kernel_cov_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_nondf_kernel_cov_x1 
Execute         gen_rtl nondf_kernel_cov_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_nondf_kernel_cov_x1 
Execute         syn_report -csynth -model nondf_kernel_cov_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/nondf_kernel_cov_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model nondf_kernel_cov_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/nondf_kernel_cov_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model nondf_kernel_cov_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/nondf_kernel_cov_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.16 sec.
Execute         db_write -model nondf_kernel_cov_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/nondf_kernel_cov_x1.adb 
Execute         gen_tb_info nondf_kernel_cov_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/nondf_kernel_cov_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel3_x2_entry48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel3_x2.entry48 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x2_entry48.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel3_x2_entry48'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 918.659 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel3_x2.entry48 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_kernel3_x2_entry48 
Execute         gen_rtl kernel3_x2.entry48 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_kernel3_x2_entry48 
Execute         syn_report -csynth -model kernel3_x2.entry48 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/kernel3_x2_entry48_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model kernel3_x2.entry48 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/kernel3_x2_entry48_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model kernel3_x2.entry48 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x2_entry48.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model kernel3_x2.entry48 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x2_entry48.adb 
Execute         gen_tb_info kernel3_x2.entry48 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x2_entry48 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel3_x2_entry65' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel3_x2.entry65 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x2_entry65.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel3_x2_entry65'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 919.055 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel3_x2.entry65 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_kernel3_x2_entry65 
Execute         gen_rtl kernel3_x2.entry65 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_kernel3_x2_entry65 
Execute         syn_report -csynth -model kernel3_x2.entry65 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/kernel3_x2_entry65_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model kernel3_x2.entry65 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/kernel3_x2_entry65_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model kernel3_x2.entry65 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x2_entry65.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model kernel3_x2.entry65 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x2_entry65.adb 
Execute         gen_tb_info kernel3_x2.entry65 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x2_entry65 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L3_in_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L3_in_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L3_in_x2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_2ns_2ns_2_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L3_in_x2'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 919.644 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L3_in_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_IO_L3_in_x2 
Execute         gen_rtl A_IO_L3_in_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_IO_L3_in_x2 
Execute         syn_report -csynth -model A_IO_L3_in_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L3_in_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L3_in_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L3_in_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L3_in_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L3_in_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L3_in_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L3_in_x2.adb 
Execute         gen_tb_info A_IO_L3_in_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L3_in_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_0_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_0_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_0_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_0_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 920.757 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_0_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_IO_L2_in_0_x2 
Execute         gen_rtl A_IO_L2_in_0_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_IO_L2_in_0_x2 
Execute         syn_report -csynth -model A_IO_L2_in_0_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_0_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_0_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_0_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_0_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_0_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_0_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_0_x2.adb 
Execute         gen_tb_info A_IO_L2_in_0_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_0_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_1_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_1_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_1_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_1_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 922.528 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_1_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_IO_L2_in_1_x2 
Execute         gen_rtl A_IO_L2_in_1_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_IO_L2_in_1_x2 
Execute         syn_report -csynth -model A_IO_L2_in_1_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_1_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_1_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_1_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_1_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_1_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_1_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_1_x2.adb 
Execute         gen_tb_info A_IO_L2_in_1_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_1_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_2_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_2_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_2_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_2_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 924.327 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_2_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_IO_L2_in_2_x2 
Execute         gen_rtl A_IO_L2_in_2_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_IO_L2_in_2_x2 
Execute         syn_report -csynth -model A_IO_L2_in_2_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_2_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_2_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_2_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_2_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_2_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_2_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_2_x2.adb 
Execute         gen_tb_info A_IO_L2_in_2_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_2_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_3_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_3_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_3_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_3_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 926.128 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_3_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_IO_L2_in_3_x2 
Execute         gen_rtl A_IO_L2_in_3_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_IO_L2_in_3_x2 
Execute         syn_report -csynth -model A_IO_L2_in_3_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_3_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_3_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_3_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_3_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_3_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_3_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_3_x2.adb 
Execute         gen_tb_info A_IO_L2_in_3_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_3_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_4_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_4_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_4_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_4_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 927.927 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_4_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_IO_L2_in_4_x2 
Execute         gen_rtl A_IO_L2_in_4_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_IO_L2_in_4_x2 
Execute         syn_report -csynth -model A_IO_L2_in_4_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_4_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_4_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_4_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_4_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_4_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_4_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_4_x2.adb 
Execute         gen_tb_info A_IO_L2_in_4_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_4_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_5_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_5_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_5_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_5_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 929.757 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_5_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_IO_L2_in_5_x2 
Execute         gen_rtl A_IO_L2_in_5_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_IO_L2_in_5_x2 
Execute         syn_report -csynth -model A_IO_L2_in_5_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_5_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_5_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_5_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_5_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_5_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_5_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_5_x2.adb 
Execute         gen_tb_info A_IO_L2_in_5_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_5_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_6_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_6_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_6_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_6_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 931.557 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_6_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_IO_L2_in_6_x2 
Execute         gen_rtl A_IO_L2_in_6_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_IO_L2_in_6_x2 
Execute         syn_report -csynth -model A_IO_L2_in_6_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_6_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_6_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_6_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_6_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_6_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_6_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_6_x2.adb 
Execute         gen_tb_info A_IO_L2_in_6_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_6_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_7_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_7_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_7_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_7_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 933.357 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_7_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_IO_L2_in_7_x2 
Execute         gen_rtl A_IO_L2_in_7_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_IO_L2_in_7_x2 
Execute         syn_report -csynth -model A_IO_L2_in_7_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_7_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_7_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_7_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_7_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_7_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_7_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_7_x2.adb 
Execute         gen_tb_info A_IO_L2_in_7_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_7_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_8_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_8_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_8_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_8_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 935.156 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_8_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_IO_L2_in_8_x2 
Execute         gen_rtl A_IO_L2_in_8_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_IO_L2_in_8_x2 
Execute         syn_report -csynth -model A_IO_L2_in_8_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_8_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_8_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_8_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_8_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_8_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_8_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_8_x2.adb 
Execute         gen_tb_info A_IO_L2_in_8_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_8_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_9_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_9_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_9_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_9_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 936.956 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_9_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_IO_L2_in_9_x2 
Execute         gen_rtl A_IO_L2_in_9_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_IO_L2_in_9_x2 
Execute         syn_report -csynth -model A_IO_L2_in_9_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_9_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_9_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_9_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_9_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_9_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_9_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_9_x2.adb 
Execute         gen_tb_info A_IO_L2_in_9_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_9_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_10_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_10_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_10_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_10_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 938.756 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_10_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_IO_L2_in_10_x2 
Execute         gen_rtl A_IO_L2_in_10_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_IO_L2_in_10_x2 
Execute         syn_report -csynth -model A_IO_L2_in_10_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_10_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_10_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_10_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_10_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_10_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_10_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_10_x2.adb 
Execute         gen_tb_info A_IO_L2_in_10_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_10_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_11_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_11_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_11_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_11_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 940.556 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_11_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_IO_L2_in_11_x2 
Execute         gen_rtl A_IO_L2_in_11_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_IO_L2_in_11_x2 
Execute         syn_report -csynth -model A_IO_L2_in_11_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_11_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_11_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_11_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_11_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_11_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_11_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_11_x2.adb 
Execute         gen_tb_info A_IO_L2_in_11_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_11_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_boundary_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_boundary_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_boundary_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_boundary_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 942.293 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_boundary_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_IO_L2_in_boundary_x2 
Execute         gen_rtl A_IO_L2_in_boundary_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_IO_L2_in_boundary_x2 
Execute         syn_report -csynth -model A_IO_L2_in_boundary_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_boundary_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_boundary_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_IO_L2_in_boundary_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_boundary_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_boundary_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_boundary_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_boundary_x2.adb 
Execute         gen_tb_info A_IO_L2_in_boundary_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_boundary_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L3_in_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L3_in_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L3_in_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L3_in_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 943.693 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L3_in_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_B_IO_L3_in_x2 
Execute         gen_rtl B_IO_L3_in_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_B_IO_L3_in_x2 
Execute         syn_report -csynth -model B_IO_L3_in_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/B_IO_L3_in_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L3_in_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/B_IO_L3_in_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L3_in_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L3_in_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_IO_L3_in_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L3_in_x2.adb 
Execute         gen_tb_info B_IO_L3_in_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L3_in_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 944.790 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_B_IO_L2_in_x2 
Execute         gen_rtl B_IO_L2_in_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_B_IO_L2_in_x2 
Execute         syn_report -csynth -model B_IO_L2_in_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/B_IO_L2_in_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/B_IO_L2_in_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_IO_L2_in_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_x2.adb 
Execute         gen_tb_info B_IO_L2_in_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_boundary_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_boundary_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_boundary_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_boundary_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 946.549 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_boundary_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_B_IO_L2_in_boundary_x2 
Execute         gen_rtl B_IO_L2_in_boundary_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_B_IO_L2_in_boundary_x2 
Execute         syn_report -csynth -model B_IO_L2_in_boundary_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/B_IO_L2_in_boundary_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_boundary_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/B_IO_L2_in_boundary_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_boundary_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_boundary_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_IO_L2_in_boundary_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_boundary_x2.adb 
Execute         gen_tb_info B_IO_L2_in_boundary_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_boundary_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_0_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_0_0_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_0_x2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_0_x2'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 949.065 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_0_0_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_0_0_x2 
Execute         gen_rtl PE_wrapper_0_0_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_0_0_x2 
Execute         syn_report -csynth -model PE_wrapper_0_0_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_0_0_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_0_0_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_0_0_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_0_0_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_0_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_0_0_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_0_x2.adb 
Execute         gen_tb_info PE_wrapper_0_0_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_0_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_1_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_0_1_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_1_x2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_1_x2'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 952.813 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_0_1_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_0_1_x2 
Execute         gen_rtl PE_wrapper_0_1_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_0_1_x2 
Execute         syn_report -csynth -model PE_wrapper_0_1_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_0_1_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_0_1_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_0_1_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_0_1_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_1_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_0_1_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_1_x2.adb 
Execute         gen_tb_info PE_wrapper_0_1_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_1_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_0_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_1_0_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_0_x2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_0_x2'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 956.560 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_1_0_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_1_0_x2 
Execute         gen_rtl PE_wrapper_1_0_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_1_0_x2 
Execute         syn_report -csynth -model PE_wrapper_1_0_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_1_0_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_1_0_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_1_0_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_1_0_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_0_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_1_0_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_0_x2.adb 
Execute         gen_tb_info PE_wrapper_1_0_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_0_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_1_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_1_1_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_1_x2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_1_x2'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 960.307 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_1_1_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_1_1_x2 
Execute         gen_rtl PE_wrapper_1_1_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_1_1_x2 
Execute         syn_report -csynth -model PE_wrapper_1_1_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_1_1_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_1_1_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_1_1_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_1_1_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_1_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_1_1_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_1_x2.adb 
Execute         gen_tb_info PE_wrapper_1_1_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_1_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_0_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_2_0_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_0_x2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_0_x2'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 964.025 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_2_0_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_2_0_x2 
Execute         gen_rtl PE_wrapper_2_0_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_2_0_x2 
Execute         syn_report -csynth -model PE_wrapper_2_0_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_2_0_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_2_0_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_2_0_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_2_0_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_0_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_2_0_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_0_x2.adb 
Execute         gen_tb_info PE_wrapper_2_0_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_0_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_1_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_2_1_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_1_x2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_1_x2'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 967.772 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_2_1_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_2_1_x2 
Execute         gen_rtl PE_wrapper_2_1_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_2_1_x2 
Execute         syn_report -csynth -model PE_wrapper_2_1_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_2_1_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_2_1_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_2_1_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_2_1_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_1_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_2_1_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_1_x2.adb 
Execute         gen_tb_info PE_wrapper_2_1_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_1_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_0_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_3_0_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_0_x2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_0_x2'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 971.565 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_3_0_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_3_0_x2 
Execute         gen_rtl PE_wrapper_3_0_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_3_0_x2 
Execute         syn_report -csynth -model PE_wrapper_3_0_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_3_0_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_3_0_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_3_0_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_3_0_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_0_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_3_0_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_0_x2.adb 
Execute         gen_tb_info PE_wrapper_3_0_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_0_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_1_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_3_1_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_1_x2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_1_x2'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 975.297 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_3_1_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_3_1_x2 
Execute         gen_rtl PE_wrapper_3_1_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_3_1_x2 
Execute         syn_report -csynth -model PE_wrapper_3_1_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_3_1_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_3_1_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_3_1_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_3_1_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_1_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_3_1_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_1_x2.adb 
Execute         gen_tb_info PE_wrapper_3_1_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_1_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_4_0_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_4_0_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_0_x2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_4_0_x2'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 979.060 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_4_0_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_4_0_x2 
Execute         gen_rtl PE_wrapper_4_0_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_4_0_x2 
Execute         syn_report -csynth -model PE_wrapper_4_0_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_4_0_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_4_0_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_4_0_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_4_0_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_0_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_4_0_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_0_x2.adb 
Execute         gen_tb_info PE_wrapper_4_0_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_0_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_4_1_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_4_1_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_1_x2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_4_1_x2'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 982.793 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_4_1_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_4_1_x2 
Execute         gen_rtl PE_wrapper_4_1_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_4_1_x2 
Execute         syn_report -csynth -model PE_wrapper_4_1_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_4_1_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_4_1_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_4_1_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_4_1_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_1_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_4_1_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_1_x2.adb 
Execute         gen_tb_info PE_wrapper_4_1_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_1_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_5_0_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_5_0_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_0_x2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_5_0_x2'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 986.585 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_5_0_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_5_0_x2 
Execute         gen_rtl PE_wrapper_5_0_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_5_0_x2 
Execute         syn_report -csynth -model PE_wrapper_5_0_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_5_0_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_5_0_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_5_0_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_5_0_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_0_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_5_0_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_0_x2.adb 
Execute         gen_tb_info PE_wrapper_5_0_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_0_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_5_1_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_5_1_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_1_x2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_5_1_x2'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 990.319 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_5_1_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_5_1_x2 
Execute         gen_rtl PE_wrapper_5_1_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_5_1_x2 
Execute         syn_report -csynth -model PE_wrapper_5_1_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_5_1_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_5_1_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_5_1_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_5_1_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_1_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_5_1_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_1_x2.adb 
Execute         gen_tb_info PE_wrapper_5_1_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_1_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_6_0_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_6_0_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_0_x2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_6_0_x2'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 994.081 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_6_0_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_6_0_x2 
Execute         gen_rtl PE_wrapper_6_0_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_6_0_x2 
Execute         syn_report -csynth -model PE_wrapper_6_0_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_6_0_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_6_0_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_6_0_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_6_0_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_0_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_6_0_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_0_x2.adb 
Execute         gen_tb_info PE_wrapper_6_0_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_0_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_6_1_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_6_1_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_1_x2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_6_1_x2'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 997.814 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_6_1_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_6_1_x2 
Execute         gen_rtl PE_wrapper_6_1_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_6_1_x2 
Execute         syn_report -csynth -model PE_wrapper_6_1_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_6_1_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_6_1_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_6_1_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_6_1_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_1_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_6_1_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_1_x2.adb 
Execute         gen_tb_info PE_wrapper_6_1_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_1_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_7_0_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_7_0_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_0_x2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_7_0_x2'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1001.605 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_7_0_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_7_0_x2 
Execute         gen_rtl PE_wrapper_7_0_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_7_0_x2 
Execute         syn_report -csynth -model PE_wrapper_7_0_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_7_0_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_7_0_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_7_0_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_7_0_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_0_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_7_0_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_0_x2.adb 
Execute         gen_tb_info PE_wrapper_7_0_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_0_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_7_1_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_7_1_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_1_x2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_7_1_x2'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1005.339 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_7_1_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_7_1_x2 
Execute         gen_rtl PE_wrapper_7_1_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_7_1_x2 
Execute         syn_report -csynth -model PE_wrapper_7_1_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_7_1_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_7_1_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_7_1_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_7_1_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_1_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_7_1_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_1_x2.adb 
Execute         gen_tb_info PE_wrapper_7_1_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_1_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_8_0_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_8_0_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_0_x2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_8_0_x2'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1009.131 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_8_0_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_8_0_x2 
Execute         gen_rtl PE_wrapper_8_0_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_8_0_x2 
Execute         syn_report -csynth -model PE_wrapper_8_0_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_8_0_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_8_0_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_8_0_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_8_0_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_0_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_8_0_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_0_x2.adb 
Execute         gen_tb_info PE_wrapper_8_0_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_0_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_8_1_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_8_1_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_1_x2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_8_1_x2'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1012.891 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_8_1_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_8_1_x2 
Execute         gen_rtl PE_wrapper_8_1_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_8_1_x2 
Execute         syn_report -csynth -model PE_wrapper_8_1_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_8_1_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_8_1_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_8_1_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_8_1_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_1_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_8_1_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_1_x2.adb 
Execute         gen_tb_info PE_wrapper_8_1_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_1_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_9_0_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_9_0_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_0_x2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_9_0_x2'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1016.654 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_9_0_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_9_0_x2 
Execute         gen_rtl PE_wrapper_9_0_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_9_0_x2 
Execute         syn_report -csynth -model PE_wrapper_9_0_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_9_0_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_9_0_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_9_0_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_9_0_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_0_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_9_0_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_0_x2.adb 
Execute         gen_tb_info PE_wrapper_9_0_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_0_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_9_1_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_9_1_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_1_x2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_9_1_x2'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1020.386 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_9_1_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_9_1_x2 
Execute         gen_rtl PE_wrapper_9_1_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_9_1_x2 
Execute         syn_report -csynth -model PE_wrapper_9_1_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_9_1_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_9_1_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_9_1_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_9_1_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_1_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_9_1_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_1_x2.adb 
Execute         gen_tb_info PE_wrapper_9_1_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_1_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_10_0_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_10_0_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_0_x2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_10_0_x2'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.000 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_10_0_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_10_0_x2 
Execute         gen_rtl PE_wrapper_10_0_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_10_0_x2 
Execute         syn_report -csynth -model PE_wrapper_10_0_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_10_0_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_10_0_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_10_0_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_10_0_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_0_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_10_0_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_0_x2.adb 
Execute         gen_tb_info PE_wrapper_10_0_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_0_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_10_1_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_10_1_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_1_x2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_10_1_x2'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.004 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_10_1_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_10_1_x2 
Execute         gen_rtl PE_wrapper_10_1_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_10_1_x2 
Execute         syn_report -csynth -model PE_wrapper_10_1_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_10_1_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_10_1_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_10_1_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_10_1_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_1_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_10_1_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_1_x2.adb 
Execute         gen_tb_info PE_wrapper_10_1_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_1_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_11_0_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_11_0_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_0_x2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_11_0_x2'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.007 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_11_0_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_11_0_x2 
Execute         gen_rtl PE_wrapper_11_0_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_11_0_x2 
Execute         syn_report -csynth -model PE_wrapper_11_0_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_11_0_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_11_0_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_11_0_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_11_0_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_0_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_11_0_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_0_x2.adb 
Execute         gen_tb_info PE_wrapper_11_0_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_0_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_11_1_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_11_1_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_1_x2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_11_1_x2'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.011 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_11_1_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_11_1_x2 
Execute         gen_rtl PE_wrapper_11_1_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_11_1_x2 
Execute         syn_report -csynth -model PE_wrapper_11_1_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_11_1_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_11_1_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_11_1_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_11_1_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_1_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_11_1_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_1_x2.adb 
Execute         gen_tb_info PE_wrapper_11_1_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_1_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_12_0_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_12_0_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_0_x2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_12_0_x2'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.015 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_12_0_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_12_0_x2 
Execute         gen_rtl PE_wrapper_12_0_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_12_0_x2 
Execute         syn_report -csynth -model PE_wrapper_12_0_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_12_0_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_12_0_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_12_0_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_12_0_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_0_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_12_0_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_0_x2.adb 
Execute         gen_tb_info PE_wrapper_12_0_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_0_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_12_1_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_12_1_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_1_x2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_12_1_x2'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.018 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_12_1_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_PE_wrapper_12_1_x2 
Execute         gen_rtl PE_wrapper_12_1_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_PE_wrapper_12_1_x2 
Execute         syn_report -csynth -model PE_wrapper_12_1_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_12_1_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_12_1_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/PE_wrapper_12_1_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_12_1_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_1_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model PE_wrapper_12_1_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_1_x2.adb 
Execute         gen_tb_info PE_wrapper_12_1_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_1_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_0_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_0_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_0_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_0_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.021 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_0_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_PE_dummy_0_x2 
Execute         gen_rtl A_PE_dummy_0_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_PE_dummy_0_x2 
Execute         syn_report -csynth -model A_PE_dummy_0_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_0_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_0_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_0_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_0_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_0_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_0_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_0_x2.adb 
Execute         gen_tb_info A_PE_dummy_0_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_0_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_1_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_1_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_1_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_1_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.022 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_1_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_PE_dummy_1_x2 
Execute         gen_rtl A_PE_dummy_1_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_PE_dummy_1_x2 
Execute         syn_report -csynth -model A_PE_dummy_1_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_1_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_1_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_1_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_1_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_1_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_1_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_1_x2.adb 
Execute         gen_tb_info A_PE_dummy_1_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_1_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_2_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_2_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_2_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_2_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.023 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_2_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_PE_dummy_2_x2 
Execute         gen_rtl A_PE_dummy_2_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_PE_dummy_2_x2 
Execute         syn_report -csynth -model A_PE_dummy_2_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_2_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_2_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_2_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_2_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_2_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_2_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_2_x2.adb 
Execute         gen_tb_info A_PE_dummy_2_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_2_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_3_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_3_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_3_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_3_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.024 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_3_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_PE_dummy_3_x2 
Execute         gen_rtl A_PE_dummy_3_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_PE_dummy_3_x2 
Execute         syn_report -csynth -model A_PE_dummy_3_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_3_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_3_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_3_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_3_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_3_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_3_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_3_x2.adb 
Execute         gen_tb_info A_PE_dummy_3_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_3_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_4_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_4_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_4_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_4_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.025 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_4_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_PE_dummy_4_x2 
Execute         gen_rtl A_PE_dummy_4_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_PE_dummy_4_x2 
Execute         syn_report -csynth -model A_PE_dummy_4_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_4_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_4_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_4_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_4_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_4_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_4_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_4_x2.adb 
Execute         gen_tb_info A_PE_dummy_4_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_4_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_5_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_5_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_5_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_5_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.026 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_5_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_PE_dummy_5_x2 
Execute         gen_rtl A_PE_dummy_5_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_PE_dummy_5_x2 
Execute         syn_report -csynth -model A_PE_dummy_5_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_5_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_5_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_5_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_5_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_5_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_5_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_5_x2.adb 
Execute         gen_tb_info A_PE_dummy_5_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_5_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_6_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_6_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_6_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_6_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.027 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_6_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_PE_dummy_6_x2 
Execute         gen_rtl A_PE_dummy_6_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_PE_dummy_6_x2 
Execute         syn_report -csynth -model A_PE_dummy_6_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_6_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_6_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_6_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_6_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_6_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_6_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_6_x2.adb 
Execute         gen_tb_info A_PE_dummy_6_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_6_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_7_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_7_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_7_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_7_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.027 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_7_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_PE_dummy_7_x2 
Execute         gen_rtl A_PE_dummy_7_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_PE_dummy_7_x2 
Execute         syn_report -csynth -model A_PE_dummy_7_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_7_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_7_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_7_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_7_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_7_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_7_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_7_x2.adb 
Execute         gen_tb_info A_PE_dummy_7_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_7_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_8_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_8_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_8_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_8_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.028 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_8_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_PE_dummy_8_x2 
Execute         gen_rtl A_PE_dummy_8_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_PE_dummy_8_x2 
Execute         syn_report -csynth -model A_PE_dummy_8_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_8_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_8_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_8_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_8_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_8_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_8_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_8_x2.adb 
Execute         gen_tb_info A_PE_dummy_8_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_8_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_9_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_9_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_9_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_9_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.029 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_9_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_PE_dummy_9_x2 
Execute         gen_rtl A_PE_dummy_9_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_PE_dummy_9_x2 
Execute         syn_report -csynth -model A_PE_dummy_9_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_9_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_9_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_9_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_9_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_9_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_9_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_9_x2.adb 
Execute         gen_tb_info A_PE_dummy_9_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_9_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_10_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_10_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_10_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_10_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.030 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_10_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_PE_dummy_10_x2 
Execute         gen_rtl A_PE_dummy_10_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_PE_dummy_10_x2 
Execute         syn_report -csynth -model A_PE_dummy_10_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_10_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_10_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_10_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_10_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_10_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_10_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_10_x2.adb 
Execute         gen_tb_info A_PE_dummy_10_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_10_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_11_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_11_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_11_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_11_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.031 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_11_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_PE_dummy_11_x2 
Execute         gen_rtl A_PE_dummy_11_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_PE_dummy_11_x2 
Execute         syn_report -csynth -model A_PE_dummy_11_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_11_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_11_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_11_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_11_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_11_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_11_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_11_x2.adb 
Execute         gen_tb_info A_PE_dummy_11_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_11_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_12_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_12_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_12_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_12_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.032 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_12_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_A_PE_dummy_12_x2 
Execute         gen_rtl A_PE_dummy_12_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_A_PE_dummy_12_x2 
Execute         syn_report -csynth -model A_PE_dummy_12_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_12_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_12_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/A_PE_dummy_12_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_12_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_12_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_12_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_12_x2.adb 
Execute         gen_tb_info A_PE_dummy_12_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_12_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_0_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_PE_dummy_0_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_0_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_0_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.033 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_PE_dummy_0_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_B_PE_dummy_0_x2 
Execute         gen_rtl B_PE_dummy_0_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_B_PE_dummy_0_x2 
Execute         syn_report -csynth -model B_PE_dummy_0_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/B_PE_dummy_0_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_PE_dummy_0_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/B_PE_dummy_0_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_PE_dummy_0_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_0_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_PE_dummy_0_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_0_x2.adb 
Execute         gen_tb_info B_PE_dummy_0_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_0_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_1_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_PE_dummy_1_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_1_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_1_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.034 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_PE_dummy_1_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_B_PE_dummy_1_x2 
Execute         gen_rtl B_PE_dummy_1_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_B_PE_dummy_1_x2 
Execute         syn_report -csynth -model B_PE_dummy_1_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/B_PE_dummy_1_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_PE_dummy_1_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/B_PE_dummy_1_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_PE_dummy_1_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_1_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_PE_dummy_1_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_1_x2.adb 
Execute         gen_tb_info B_PE_dummy_1_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_1_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_boundary_0_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_boundary_0_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_boundary_0_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.035 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_boundary_0_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_boundary_0_x2 
Execute         gen_rtl C_drain_IO_L1_out_boundary_0_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_boundary_0_x2 
Execute         syn_report -csynth -model C_drain_IO_L1_out_boundary_0_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_boundary_0_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_boundary_0_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_boundary_0_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_boundary_0_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_boundary_0_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x2.adb 
Execute         gen_tb_info C_drain_IO_L1_out_boundary_0_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_0_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_0_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_0_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.037 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_0_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_0_x2 
Execute         gen_rtl C_drain_IO_L1_out_0_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_0_x2 
Execute         syn_report -csynth -model C_drain_IO_L1_out_0_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_0_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_0_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_0_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_0_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_0_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x2.adb 
Execute         gen_tb_info C_drain_IO_L1_out_0_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_1_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_1_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_1_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.039 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_1_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_1_x2 
Execute         gen_rtl C_drain_IO_L1_out_1_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_1_x2 
Execute         syn_report -csynth -model C_drain_IO_L1_out_1_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_1_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_1_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_1_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_1_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_1_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x2.adb 
Execute         gen_tb_info C_drain_IO_L1_out_1_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_2_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_2_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_2_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.041 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_2_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_2_x2 
Execute         gen_rtl C_drain_IO_L1_out_2_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_2_x2 
Execute         syn_report -csynth -model C_drain_IO_L1_out_2_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_2_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_2_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_2_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_2_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_2_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x2.adb 
Execute         gen_tb_info C_drain_IO_L1_out_2_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_3_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_3_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_3_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.043 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_3_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_3_x2 
Execute         gen_rtl C_drain_IO_L1_out_3_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_3_x2 
Execute         syn_report -csynth -model C_drain_IO_L1_out_3_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_3_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_3_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_3_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_3_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_3_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x2.adb 
Execute         gen_tb_info C_drain_IO_L1_out_3_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_4_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_4_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_4_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.045 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_4_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_4_x2 
Execute         gen_rtl C_drain_IO_L1_out_4_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_4_x2 
Execute         syn_report -csynth -model C_drain_IO_L1_out_4_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_4_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_4_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_4_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_4_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_4_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x2.adb 
Execute         gen_tb_info C_drain_IO_L1_out_4_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_5_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_5_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_5_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.047 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_5_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_5_x2 
Execute         gen_rtl C_drain_IO_L1_out_5_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_5_x2 
Execute         syn_report -csynth -model C_drain_IO_L1_out_5_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_5_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_5_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_5_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_5_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_5_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x2.adb 
Execute         gen_tb_info C_drain_IO_L1_out_5_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_6_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_6_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_6_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.050 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_6_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_6_x2 
Execute         gen_rtl C_drain_IO_L1_out_6_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_6_x2 
Execute         syn_report -csynth -model C_drain_IO_L1_out_6_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_6_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_6_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_6_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_6_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_6_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x2.adb 
Execute         gen_tb_info C_drain_IO_L1_out_6_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_7_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_7_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_7_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.052 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_7_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_7_x2 
Execute         gen_rtl C_drain_IO_L1_out_7_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_7_x2 
Execute         syn_report -csynth -model C_drain_IO_L1_out_7_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_7_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_7_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_7_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_7_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_7_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x2.adb 
Execute         gen_tb_info C_drain_IO_L1_out_7_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_8_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_8_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_8_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.054 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_8_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_8_x2 
Execute         gen_rtl C_drain_IO_L1_out_8_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_8_x2 
Execute         syn_report -csynth -model C_drain_IO_L1_out_8_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_8_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_8_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_8_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_8_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_8_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x2.adb 
Execute         gen_tb_info C_drain_IO_L1_out_8_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_9_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_9_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_9_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.056 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_9_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_9_x2 
Execute         gen_rtl C_drain_IO_L1_out_9_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_9_x2 
Execute         syn_report -csynth -model C_drain_IO_L1_out_9_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_9_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_9_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_9_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_9_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_9_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x2.adb 
Execute         gen_tb_info C_drain_IO_L1_out_9_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_10_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_10_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_10_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.058 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_10_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_10_x2 
Execute         gen_rtl C_drain_IO_L1_out_10_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_10_x2 
Execute         syn_report -csynth -model C_drain_IO_L1_out_10_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_10_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_10_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_10_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_10_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_10_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x2.adb 
Execute         gen_tb_info C_drain_IO_L1_out_10_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_11_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_11_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_11_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.060 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_11_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_11_x2 
Execute         gen_rtl C_drain_IO_L1_out_11_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_11_x2 
Execute         syn_report -csynth -model C_drain_IO_L1_out_11_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_11_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_11_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_11_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_11_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_11_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x2.adb 
Execute         gen_tb_info C_drain_IO_L1_out_11_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_boundary_1_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_boundary_1_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_boundary_1_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.062 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_boundary_1_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_boundary_1_x2 
Execute         gen_rtl C_drain_IO_L1_out_boundary_1_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_boundary_1_x2 
Execute         syn_report -csynth -model C_drain_IO_L1_out_boundary_1_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_boundary_1_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_boundary_1_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_boundary_1_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_boundary_1_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_boundary_1_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x2.adb 
Execute         gen_tb_info C_drain_IO_L1_out_boundary_1_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_12_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_12_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_12_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.064 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_12_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_12_x2 
Execute         gen_rtl C_drain_IO_L1_out_12_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_12_x2 
Execute         syn_report -csynth -model C_drain_IO_L1_out_12_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_12_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_12_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_12_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_12_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_12_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x2.adb 
Execute         gen_tb_info C_drain_IO_L1_out_12_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_13_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_13_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_13_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.066 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_13_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_13_x2 
Execute         gen_rtl C_drain_IO_L1_out_13_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_13_x2 
Execute         syn_report -csynth -model C_drain_IO_L1_out_13_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_13_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_13_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_13_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_13_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_13_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x2.adb 
Execute         gen_tb_info C_drain_IO_L1_out_13_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_14_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_14_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_14_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.069 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_14_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_14_x2 
Execute         gen_rtl C_drain_IO_L1_out_14_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_14_x2 
Execute         syn_report -csynth -model C_drain_IO_L1_out_14_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_14_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_14_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_14_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_14_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_14_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x2.adb 
Execute         gen_tb_info C_drain_IO_L1_out_14_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_15_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_15_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_15_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.071 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_15_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_15_x2 
Execute         gen_rtl C_drain_IO_L1_out_15_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_15_x2 
Execute         syn_report -csynth -model C_drain_IO_L1_out_15_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_15_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_15_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_15_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_15_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_15_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x2.adb 
Execute         gen_tb_info C_drain_IO_L1_out_15_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_16_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_16_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_16_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.073 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_16_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_16_x2 
Execute         gen_rtl C_drain_IO_L1_out_16_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_16_x2 
Execute         syn_report -csynth -model C_drain_IO_L1_out_16_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_16_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_16_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_16_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_16_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_16_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x2.adb 
Execute         gen_tb_info C_drain_IO_L1_out_16_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_17_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_17_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_17_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.075 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_17_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_17_x2 
Execute         gen_rtl C_drain_IO_L1_out_17_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_17_x2 
Execute         syn_report -csynth -model C_drain_IO_L1_out_17_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_17_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_17_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_17_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_17_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_17_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x2.adb 
Execute         gen_tb_info C_drain_IO_L1_out_17_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_18_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_18_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_18_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.077 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_18_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_18_x2 
Execute         gen_rtl C_drain_IO_L1_out_18_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_18_x2 
Execute         syn_report -csynth -model C_drain_IO_L1_out_18_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_18_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_18_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_18_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_18_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_18_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x2.adb 
Execute         gen_tb_info C_drain_IO_L1_out_18_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_19_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_19_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_19_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.079 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_19_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_19_x2 
Execute         gen_rtl C_drain_IO_L1_out_19_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_19_x2 
Execute         syn_report -csynth -model C_drain_IO_L1_out_19_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_19_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_19_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_19_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_19_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_19_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x2.adb 
Execute         gen_tb_info C_drain_IO_L1_out_19_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_20_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_20_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_20_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.082 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_20_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_20_x2 
Execute         gen_rtl C_drain_IO_L1_out_20_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_20_x2 
Execute         syn_report -csynth -model C_drain_IO_L1_out_20_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_20_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_20_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_20_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_20_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_20_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x2.adb 
Execute         gen_tb_info C_drain_IO_L1_out_20_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_21_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_21_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_21_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.084 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_21_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_21_x2 
Execute         gen_rtl C_drain_IO_L1_out_21_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_21_x2 
Execute         syn_report -csynth -model C_drain_IO_L1_out_21_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_21_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_21_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_21_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_21_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_21_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x2.adb 
Execute         gen_tb_info C_drain_IO_L1_out_21_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_22_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_22_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_22_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.086 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_22_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_22_x2 
Execute         gen_rtl C_drain_IO_L1_out_22_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_22_x2 
Execute         syn_report -csynth -model C_drain_IO_L1_out_22_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_22_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_22_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_22_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_22_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_22_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x2.adb 
Execute         gen_tb_info C_drain_IO_L1_out_22_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_23_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_23_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_23_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.088 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_23_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L1_out_23_x2 
Execute         gen_rtl C_drain_IO_L1_out_23_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L1_out_23_x2 
Execute         syn_report -csynth -model C_drain_IO_L1_out_23_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_23_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_23_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L1_out_23_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_23_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_23_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x2.adb 
Execute         gen_tb_info C_drain_IO_L1_out_23_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out_boundary_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L2_out_boundary_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out_boundary_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.090 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L2_out_boundary_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L2_out_boundary_x2 
Execute         gen_rtl C_drain_IO_L2_out_boundary_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L2_out_boundary_x2 
Execute         syn_report -csynth -model C_drain_IO_L2_out_boundary_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L2_out_boundary_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L2_out_boundary_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L2_out_boundary_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L2_out_boundary_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L2_out_boundary_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x2.adb 
Execute         gen_tb_info C_drain_IO_L2_out_boundary_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L2_out_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.091 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L2_out_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L2_out_x2 
Execute         gen_rtl C_drain_IO_L2_out_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L2_out_x2 
Execute         syn_report -csynth -model C_drain_IO_L2_out_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L2_out_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L2_out_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L2_out_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L2_out_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L2_out_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_x2.adb 
Execute         gen_tb_info C_drain_IO_L2_out_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L3_out_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L3_out_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L3_out_x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L3_out_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.093 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L3_out_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_C_drain_IO_L3_out_x2 
Execute         gen_rtl C_drain_IO_L3_out_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_C_drain_IO_L3_out_x2 
Execute         syn_report -csynth -model C_drain_IO_L3_out_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L3_out_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L3_out_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/C_drain_IO_L3_out_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L3_out_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L3_out_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L3_out_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L3_out_x2.adb 
Execute         gen_tb_info C_drain_IO_L3_out_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L3_out_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel3_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel3_x2 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x2.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d2_S' is changed to 'fifo_w64_d2_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w256_d2_S' is changed to 'fifo_w256_d2_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x0' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x2/m_axi_gmem_C_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x2/m_axi_gmem_C_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x2/m_axi_gmem_C_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x2/m_axi_gmem_C_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x2/m_axi_gmem_C_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x2/m_axi_gmem_C_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x2/m_axi_gmem_C_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x2/m_axi_gmem_C_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x2/m_axi_gmem_C_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x2/m_axi_gmem_C_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x2/m_axi_gmem_C_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x2/m_axi_gmem_C_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel3_x2/m_axi_gmem_C_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel3_x2'.
Command         create_rtl_model done; 0.87 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.08 seconds; current allocated memory: 1.101 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel3_x2 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top_kernel3_x2 
Execute         gen_rtl kernel3_x2 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top_kernel3_x2 
Execute         syn_report -csynth -model kernel3_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/kernel3_x2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         syn_report -rtlxml -model kernel3_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/kernel3_x2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         syn_report -verbosereport -model kernel3_x2 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 3.11 sec.
Execute         db_write -model kernel3_x2 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x2.adb 
Command         db_write done; 0.13 sec.
Execute         gen_tb_info kernel3_x2 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model top -top_prefix  -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'C' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_512ns_514ns_1025_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_512s_512s_512_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
Command         create_rtl_model done; 0.46 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.18 seconds; current allocated memory: 1.110 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl top -istop -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/vhdl/top 
Execute         gen_rtl top -istop -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/verilog/top 
Execute         syn_report -csynth -model top -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/top_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model top -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/top_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model top -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 9.06 sec.
Execute         db_write -model top -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.adb 
Execute         gen_tb_info top -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top 
Execute         export_constraint_db -f -tool general -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.constraint.tcl 
Execute         syn_report -designview -model top -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.design.xml 
Command         syn_report done; 8.31 sec.
Execute         syn_report -csynthDesign -model top -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model top -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model top -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks top 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain top 
INFO-FLOW: Model list for RTL component generation: kernel3_x0.entry61 A_IO_L3_in_x0 A_IO_L2_in_0_x0 A_IO_L2_in_1_x0 A_IO_L2_in_2_x0 A_IO_L2_in_3_x0 A_IO_L2_in_4_x0 A_IO_L2_in_5_x0 A_IO_L2_in_6_x0 A_IO_L2_in_7_x0 A_IO_L2_in_8_x0 A_IO_L2_in_9_x0 A_IO_L2_in_10_x0 A_IO_L2_in_11_x0 A_IO_L2_in_boundary_x0 B_IO_L3_in_x0 B_IO_L2_in_x0 B_IO_L2_in_boundary_x0 PE_wrapper_0_0_x0 PE_wrapper_0_1_x0 PE_wrapper_1_0_x0 PE_wrapper_1_1_x0 PE_wrapper_2_0_x0 PE_wrapper_2_1_x0 PE_wrapper_3_0_x0 PE_wrapper_3_1_x0 PE_wrapper_4_0_x0 PE_wrapper_4_1_x0 PE_wrapper_5_0_x0 PE_wrapper_5_1_x0 PE_wrapper_6_0_x0 PE_wrapper_6_1_x0 PE_wrapper_7_0_x0 PE_wrapper_7_1_x0 PE_wrapper_8_0_x0 PE_wrapper_8_1_x0 PE_wrapper_9_0_x0 PE_wrapper_9_1_x0 PE_wrapper_10_0_x0 PE_wrapper_10_1_x0 PE_wrapper_11_0_x0 PE_wrapper_11_1_x0 PE_wrapper_12_0_x0 PE_wrapper_12_1_x0 A_PE_dummy_0_x0 A_PE_dummy_1_x0 A_PE_dummy_2_x0 A_PE_dummy_3_x0 A_PE_dummy_4_x0 A_PE_dummy_5_x0 A_PE_dummy_6_x0 A_PE_dummy_7_x0 A_PE_dummy_8_x0 A_PE_dummy_9_x0 A_PE_dummy_10_x0 A_PE_dummy_11_x0 A_PE_dummy_12_x0 B_PE_dummy_0_x0 B_PE_dummy_1_x0 C_drain_IO_L1_out_boundary_0_x0 C_drain_IO_L1_out_0_x0 C_drain_IO_L1_out_1_x0 C_drain_IO_L1_out_2_x0 C_drain_IO_L1_out_3_x0 C_drain_IO_L1_out_4_x0 C_drain_IO_L1_out_5_x0 C_drain_IO_L1_out_6_x0 C_drain_IO_L1_out_7_x0 C_drain_IO_L1_out_8_x0 C_drain_IO_L1_out_9_x0 C_drain_IO_L1_out_10_x0 C_drain_IO_L1_out_11_x0 C_drain_IO_L1_out_boundary_1_x0 C_drain_IO_L1_out_12_x0 C_drain_IO_L1_out_13_x0 C_drain_IO_L1_out_14_x0 C_drain_IO_L1_out_15_x0 C_drain_IO_L1_out_16_x0 C_drain_IO_L1_out_17_x0 C_drain_IO_L1_out_18_x0 C_drain_IO_L1_out_19_x0 C_drain_IO_L1_out_20_x0 C_drain_IO_L1_out_21_x0 C_drain_IO_L1_out_22_x0 C_drain_IO_L1_out_23_x0 C_drain_IO_L2_out_boundary_x0 C_drain_IO_L2_out_x0 C_drain_IO_L3_out_x0 kernel3_x0 nondf_kernel_cov_x0 A_IO_L3_in_x1 A_IO_L2_in_0_x1 A_IO_L2_in_1_x1 A_IO_L2_in_2_x1 A_IO_L2_in_3_x1 A_IO_L2_in_4_x1 A_IO_L2_in_5_x1 A_IO_L2_in_6_x1 A_IO_L2_in_7_x1 A_IO_L2_in_8_x1 A_IO_L2_in_9_x1 A_IO_L2_in_10_x1 A_IO_L2_in_11_x1 A_IO_L2_in_boundary_x1 B_IO_L3_in_x1 B_IO_L2_in_x1 B_IO_L2_in_boundary_x1 PE_wrapper_0_0_x1 PE_wrapper_0_1_x1 PE_wrapper_1_0_x1 PE_wrapper_1_1_x1 PE_wrapper_2_0_x1 PE_wrapper_2_1_x1 PE_wrapper_3_0_x1 PE_wrapper_3_1_x1 PE_wrapper_4_0_x1 PE_wrapper_4_1_x1 PE_wrapper_5_0_x1 PE_wrapper_5_1_x1 PE_wrapper_6_0_x1 PE_wrapper_6_1_x1 PE_wrapper_7_0_x1 PE_wrapper_7_1_x1 PE_wrapper_8_0_x1 PE_wrapper_8_1_x1 PE_wrapper_9_0_x1 PE_wrapper_9_1_x1 PE_wrapper_10_0_x1 PE_wrapper_10_1_x1 PE_wrapper_11_0_x1 PE_wrapper_11_1_x1 PE_wrapper_12_0_x1 PE_wrapper_12_1_x1 A_PE_dummy_0_x1 A_PE_dummy_1_x1 A_PE_dummy_2_x1 A_PE_dummy_3_x1 A_PE_dummy_4_x1 A_PE_dummy_5_x1 A_PE_dummy_6_x1 A_PE_dummy_7_x1 A_PE_dummy_8_x1 A_PE_dummy_9_x1 A_PE_dummy_10_x1 A_PE_dummy_11_x1 A_PE_dummy_12_x1 B_PE_dummy_0_x1 B_PE_dummy_1_x1 C_drain_IO_L1_out_boundary_0_x1 C_drain_IO_L1_out_0_x1 C_drain_IO_L1_out_1_x1 C_drain_IO_L1_out_2_x1 C_drain_IO_L1_out_3_x1 C_drain_IO_L1_out_4_x1 C_drain_IO_L1_out_5_x1 C_drain_IO_L1_out_6_x1 C_drain_IO_L1_out_7_x1 C_drain_IO_L1_out_8_x1 C_drain_IO_L1_out_9_x1 C_drain_IO_L1_out_10_x1 C_drain_IO_L1_out_11_x1 C_drain_IO_L1_out_boundary_1_x1 C_drain_IO_L1_out_12_x1 C_drain_IO_L1_out_13_x1 C_drain_IO_L1_out_14_x1 C_drain_IO_L1_out_15_x1 C_drain_IO_L1_out_16_x1 C_drain_IO_L1_out_17_x1 C_drain_IO_L1_out_18_x1 C_drain_IO_L1_out_19_x1 C_drain_IO_L1_out_20_x1 C_drain_IO_L1_out_21_x1 C_drain_IO_L1_out_22_x1 C_drain_IO_L1_out_23_x1 C_drain_IO_L2_out_boundary_x1 C_drain_IO_L2_out_x1 C_drain_IO_L3_out_x1 kernel3_x1 nondf_kernel_cov_x1 kernel3_x2.entry48 kernel3_x2.entry65 A_IO_L3_in_x2 A_IO_L2_in_0_x2 A_IO_L2_in_1_x2 A_IO_L2_in_2_x2 A_IO_L2_in_3_x2 A_IO_L2_in_4_x2 A_IO_L2_in_5_x2 A_IO_L2_in_6_x2 A_IO_L2_in_7_x2 A_IO_L2_in_8_x2 A_IO_L2_in_9_x2 A_IO_L2_in_10_x2 A_IO_L2_in_11_x2 A_IO_L2_in_boundary_x2 B_IO_L3_in_x2 B_IO_L2_in_x2 B_IO_L2_in_boundary_x2 PE_wrapper_0_0_x2 PE_wrapper_0_1_x2 PE_wrapper_1_0_x2 PE_wrapper_1_1_x2 PE_wrapper_2_0_x2 PE_wrapper_2_1_x2 PE_wrapper_3_0_x2 PE_wrapper_3_1_x2 PE_wrapper_4_0_x2 PE_wrapper_4_1_x2 PE_wrapper_5_0_x2 PE_wrapper_5_1_x2 PE_wrapper_6_0_x2 PE_wrapper_6_1_x2 PE_wrapper_7_0_x2 PE_wrapper_7_1_x2 PE_wrapper_8_0_x2 PE_wrapper_8_1_x2 PE_wrapper_9_0_x2 PE_wrapper_9_1_x2 PE_wrapper_10_0_x2 PE_wrapper_10_1_x2 PE_wrapper_11_0_x2 PE_wrapper_11_1_x2 PE_wrapper_12_0_x2 PE_wrapper_12_1_x2 A_PE_dummy_0_x2 A_PE_dummy_1_x2 A_PE_dummy_2_x2 A_PE_dummy_3_x2 A_PE_dummy_4_x2 A_PE_dummy_5_x2 A_PE_dummy_6_x2 A_PE_dummy_7_x2 A_PE_dummy_8_x2 A_PE_dummy_9_x2 A_PE_dummy_10_x2 A_PE_dummy_11_x2 A_PE_dummy_12_x2 B_PE_dummy_0_x2 B_PE_dummy_1_x2 C_drain_IO_L1_out_boundary_0_x2 C_drain_IO_L1_out_0_x2 C_drain_IO_L1_out_1_x2 C_drain_IO_L1_out_2_x2 C_drain_IO_L1_out_3_x2 C_drain_IO_L1_out_4_x2 C_drain_IO_L1_out_5_x2 C_drain_IO_L1_out_6_x2 C_drain_IO_L1_out_7_x2 C_drain_IO_L1_out_8_x2 C_drain_IO_L1_out_9_x2 C_drain_IO_L1_out_10_x2 C_drain_IO_L1_out_11_x2 C_drain_IO_L1_out_boundary_1_x2 C_drain_IO_L1_out_12_x2 C_drain_IO_L1_out_13_x2 C_drain_IO_L1_out_14_x2 C_drain_IO_L1_out_15_x2 C_drain_IO_L1_out_16_x2 C_drain_IO_L1_out_17_x2 C_drain_IO_L1_out_18_x2 C_drain_IO_L1_out_19_x2 C_drain_IO_L1_out_20_x2 C_drain_IO_L1_out_21_x2 C_drain_IO_L1_out_22_x2 C_drain_IO_L1_out_23_x2 C_drain_IO_L2_out_boundary_x2 C_drain_IO_L2_out_x2 C_drain_IO_L3_out_x2 kernel3_x2 top
INFO-FLOW: Handling components in module [kernel3_x0_entry61] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x0_entry61.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L3_in_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L3_in_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_0_x0.compgen.tcl 
INFO-FLOW: Found component top_A_IO_L2_in_0_x0_local_A_pong_V.
INFO-FLOW: Append model top_A_IO_L2_in_0_x0_local_A_pong_V
INFO-FLOW: Handling components in module [A_IO_L2_in_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_3_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_3_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_4_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_4_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_5_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_5_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_6_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_6_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_7_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_7_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_8_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_8_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_9_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_9_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_10_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_10_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_11_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_11_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_boundary_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L3_in_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L3_in_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_x0.compgen.tcl 
INFO-FLOW: Found component top_B_IO_L2_in_x0_local_B_pong_V.
INFO-FLOW: Append model top_B_IO_L2_in_x0_local_B_pong_V
INFO-FLOW: Handling components in module [B_IO_L2_in_boundary_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_0_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_0_x0.compgen.tcl 
INFO-FLOW: Found component top_fadd_32ns_32ns_32_7_full_dsp_1.
INFO-FLOW: Append model top_fadd_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: Found component top_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model top_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component top_PE_wrapper_0_0_x0_local_A_0.
INFO-FLOW: Append model top_PE_wrapper_0_0_x0_local_A_0
INFO-FLOW: Found component top_PE_wrapper_0_0_x0_local_C.
INFO-FLOW: Append model top_PE_wrapper_0_0_x0_local_C
INFO-FLOW: Handling components in module [PE_wrapper_0_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_1_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_1_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_2_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_2_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_3_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_3_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_4_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_4_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_5_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_5_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_6_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_6_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_7_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_7_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_8_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_8_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_9_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_9_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_10_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_10_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_11_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_11_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_12_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_12_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_3_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_3_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_4_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_4_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_5_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_5_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_6_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_6_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_7_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_7_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_8_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_8_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_9_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_9_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_10_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_10_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_11_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_11_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_12_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_12_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_PE_dummy_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_PE_dummy_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_boundary_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x0.compgen.tcl 
INFO-FLOW: Found component top_C_drain_IO_L1_out_boundary_0_x0_local_C_V.
INFO-FLOW: Append model top_C_drain_IO_L1_out_boundary_0_x0_local_C_V
INFO-FLOW: Found component top_C_drain_IO_L1_out_boundary_0_x0_buf_data_split_V.
INFO-FLOW: Append model top_C_drain_IO_L1_out_boundary_0_x0_buf_data_split_V
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_3_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_4_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_5_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_6_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_7_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_8_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_9_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_10_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_11_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_boundary_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_12_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_13_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_14_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_15_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_16_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_17_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_18_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_19_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_20_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_21_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_22_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_23_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L2_out_boundary_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L2_out_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L3_out_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L3_out_x0.compgen.tcl 
INFO-FLOW: Found component top_C_drain_IO_L3_out_x0_mem_data_split_V.
INFO-FLOW: Append model top_C_drain_IO_L3_out_x0_mem_data_split_V
INFO-FLOW: Handling components in module [kernel3_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x0.compgen.tcl 
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Handling components in module [nondf_kernel_cov_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/nondf_kernel_cov_x0.compgen.tcl 
INFO-FLOW: Found component top_add_512ns_512ns_512_2_1.
INFO-FLOW: Append model top_add_512ns_512ns_512_2_1
INFO-FLOW: Found component top_sub_512ns_512ns_512_2_1.
INFO-FLOW: Append model top_sub_512ns_512ns_512_2_1
INFO-FLOW: Found component top_mul_512ns_514ns_1025_5_1.
INFO-FLOW: Append model top_mul_512ns_514ns_1025_5_1
INFO-FLOW: Found component top_mul_512s_512s_512_5_1.
INFO-FLOW: Append model top_mul_512s_512s_512_5_1
INFO-FLOW: Found component top_nondf_kernel_cov_x0_mean_V.
INFO-FLOW: Append model top_nondf_kernel_cov_x0_mean_V
INFO-FLOW: Found component top_nondf_kernel_cov_x0_data_V.
INFO-FLOW: Append model top_nondf_kernel_cov_x0_data_V
INFO-FLOW: Found component top_nondf_kernel_cov_x0_cov_V.
INFO-FLOW: Append model top_nondf_kernel_cov_x0_cov_V
INFO-FLOW: Handling components in module [A_IO_L3_in_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L3_in_x1.compgen.tcl 
INFO-FLOW: Found component top_add_12ns_12ns_12_1_1.
INFO-FLOW: Append model top_add_12ns_12ns_12_1_1
INFO-FLOW: Found component top_add_2ns_2ns_2_1_1.
INFO-FLOW: Append model top_add_2ns_2ns_2_1_1
INFO-FLOW: Handling components in module [A_IO_L2_in_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_2_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_2_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_3_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_3_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_4_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_4_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_5_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_5_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_6_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_6_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_7_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_7_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_8_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_8_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_9_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_9_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_10_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_10_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_11_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_11_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_boundary_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_boundary_x1.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L3_in_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L3_in_x1.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_x1.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_boundary_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_boundary_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_0_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_0_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_1_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_1_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_2_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_2_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_3_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_3_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_4_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_4_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_5_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_5_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_6_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_6_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_7_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_7_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_8_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_8_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_9_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_9_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_10_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_10_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_11_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_11_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_12_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_12_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_2_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_2_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_3_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_3_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_4_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_4_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_5_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_5_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_6_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_6_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_7_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_7_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_8_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_8_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_9_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_9_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_10_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_10_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_11_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_11_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_12_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_12_x1.compgen.tcl 
INFO-FLOW: Handling components in module [B_PE_dummy_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [B_PE_dummy_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_boundary_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_2_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_3_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_4_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_5_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_6_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_7_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_8_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_9_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_10_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_11_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_boundary_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_12_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_13_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_14_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_15_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_16_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_17_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_18_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_19_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_20_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_21_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_22_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_23_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L2_out_boundary_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L2_out_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L3_out_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L3_out_x1.compgen.tcl 
INFO-FLOW: Handling components in module [kernel3_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x1.compgen.tcl 
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Handling components in module [nondf_kernel_cov_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/nondf_kernel_cov_x1.compgen.tcl 
INFO-FLOW: Handling components in module [kernel3_x2_entry48] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x2_entry48.compgen.tcl 
INFO-FLOW: Handling components in module [kernel3_x2_entry65] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x2_entry65.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L3_in_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L3_in_x2.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_0_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_0_x2.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_1_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_1_x2.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_2_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_2_x2.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_3_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_3_x2.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_4_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_4_x2.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_5_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_5_x2.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_6_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_6_x2.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_7_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_7_x2.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_8_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_8_x2.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_9_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_9_x2.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_10_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_10_x2.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_11_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_11_x2.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_boundary_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_boundary_x2.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L3_in_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L3_in_x2.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_x2.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_boundary_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_boundary_x2.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_0_0_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_0_x2.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_0_1_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_1_x2.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_1_0_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_0_x2.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_1_1_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_1_x2.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_2_0_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_0_x2.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_2_1_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_1_x2.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_3_0_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_0_x2.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_3_1_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_1_x2.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_4_0_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_0_x2.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_4_1_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_1_x2.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_5_0_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_0_x2.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_5_1_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_1_x2.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_6_0_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_0_x2.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_6_1_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_1_x2.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_7_0_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_0_x2.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_7_1_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_1_x2.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_8_0_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_0_x2.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_8_1_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_1_x2.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_9_0_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_0_x2.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_9_1_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_1_x2.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_10_0_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_0_x2.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_10_1_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_1_x2.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_11_0_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_0_x2.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_11_1_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_1_x2.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_12_0_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_0_x2.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_12_1_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_1_x2.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_0_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_0_x2.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_1_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_1_x2.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_2_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_2_x2.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_3_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_3_x2.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_4_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_4_x2.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_5_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_5_x2.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_6_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_6_x2.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_7_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_7_x2.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_8_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_8_x2.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_9_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_9_x2.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_10_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_10_x2.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_11_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_11_x2.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_12_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_12_x2.compgen.tcl 
INFO-FLOW: Handling components in module [B_PE_dummy_0_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_0_x2.compgen.tcl 
INFO-FLOW: Handling components in module [B_PE_dummy_1_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_1_x2.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_boundary_0_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x2.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_0_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x2.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_1_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x2.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_2_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x2.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_3_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x2.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_4_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x2.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_5_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x2.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_6_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x2.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_7_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x2.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_8_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x2.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_9_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x2.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_10_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x2.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_11_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x2.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_boundary_1_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x2.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_12_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x2.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_13_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x2.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_14_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x2.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_15_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x2.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_16_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x2.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_17_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x2.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_18_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x2.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_19_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x2.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_20_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x2.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_21_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x2.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_22_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x2.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_23_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x2.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L2_out_boundary_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x2.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L2_out_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_x2.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L3_out_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L3_out_x2.compgen.tcl 
INFO-FLOW: Handling components in module [kernel3_x2] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x2.compgen.tcl 
INFO-FLOW: Found component top_fifo_w64_d2_S_x0.
INFO-FLOW: Append model top_fifo_w64_d2_S_x0
INFO-FLOW: Found component top_fifo_w64_d33_A.
INFO-FLOW: Append model top_fifo_w64_d33_A
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w32_d2_S_x0.
INFO-FLOW: Append model top_fifo_w32_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w32_d2_S_x0.
INFO-FLOW: Append model top_fifo_w32_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w32_d2_S_x0.
INFO-FLOW: Append model top_fifo_w32_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w32_d2_S_x0.
INFO-FLOW: Append model top_fifo_w32_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w32_d2_S_x0.
INFO-FLOW: Append model top_fifo_w32_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w32_d2_S_x0.
INFO-FLOW: Append model top_fifo_w32_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w32_d2_S_x0.
INFO-FLOW: Append model top_fifo_w32_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w32_d2_S_x0.
INFO-FLOW: Append model top_fifo_w32_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w32_d2_S_x0.
INFO-FLOW: Append model top_fifo_w32_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w32_d2_S_x0.
INFO-FLOW: Append model top_fifo_w32_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w32_d2_S_x0.
INFO-FLOW: Append model top_fifo_w32_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w32_d2_S_x0.
INFO-FLOW: Append model top_fifo_w32_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w32_d2_S_x0.
INFO-FLOW: Append model top_fifo_w32_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w32_d2_S_x0.
INFO-FLOW: Append model top_fifo_w32_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w32_d2_S_x0.
INFO-FLOW: Append model top_fifo_w32_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w32_d2_S_x0.
INFO-FLOW: Append model top_fifo_w32_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w32_d2_S_x0.
INFO-FLOW: Append model top_fifo_w32_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w32_d2_S_x0.
INFO-FLOW: Append model top_fifo_w32_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w32_d2_S_x0.
INFO-FLOW: Append model top_fifo_w32_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w32_d2_S_x0.
INFO-FLOW: Append model top_fifo_w32_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w32_d2_S_x0.
INFO-FLOW: Append model top_fifo_w32_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w32_d2_S_x0.
INFO-FLOW: Append model top_fifo_w32_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w32_d2_S_x0.
INFO-FLOW: Append model top_fifo_w32_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w32_d2_S_x0.
INFO-FLOW: Append model top_fifo_w32_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w32_d2_S_x0.
INFO-FLOW: Append model top_fifo_w32_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w256_d2_S_x0.
INFO-FLOW: Append model top_fifo_w256_d2_S_x0
INFO-FLOW: Found component top_fifo_w32_d2_S_x0.
INFO-FLOW: Append model top_fifo_w32_d2_S_x0
INFO-FLOW: Found component top_fifo_w64_d2_S_x0.
INFO-FLOW: Append model top_fifo_w64_d2_S_x0
INFO-FLOW: Found component top_fifo_w64_d2_S_x0.
INFO-FLOW: Append model top_fifo_w64_d2_S_x0
INFO-FLOW: Found component top_fifo_w64_d2_S_x0.
INFO-FLOW: Append model top_fifo_w64_d2_S_x0
INFO-FLOW: Found component top_fifo_w64_d2_S_x0.
INFO-FLOW: Append model top_fifo_w64_d2_S_x0
INFO-FLOW: Found component top_fifo_w64_d2_S_x0.
INFO-FLOW: Append model top_fifo_w64_d2_S_x0
INFO-FLOW: Found component top_fifo_w64_d2_S_x0.
INFO-FLOW: Append model top_fifo_w64_d2_S_x0
INFO-FLOW: Found component top_fifo_w64_d2_S_x0.
INFO-FLOW: Append model top_fifo_w64_d2_S_x0
INFO-FLOW: Found component top_fifo_w64_d2_S_x0.
INFO-FLOW: Append model top_fifo_w64_d2_S_x0
INFO-FLOW: Found component top_fifo_w64_d2_S_x0.
INFO-FLOW: Append model top_fifo_w64_d2_S_x0
INFO-FLOW: Found component top_fifo_w64_d2_S_x0.
INFO-FLOW: Append model top_fifo_w64_d2_S_x0
INFO-FLOW: Found component top_fifo_w64_d2_S_x0.
INFO-FLOW: Append model top_fifo_w64_d2_S_x0
INFO-FLOW: Found component top_fifo_w64_d2_S_x0.
INFO-FLOW: Append model top_fifo_w64_d2_S_x0
INFO-FLOW: Found component top_fifo_w64_d2_S_x0.
INFO-FLOW: Append model top_fifo_w64_d2_S_x0
INFO-FLOW: Found component top_fifo_w64_d2_S_x0.
INFO-FLOW: Append model top_fifo_w64_d2_S_x0
INFO-FLOW: Found component top_fifo_w64_d2_S_x0.
INFO-FLOW: Append model top_fifo_w64_d2_S_x0
INFO-FLOW: Found component top_fifo_w64_d2_S_x0.
INFO-FLOW: Append model top_fifo_w64_d2_S_x0
INFO-FLOW: Found component top_fifo_w64_d2_S_x0.
INFO-FLOW: Append model top_fifo_w64_d2_S_x0
INFO-FLOW: Found component top_fifo_w64_d2_S_x0.
INFO-FLOW: Append model top_fifo_w64_d2_S_x0
INFO-FLOW: Found component top_fifo_w64_d2_S_x0.
INFO-FLOW: Append model top_fifo_w64_d2_S_x0
INFO-FLOW: Found component top_fifo_w64_d2_S_x0.
INFO-FLOW: Append model top_fifo_w64_d2_S_x0
INFO-FLOW: Found component top_fifo_w64_d2_S_x0.
INFO-FLOW: Append model top_fifo_w64_d2_S_x0
INFO-FLOW: Found component top_fifo_w64_d2_S_x0.
INFO-FLOW: Append model top_fifo_w64_d2_S_x0
INFO-FLOW: Found component top_fifo_w64_d2_S_x0.
INFO-FLOW: Append model top_fifo_w64_d2_S_x0
INFO-FLOW: Found component top_fifo_w64_d2_S_x0.
INFO-FLOW: Append model top_fifo_w64_d2_S_x0
INFO-FLOW: Found component top_fifo_w64_d2_S_x0.
INFO-FLOW: Append model top_fifo_w64_d2_S_x0
INFO-FLOW: Found component top_fifo_w64_d2_S_x0.
INFO-FLOW: Append model top_fifo_w64_d2_S_x0
INFO-FLOW: Found component top_fifo_w64_d2_S_x0.
INFO-FLOW: Append model top_fifo_w64_d2_S_x0
INFO-FLOW: Found component top_fifo_w64_d2_S_x0.
INFO-FLOW: Append model top_fifo_w64_d2_S_x0
INFO-FLOW: Handling components in module [top] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.compgen.tcl 
INFO-FLOW: Found component top_temp_xout0_V.
INFO-FLOW: Append model top_temp_xout0_V
INFO-FLOW: Found component top_temp_xin1_V.
INFO-FLOW: Append model top_temp_xin1_V
INFO-FLOW: Found component top_control_s_axi.
INFO-FLOW: Append model top_control_s_axi
INFO-FLOW: Found component top_gmem_A_m_axi.
INFO-FLOW: Append model top_gmem_A_m_axi
INFO-FLOW: Found component top_gmem_B_m_axi.
INFO-FLOW: Append model top_gmem_B_m_axi
INFO-FLOW: Found component top_gmem_C_m_axi.
INFO-FLOW: Append model top_gmem_C_m_axi
INFO-FLOW: Append model kernel3_x0_entry61
INFO-FLOW: Append model A_IO_L3_in_x0
INFO-FLOW: Append model A_IO_L2_in_0_x0
INFO-FLOW: Append model A_IO_L2_in_1_x0
INFO-FLOW: Append model A_IO_L2_in_2_x0
INFO-FLOW: Append model A_IO_L2_in_3_x0
INFO-FLOW: Append model A_IO_L2_in_4_x0
INFO-FLOW: Append model A_IO_L2_in_5_x0
INFO-FLOW: Append model A_IO_L2_in_6_x0
INFO-FLOW: Append model A_IO_L2_in_7_x0
INFO-FLOW: Append model A_IO_L2_in_8_x0
INFO-FLOW: Append model A_IO_L2_in_9_x0
INFO-FLOW: Append model A_IO_L2_in_10_x0
INFO-FLOW: Append model A_IO_L2_in_11_x0
INFO-FLOW: Append model A_IO_L2_in_boundary_x0
INFO-FLOW: Append model B_IO_L3_in_x0
INFO-FLOW: Append model B_IO_L2_in_x0
INFO-FLOW: Append model B_IO_L2_in_boundary_x0
INFO-FLOW: Append model PE_wrapper_0_0_x0
INFO-FLOW: Append model PE_wrapper_0_1_x0
INFO-FLOW: Append model PE_wrapper_1_0_x0
INFO-FLOW: Append model PE_wrapper_1_1_x0
INFO-FLOW: Append model PE_wrapper_2_0_x0
INFO-FLOW: Append model PE_wrapper_2_1_x0
INFO-FLOW: Append model PE_wrapper_3_0_x0
INFO-FLOW: Append model PE_wrapper_3_1_x0
INFO-FLOW: Append model PE_wrapper_4_0_x0
INFO-FLOW: Append model PE_wrapper_4_1_x0
INFO-FLOW: Append model PE_wrapper_5_0_x0
INFO-FLOW: Append model PE_wrapper_5_1_x0
INFO-FLOW: Append model PE_wrapper_6_0_x0
INFO-FLOW: Append model PE_wrapper_6_1_x0
INFO-FLOW: Append model PE_wrapper_7_0_x0
INFO-FLOW: Append model PE_wrapper_7_1_x0
INFO-FLOW: Append model PE_wrapper_8_0_x0
INFO-FLOW: Append model PE_wrapper_8_1_x0
INFO-FLOW: Append model PE_wrapper_9_0_x0
INFO-FLOW: Append model PE_wrapper_9_1_x0
INFO-FLOW: Append model PE_wrapper_10_0_x0
INFO-FLOW: Append model PE_wrapper_10_1_x0
INFO-FLOW: Append model PE_wrapper_11_0_x0
INFO-FLOW: Append model PE_wrapper_11_1_x0
INFO-FLOW: Append model PE_wrapper_12_0_x0
INFO-FLOW: Append model PE_wrapper_12_1_x0
INFO-FLOW: Append model A_PE_dummy_0_x0
INFO-FLOW: Append model A_PE_dummy_1_x0
INFO-FLOW: Append model A_PE_dummy_2_x0
INFO-FLOW: Append model A_PE_dummy_3_x0
INFO-FLOW: Append model A_PE_dummy_4_x0
INFO-FLOW: Append model A_PE_dummy_5_x0
INFO-FLOW: Append model A_PE_dummy_6_x0
INFO-FLOW: Append model A_PE_dummy_7_x0
INFO-FLOW: Append model A_PE_dummy_8_x0
INFO-FLOW: Append model A_PE_dummy_9_x0
INFO-FLOW: Append model A_PE_dummy_10_x0
INFO-FLOW: Append model A_PE_dummy_11_x0
INFO-FLOW: Append model A_PE_dummy_12_x0
INFO-FLOW: Append model B_PE_dummy_0_x0
INFO-FLOW: Append model B_PE_dummy_1_x0
INFO-FLOW: Append model C_drain_IO_L1_out_boundary_0_x0
INFO-FLOW: Append model C_drain_IO_L1_out_0_x0
INFO-FLOW: Append model C_drain_IO_L1_out_1_x0
INFO-FLOW: Append model C_drain_IO_L1_out_2_x0
INFO-FLOW: Append model C_drain_IO_L1_out_3_x0
INFO-FLOW: Append model C_drain_IO_L1_out_4_x0
INFO-FLOW: Append model C_drain_IO_L1_out_5_x0
INFO-FLOW: Append model C_drain_IO_L1_out_6_x0
INFO-FLOW: Append model C_drain_IO_L1_out_7_x0
INFO-FLOW: Append model C_drain_IO_L1_out_8_x0
INFO-FLOW: Append model C_drain_IO_L1_out_9_x0
INFO-FLOW: Append model C_drain_IO_L1_out_10_x0
INFO-FLOW: Append model C_drain_IO_L1_out_11_x0
INFO-FLOW: Append model C_drain_IO_L1_out_boundary_1_x0
INFO-FLOW: Append model C_drain_IO_L1_out_12_x0
INFO-FLOW: Append model C_drain_IO_L1_out_13_x0
INFO-FLOW: Append model C_drain_IO_L1_out_14_x0
INFO-FLOW: Append model C_drain_IO_L1_out_15_x0
INFO-FLOW: Append model C_drain_IO_L1_out_16_x0
INFO-FLOW: Append model C_drain_IO_L1_out_17_x0
INFO-FLOW: Append model C_drain_IO_L1_out_18_x0
INFO-FLOW: Append model C_drain_IO_L1_out_19_x0
INFO-FLOW: Append model C_drain_IO_L1_out_20_x0
INFO-FLOW: Append model C_drain_IO_L1_out_21_x0
INFO-FLOW: Append model C_drain_IO_L1_out_22_x0
INFO-FLOW: Append model C_drain_IO_L1_out_23_x0
INFO-FLOW: Append model C_drain_IO_L2_out_boundary_x0
INFO-FLOW: Append model C_drain_IO_L2_out_x0
INFO-FLOW: Append model C_drain_IO_L3_out_x0
INFO-FLOW: Append model kernel3_x0
INFO-FLOW: Append model nondf_kernel_cov_x0
INFO-FLOW: Append model A_IO_L3_in_x1
INFO-FLOW: Append model A_IO_L2_in_0_x1
INFO-FLOW: Append model A_IO_L2_in_1_x1
INFO-FLOW: Append model A_IO_L2_in_2_x1
INFO-FLOW: Append model A_IO_L2_in_3_x1
INFO-FLOW: Append model A_IO_L2_in_4_x1
INFO-FLOW: Append model A_IO_L2_in_5_x1
INFO-FLOW: Append model A_IO_L2_in_6_x1
INFO-FLOW: Append model A_IO_L2_in_7_x1
INFO-FLOW: Append model A_IO_L2_in_8_x1
INFO-FLOW: Append model A_IO_L2_in_9_x1
INFO-FLOW: Append model A_IO_L2_in_10_x1
INFO-FLOW: Append model A_IO_L2_in_11_x1
INFO-FLOW: Append model A_IO_L2_in_boundary_x1
INFO-FLOW: Append model B_IO_L3_in_x1
INFO-FLOW: Append model B_IO_L2_in_x1
INFO-FLOW: Append model B_IO_L2_in_boundary_x1
INFO-FLOW: Append model PE_wrapper_0_0_x1
INFO-FLOW: Append model PE_wrapper_0_1_x1
INFO-FLOW: Append model PE_wrapper_1_0_x1
INFO-FLOW: Append model PE_wrapper_1_1_x1
INFO-FLOW: Append model PE_wrapper_2_0_x1
INFO-FLOW: Append model PE_wrapper_2_1_x1
INFO-FLOW: Append model PE_wrapper_3_0_x1
INFO-FLOW: Append model PE_wrapper_3_1_x1
INFO-FLOW: Append model PE_wrapper_4_0_x1
INFO-FLOW: Append model PE_wrapper_4_1_x1
INFO-FLOW: Append model PE_wrapper_5_0_x1
INFO-FLOW: Append model PE_wrapper_5_1_x1
INFO-FLOW: Append model PE_wrapper_6_0_x1
INFO-FLOW: Append model PE_wrapper_6_1_x1
INFO-FLOW: Append model PE_wrapper_7_0_x1
INFO-FLOW: Append model PE_wrapper_7_1_x1
INFO-FLOW: Append model PE_wrapper_8_0_x1
INFO-FLOW: Append model PE_wrapper_8_1_x1
INFO-FLOW: Append model PE_wrapper_9_0_x1
INFO-FLOW: Append model PE_wrapper_9_1_x1
INFO-FLOW: Append model PE_wrapper_10_0_x1
INFO-FLOW: Append model PE_wrapper_10_1_x1
INFO-FLOW: Append model PE_wrapper_11_0_x1
INFO-FLOW: Append model PE_wrapper_11_1_x1
INFO-FLOW: Append model PE_wrapper_12_0_x1
INFO-FLOW: Append model PE_wrapper_12_1_x1
INFO-FLOW: Append model A_PE_dummy_0_x1
INFO-FLOW: Append model A_PE_dummy_1_x1
INFO-FLOW: Append model A_PE_dummy_2_x1
INFO-FLOW: Append model A_PE_dummy_3_x1
INFO-FLOW: Append model A_PE_dummy_4_x1
INFO-FLOW: Append model A_PE_dummy_5_x1
INFO-FLOW: Append model A_PE_dummy_6_x1
INFO-FLOW: Append model A_PE_dummy_7_x1
INFO-FLOW: Append model A_PE_dummy_8_x1
INFO-FLOW: Append model A_PE_dummy_9_x1
INFO-FLOW: Append model A_PE_dummy_10_x1
INFO-FLOW: Append model A_PE_dummy_11_x1
INFO-FLOW: Append model A_PE_dummy_12_x1
INFO-FLOW: Append model B_PE_dummy_0_x1
INFO-FLOW: Append model B_PE_dummy_1_x1
INFO-FLOW: Append model C_drain_IO_L1_out_boundary_0_x1
INFO-FLOW: Append model C_drain_IO_L1_out_0_x1
INFO-FLOW: Append model C_drain_IO_L1_out_1_x1
INFO-FLOW: Append model C_drain_IO_L1_out_2_x1
INFO-FLOW: Append model C_drain_IO_L1_out_3_x1
INFO-FLOW: Append model C_drain_IO_L1_out_4_x1
INFO-FLOW: Append model C_drain_IO_L1_out_5_x1
INFO-FLOW: Append model C_drain_IO_L1_out_6_x1
INFO-FLOW: Append model C_drain_IO_L1_out_7_x1
INFO-FLOW: Append model C_drain_IO_L1_out_8_x1
INFO-FLOW: Append model C_drain_IO_L1_out_9_x1
INFO-FLOW: Append model C_drain_IO_L1_out_10_x1
INFO-FLOW: Append model C_drain_IO_L1_out_11_x1
INFO-FLOW: Append model C_drain_IO_L1_out_boundary_1_x1
INFO-FLOW: Append model C_drain_IO_L1_out_12_x1
INFO-FLOW: Append model C_drain_IO_L1_out_13_x1
INFO-FLOW: Append model C_drain_IO_L1_out_14_x1
INFO-FLOW: Append model C_drain_IO_L1_out_15_x1
INFO-FLOW: Append model C_drain_IO_L1_out_16_x1
INFO-FLOW: Append model C_drain_IO_L1_out_17_x1
INFO-FLOW: Append model C_drain_IO_L1_out_18_x1
INFO-FLOW: Append model C_drain_IO_L1_out_19_x1
INFO-FLOW: Append model C_drain_IO_L1_out_20_x1
INFO-FLOW: Append model C_drain_IO_L1_out_21_x1
INFO-FLOW: Append model C_drain_IO_L1_out_22_x1
INFO-FLOW: Append model C_drain_IO_L1_out_23_x1
INFO-FLOW: Append model C_drain_IO_L2_out_boundary_x1
INFO-FLOW: Append model C_drain_IO_L2_out_x1
INFO-FLOW: Append model C_drain_IO_L3_out_x1
INFO-FLOW: Append model kernel3_x1
INFO-FLOW: Append model nondf_kernel_cov_x1
INFO-FLOW: Append model kernel3_x2_entry48
INFO-FLOW: Append model kernel3_x2_entry65
INFO-FLOW: Append model A_IO_L3_in_x2
INFO-FLOW: Append model A_IO_L2_in_0_x2
INFO-FLOW: Append model A_IO_L2_in_1_x2
INFO-FLOW: Append model A_IO_L2_in_2_x2
INFO-FLOW: Append model A_IO_L2_in_3_x2
INFO-FLOW: Append model A_IO_L2_in_4_x2
INFO-FLOW: Append model A_IO_L2_in_5_x2
INFO-FLOW: Append model A_IO_L2_in_6_x2
INFO-FLOW: Append model A_IO_L2_in_7_x2
INFO-FLOW: Append model A_IO_L2_in_8_x2
INFO-FLOW: Append model A_IO_L2_in_9_x2
INFO-FLOW: Append model A_IO_L2_in_10_x2
INFO-FLOW: Append model A_IO_L2_in_11_x2
INFO-FLOW: Append model A_IO_L2_in_boundary_x2
INFO-FLOW: Append model B_IO_L3_in_x2
INFO-FLOW: Append model B_IO_L2_in_x2
INFO-FLOW: Append model B_IO_L2_in_boundary_x2
INFO-FLOW: Append model PE_wrapper_0_0_x2
INFO-FLOW: Append model PE_wrapper_0_1_x2
INFO-FLOW: Append model PE_wrapper_1_0_x2
INFO-FLOW: Append model PE_wrapper_1_1_x2
INFO-FLOW: Append model PE_wrapper_2_0_x2
INFO-FLOW: Append model PE_wrapper_2_1_x2
INFO-FLOW: Append model PE_wrapper_3_0_x2
INFO-FLOW: Append model PE_wrapper_3_1_x2
INFO-FLOW: Append model PE_wrapper_4_0_x2
INFO-FLOW: Append model PE_wrapper_4_1_x2
INFO-FLOW: Append model PE_wrapper_5_0_x2
INFO-FLOW: Append model PE_wrapper_5_1_x2
INFO-FLOW: Append model PE_wrapper_6_0_x2
INFO-FLOW: Append model PE_wrapper_6_1_x2
INFO-FLOW: Append model PE_wrapper_7_0_x2
INFO-FLOW: Append model PE_wrapper_7_1_x2
INFO-FLOW: Append model PE_wrapper_8_0_x2
INFO-FLOW: Append model PE_wrapper_8_1_x2
INFO-FLOW: Append model PE_wrapper_9_0_x2
INFO-FLOW: Append model PE_wrapper_9_1_x2
INFO-FLOW: Append model PE_wrapper_10_0_x2
INFO-FLOW: Append model PE_wrapper_10_1_x2
INFO-FLOW: Append model PE_wrapper_11_0_x2
INFO-FLOW: Append model PE_wrapper_11_1_x2
INFO-FLOW: Append model PE_wrapper_12_0_x2
INFO-FLOW: Append model PE_wrapper_12_1_x2
INFO-FLOW: Append model A_PE_dummy_0_x2
INFO-FLOW: Append model A_PE_dummy_1_x2
INFO-FLOW: Append model A_PE_dummy_2_x2
INFO-FLOW: Append model A_PE_dummy_3_x2
INFO-FLOW: Append model A_PE_dummy_4_x2
INFO-FLOW: Append model A_PE_dummy_5_x2
INFO-FLOW: Append model A_PE_dummy_6_x2
INFO-FLOW: Append model A_PE_dummy_7_x2
INFO-FLOW: Append model A_PE_dummy_8_x2
INFO-FLOW: Append model A_PE_dummy_9_x2
INFO-FLOW: Append model A_PE_dummy_10_x2
INFO-FLOW: Append model A_PE_dummy_11_x2
INFO-FLOW: Append model A_PE_dummy_12_x2
INFO-FLOW: Append model B_PE_dummy_0_x2
INFO-FLOW: Append model B_PE_dummy_1_x2
INFO-FLOW: Append model C_drain_IO_L1_out_boundary_0_x2
INFO-FLOW: Append model C_drain_IO_L1_out_0_x2
INFO-FLOW: Append model C_drain_IO_L1_out_1_x2
INFO-FLOW: Append model C_drain_IO_L1_out_2_x2
INFO-FLOW: Append model C_drain_IO_L1_out_3_x2
INFO-FLOW: Append model C_drain_IO_L1_out_4_x2
INFO-FLOW: Append model C_drain_IO_L1_out_5_x2
INFO-FLOW: Append model C_drain_IO_L1_out_6_x2
INFO-FLOW: Append model C_drain_IO_L1_out_7_x2
INFO-FLOW: Append model C_drain_IO_L1_out_8_x2
INFO-FLOW: Append model C_drain_IO_L1_out_9_x2
INFO-FLOW: Append model C_drain_IO_L1_out_10_x2
INFO-FLOW: Append model C_drain_IO_L1_out_11_x2
INFO-FLOW: Append model C_drain_IO_L1_out_boundary_1_x2
INFO-FLOW: Append model C_drain_IO_L1_out_12_x2
INFO-FLOW: Append model C_drain_IO_L1_out_13_x2
INFO-FLOW: Append model C_drain_IO_L1_out_14_x2
INFO-FLOW: Append model C_drain_IO_L1_out_15_x2
INFO-FLOW: Append model C_drain_IO_L1_out_16_x2
INFO-FLOW: Append model C_drain_IO_L1_out_17_x2
INFO-FLOW: Append model C_drain_IO_L1_out_18_x2
INFO-FLOW: Append model C_drain_IO_L1_out_19_x2
INFO-FLOW: Append model C_drain_IO_L1_out_20_x2
INFO-FLOW: Append model C_drain_IO_L1_out_21_x2
INFO-FLOW: Append model C_drain_IO_L1_out_22_x2
INFO-FLOW: Append model C_drain_IO_L1_out_23_x2
INFO-FLOW: Append model C_drain_IO_L2_out_boundary_x2
INFO-FLOW: Append model C_drain_IO_L2_out_x2
INFO-FLOW: Append model C_drain_IO_L3_out_x2
INFO-FLOW: Append model kernel3_x2
INFO-FLOW: Append model top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_A_IO_L2_in_0_x0_local_A_pong_V top_B_IO_L2_in_x0_local_B_pong_V top_fadd_32ns_32ns_32_7_full_dsp_1 top_fmul_32ns_32ns_32_4_max_dsp_1 top_PE_wrapper_0_0_x0_local_A_0 top_PE_wrapper_0_0_x0_local_C top_C_drain_IO_L1_out_boundary_0_x0_local_C_V top_C_drain_IO_L1_out_boundary_0_x0_buf_data_split_V top_C_drain_IO_L3_out_x0_mem_data_split_V top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w64_d2_S top_add_512ns_512ns_512_2_1 top_sub_512ns_512ns_512_2_1 top_mul_512ns_514ns_1025_5_1 top_mul_512s_512s_512_5_1 top_nondf_kernel_cov_x0_mean_V top_nondf_kernel_cov_x0_data_V top_nondf_kernel_cov_x0_cov_V top_add_12ns_12ns_12_1_1 top_add_2ns_2ns_2_1_1 top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w64_d2_S_x top_fifo_w64_d2_S_x top_fifo_w64_d2_S_x top_fifo_w64_d2_S_x top_fifo_w64_d2_S_x top_fifo_w64_d2_S_x top_fifo_w64_d2_S_x top_fifo_w64_d2_S_x top_fifo_w64_d2_S_x top_fifo_w64_d2_S_x top_fifo_w64_d2_S_x top_fifo_w64_d2_S_x top_fifo_w64_d2_S_x top_fifo_w64_d2_S_x top_fifo_w64_d2_S_x top_fifo_w64_d2_S_x top_fifo_w64_d2_S_x top_fifo_w64_d2_S_x top_fifo_w64_d2_S_x top_fifo_w64_d2_S_x top_fifo_w64_d2_S_x top_fifo_w64_d2_S_x top_fifo_w64_d2_S_x top_fifo_w64_d2_S_x top_fifo_w64_d2_S_x top_fifo_w64_d2_S_x top_fifo_w64_d2_S_x top_fifo_w64_d2_S_x top_fifo_w64_d2_S_x0 top_fifo_w64_d33_A top_fifo_w256_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w32_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w32_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w32_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w32_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w32_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w32_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w32_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w32_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w32_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w32_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w32_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w32_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w32_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w32_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w32_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w32_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w32_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w32_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w32_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w32_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w32_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w32_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w32_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w32_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w32_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w256_d2_S_x0 top_fifo_w32_d2_S_x0 top_fifo_w64_d2_S_x0 top_fifo_w64_d2_S_x0 top_fifo_w64_d2_S_x0 top_fifo_w64_d2_S_x0 top_fifo_w64_d2_S_x0 top_fifo_w64_d2_S_x0 top_fifo_w64_d2_S_x0 top_fifo_w64_d2_S_x0 top_fifo_w64_d2_S_x0 top_fifo_w64_d2_S_x0 top_fifo_w64_d2_S_x0 top_fifo_w64_d2_S_x0 top_fifo_w64_d2_S_x0 top_fifo_w64_d2_S_x0 top_fifo_w64_d2_S_x0 top_fifo_w64_d2_S_x0 top_fifo_w64_d2_S_x0 top_fifo_w64_d2_S_x0 top_fifo_w64_d2_S_x0 top_fifo_w64_d2_S_x0 top_fifo_w64_d2_S_x0 top_fifo_w64_d2_S_x0 top_fifo_w64_d2_S_x0 top_fifo_w64_d2_S_x0 top_fifo_w64_d2_S_x0 top_fifo_w64_d2_S_x0 top_fifo_w64_d2_S_x0 top_fifo_w64_d2_S_x0 top_temp_xout0_V top_temp_xin1_V top_control_s_axi top_gmem_A_m_axi top_gmem_B_m_axi top_gmem_C_m_axi kernel3_x0_entry61 A_IO_L3_in_x0 A_IO_L2_in_0_x0 A_IO_L2_in_1_x0 A_IO_L2_in_2_x0 A_IO_L2_in_3_x0 A_IO_L2_in_4_x0 A_IO_L2_in_5_x0 A_IO_L2_in_6_x0 A_IO_L2_in_7_x0 A_IO_L2_in_8_x0 A_IO_L2_in_9_x0 A_IO_L2_in_10_x0 A_IO_L2_in_11_x0 A_IO_L2_in_boundary_x0 B_IO_L3_in_x0 B_IO_L2_in_x0 B_IO_L2_in_boundary_x0 PE_wrapper_0_0_x0 PE_wrapper_0_1_x0 PE_wrapper_1_0_x0 PE_wrapper_1_1_x0 PE_wrapper_2_0_x0 PE_wrapper_2_1_x0 PE_wrapper_3_0_x0 PE_wrapper_3_1_x0 PE_wrapper_4_0_x0 PE_wrapper_4_1_x0 PE_wrapper_5_0_x0 PE_wrapper_5_1_x0 PE_wrapper_6_0_x0 PE_wrapper_6_1_x0 PE_wrapper_7_0_x0 PE_wrapper_7_1_x0 PE_wrapper_8_0_x0 PE_wrapper_8_1_x0 PE_wrapper_9_0_x0 PE_wrapper_9_1_x0 PE_wrapper_10_0_x0 PE_wrapper_10_1_x0 PE_wrapper_11_0_x0 PE_wrapper_11_1_x0 PE_wrapper_12_0_x0 PE_wrapper_12_1_x0 A_PE_dummy_0_x0 A_PE_dummy_1_x0 A_PE_dummy_2_x0 A_PE_dummy_3_x0 A_PE_dummy_4_x0 A_PE_dummy_5_x0 A_PE_dummy_6_x0 A_PE_dummy_7_x0 A_PE_dummy_8_x0 A_PE_dummy_9_x0 A_PE_dummy_10_x0 A_PE_dummy_11_x0 A_PE_dummy_12_x0 B_PE_dummy_0_x0 B_PE_dummy_1_x0 C_drain_IO_L1_out_boundary_0_x0 C_drain_IO_L1_out_0_x0 C_drain_IO_L1_out_1_x0 C_drain_IO_L1_out_2_x0 C_drain_IO_L1_out_3_x0 C_drain_IO_L1_out_4_x0 C_drain_IO_L1_out_5_x0 C_drain_IO_L1_out_6_x0 C_drain_IO_L1_out_7_x0 C_drain_IO_L1_out_8_x0 C_drain_IO_L1_out_9_x0 C_drain_IO_L1_out_10_x0 C_drain_IO_L1_out_11_x0 C_drain_IO_L1_out_boundary_1_x0 C_drain_IO_L1_out_12_x0 C_drain_IO_L1_out_13_x0 C_drain_IO_L1_out_14_x0 C_drain_IO_L1_out_15_x0 C_drain_IO_L1_out_16_x0 C_drain_IO_L1_out_17_x0 C_drain_IO_L1_out_18_x0 C_drain_IO_L1_out_19_x0 C_drain_IO_L1_out_20_x0 C_drain_IO_L1_out_21_x0 C_drain_IO_L1_out_22_x0 C_drain_IO_L1_out_23_x0 C_drain_IO_L2_out_boundary_x0 C_drain_IO_L2_out_x0 C_drain_IO_L3_out_x0 kernel3_x0 nondf_kernel_cov_x0 A_IO_L3_in_x1 A_IO_L2_in_0_x1 A_IO_L2_in_1_x1 A_IO_L2_in_2_x1 A_IO_L2_in_3_x1 A_IO_L2_in_4_x1 A_IO_L2_in_5_x1 A_IO_L2_in_6_x1 A_IO_L2_in_7_x1 A_IO_L2_in_8_x1 A_IO_L2_in_9_x1 A_IO_L2_in_10_x1 A_IO_L2_in_11_x1 A_IO_L2_in_boundary_x1 B_IO_L3_in_x1 B_IO_L2_in_x1 B_IO_L2_in_boundary_x1 PE_wrapper_0_0_x1 PE_wrapper_0_1_x1 PE_wrapper_1_0_x1 PE_wrapper_1_1_x1 PE_wrapper_2_0_x1 PE_wrapper_2_1_x1 PE_wrapper_3_0_x1 PE_wrapper_3_1_x1 PE_wrapper_4_0_x1 PE_wrapper_4_1_x1 PE_wrapper_5_0_x1 PE_wrapper_5_1_x1 PE_wrapper_6_0_x1 PE_wrapper_6_1_x1 PE_wrapper_7_0_x1 PE_wrapper_7_1_x1 PE_wrapper_8_0_x1 PE_wrapper_8_1_x1 PE_wrapper_9_0_x1 PE_wrapper_9_1_x1 PE_wrapper_10_0_x1 PE_wrapper_10_1_x1 PE_wrapper_11_0_x1 PE_wrapper_11_1_x1 PE_wrapper_12_0_x1 PE_wrapper_12_1_x1 A_PE_dummy_0_x1 A_PE_dummy_1_x1 A_PE_dummy_2_x1 A_PE_dummy_3_x1 A_PE_dummy_4_x1 A_PE_dummy_5_x1 A_PE_dummy_6_x1 A_PE_dummy_7_x1 A_PE_dummy_8_x1 A_PE_dummy_9_x1 A_PE_dummy_10_x1 A_PE_dummy_11_x1 A_PE_dummy_12_x1 B_PE_dummy_0_x1 B_PE_dummy_1_x1 C_drain_IO_L1_out_boundary_0_x1 C_drain_IO_L1_out_0_x1 C_drain_IO_L1_out_1_x1 C_drain_IO_L1_out_2_x1 C_drain_IO_L1_out_3_x1 C_drain_IO_L1_out_4_x1 C_drain_IO_L1_out_5_x1 C_drain_IO_L1_out_6_x1 C_drain_IO_L1_out_7_x1 C_drain_IO_L1_out_8_x1 C_drain_IO_L1_out_9_x1 C_drain_IO_L1_out_10_x1 C_drain_IO_L1_out_11_x1 C_drain_IO_L1_out_boundary_1_x1 C_drain_IO_L1_out_12_x1 C_drain_IO_L1_out_13_x1 C_drain_IO_L1_out_14_x1 C_drain_IO_L1_out_15_x1 C_drain_IO_L1_out_16_x1 C_drain_IO_L1_out_17_x1 C_drain_IO_L1_out_18_x1 C_drain_IO_L1_out_19_x1 C_drain_IO_L1_out_20_x1 C_drain_IO_L1_out_21_x1 C_drain_IO_L1_out_22_x1 C_drain_IO_L1_out_23_x1 C_drain_IO_L2_out_boundary_x1 C_drain_IO_L2_out_x1 C_drain_IO_L3_out_x1 kernel3_x1 nondf_kernel_cov_x1 kernel3_x2_entry48 kernel3_x2_entry65 A_IO_L3_in_x2 A_IO_L2_in_0_x2 A_IO_L2_in_1_x2 A_IO_L2_in_2_x2 A_IO_L2_in_3_x2 A_IO_L2_in_4_x2 A_IO_L2_in_5_x2 A_IO_L2_in_6_x2 A_IO_L2_in_7_x2 A_IO_L2_in_8_x2 A_IO_L2_in_9_x2 A_IO_L2_in_10_x2 A_IO_L2_in_11_x2 A_IO_L2_in_boundary_x2 B_IO_L3_in_x2 B_IO_L2_in_x2 B_IO_L2_in_boundary_x2 PE_wrapper_0_0_x2 PE_wrapper_0_1_x2 PE_wrapper_1_0_x2 PE_wrapper_1_1_x2 PE_wrapper_2_0_x2 PE_wrapper_2_1_x2 PE_wrapper_3_0_x2 PE_wrapper_3_1_x2 PE_wrapper_4_0_x2 PE_wrapper_4_1_x2 PE_wrapper_5_0_x2 PE_wrapper_5_1_x2 PE_wrapper_6_0_x2 PE_wrapper_6_1_x2 PE_wrapper_7_0_x2 PE_wrapper_7_1_x2 PE_wrapper_8_0_x2 PE_wrapper_8_1_x2 PE_wrapper_9_0_x2 PE_wrapper_9_1_x2 PE_wrapper_10_0_x2 PE_wrapper_10_1_x2 PE_wrapper_11_0_x2 PE_wrapper_11_1_x2 PE_wrapper_12_0_x2 PE_wrapper_12_1_x2 A_PE_dummy_0_x2 A_PE_dummy_1_x2 A_PE_dummy_2_x2 A_PE_dummy_3_x2 A_PE_dummy_4_x2 A_PE_dummy_5_x2 A_PE_dummy_6_x2 A_PE_dummy_7_x2 A_PE_dummy_8_x2 A_PE_dummy_9_x2 A_PE_dummy_10_x2 A_PE_dummy_11_x2 A_PE_dummy_12_x2 B_PE_dummy_0_x2 B_PE_dummy_1_x2 C_drain_IO_L1_out_boundary_0_x2 C_drain_IO_L1_out_0_x2 C_drain_IO_L1_out_1_x2 C_drain_IO_L1_out_2_x2 C_drain_IO_L1_out_3_x2 C_drain_IO_L1_out_4_x2 C_drain_IO_L1_out_5_x2 C_drain_IO_L1_out_6_x2 C_drain_IO_L1_out_7_x2 C_drain_IO_L1_out_8_x2 C_drain_IO_L1_out_9_x2 C_drain_IO_L1_out_10_x2 C_drain_IO_L1_out_11_x2 C_drain_IO_L1_out_boundary_1_x2 C_drain_IO_L1_out_12_x2 C_drain_IO_L1_out_13_x2 C_drain_IO_L1_out_14_x2 C_drain_IO_L1_out_15_x2 C_drain_IO_L1_out_16_x2 C_drain_IO_L1_out_17_x2 C_drain_IO_L1_out_18_x2 C_drain_IO_L1_out_19_x2 C_drain_IO_L1_out_20_x2 C_drain_IO_L1_out_21_x2 C_drain_IO_L1_out_22_x2 C_drain_IO_L1_out_23_x2 C_drain_IO_L2_out_boundary_x2 C_drain_IO_L2_out_x2 C_drain_IO_L3_out_x2 kernel3_x2 top
INFO-FLOW: To file: write model top_A_IO_L2_in_0_x0_local_A_pong_V
INFO-FLOW: To file: write model top_B_IO_L2_in_x0_local_B_pong_V
INFO-FLOW: To file: write model top_fadd_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: To file: write model top_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model top_PE_wrapper_0_0_x0_local_A_0
INFO-FLOW: To file: write model top_PE_wrapper_0_0_x0_local_C
INFO-FLOW: To file: write model top_C_drain_IO_L1_out_boundary_0_x0_local_C_V
INFO-FLOW: To file: write model top_C_drain_IO_L1_out_boundary_0_x0_buf_data_split_V
INFO-FLOW: To file: write model top_C_drain_IO_L3_out_x0_mem_data_split_V
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_add_512ns_512ns_512_2_1
INFO-FLOW: To file: write model top_sub_512ns_512ns_512_2_1
INFO-FLOW: To file: write model top_mul_512ns_514ns_1025_5_1
INFO-FLOW: To file: write model top_mul_512s_512s_512_5_1
INFO-FLOW: To file: write model top_nondf_kernel_cov_x0_mean_V
INFO-FLOW: To file: write model top_nondf_kernel_cov_x0_data_V
INFO-FLOW: To file: write model top_nondf_kernel_cov_x0_cov_V
INFO-FLOW: To file: write model top_add_12ns_12ns_12_1_1
INFO-FLOW: To file: write model top_add_2ns_2ns_2_1_1
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w64_d33_A
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x0
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x0
INFO-FLOW: To file: write model top_temp_xout0_V
INFO-FLOW: To file: write model top_temp_xin1_V
INFO-FLOW: To file: write model top_control_s_axi
INFO-FLOW: To file: write model top_gmem_A_m_axi
INFO-FLOW: To file: write model top_gmem_B_m_axi
INFO-FLOW: To file: write model top_gmem_C_m_axi
INFO-FLOW: To file: write model kernel3_x0_entry61
INFO-FLOW: To file: write model A_IO_L3_in_x0
INFO-FLOW: To file: write model A_IO_L2_in_0_x0
INFO-FLOW: To file: write model A_IO_L2_in_1_x0
INFO-FLOW: To file: write model A_IO_L2_in_2_x0
INFO-FLOW: To file: write model A_IO_L2_in_3_x0
INFO-FLOW: To file: write model A_IO_L2_in_4_x0
INFO-FLOW: To file: write model A_IO_L2_in_5_x0
INFO-FLOW: To file: write model A_IO_L2_in_6_x0
INFO-FLOW: To file: write model A_IO_L2_in_7_x0
INFO-FLOW: To file: write model A_IO_L2_in_8_x0
INFO-FLOW: To file: write model A_IO_L2_in_9_x0
INFO-FLOW: To file: write model A_IO_L2_in_10_x0
INFO-FLOW: To file: write model A_IO_L2_in_11_x0
INFO-FLOW: To file: write model A_IO_L2_in_boundary_x0
INFO-FLOW: To file: write model B_IO_L3_in_x0
INFO-FLOW: To file: write model B_IO_L2_in_x0
INFO-FLOW: To file: write model B_IO_L2_in_boundary_x0
INFO-FLOW: To file: write model PE_wrapper_0_0_x0
INFO-FLOW: To file: write model PE_wrapper_0_1_x0
INFO-FLOW: To file: write model PE_wrapper_1_0_x0
INFO-FLOW: To file: write model PE_wrapper_1_1_x0
INFO-FLOW: To file: write model PE_wrapper_2_0_x0
INFO-FLOW: To file: write model PE_wrapper_2_1_x0
INFO-FLOW: To file: write model PE_wrapper_3_0_x0
INFO-FLOW: To file: write model PE_wrapper_3_1_x0
INFO-FLOW: To file: write model PE_wrapper_4_0_x0
INFO-FLOW: To file: write model PE_wrapper_4_1_x0
INFO-FLOW: To file: write model PE_wrapper_5_0_x0
INFO-FLOW: To file: write model PE_wrapper_5_1_x0
INFO-FLOW: To file: write model PE_wrapper_6_0_x0
INFO-FLOW: To file: write model PE_wrapper_6_1_x0
INFO-FLOW: To file: write model PE_wrapper_7_0_x0
INFO-FLOW: To file: write model PE_wrapper_7_1_x0
INFO-FLOW: To file: write model PE_wrapper_8_0_x0
INFO-FLOW: To file: write model PE_wrapper_8_1_x0
INFO-FLOW: To file: write model PE_wrapper_9_0_x0
INFO-FLOW: To file: write model PE_wrapper_9_1_x0
INFO-FLOW: To file: write model PE_wrapper_10_0_x0
INFO-FLOW: To file: write model PE_wrapper_10_1_x0
INFO-FLOW: To file: write model PE_wrapper_11_0_x0
INFO-FLOW: To file: write model PE_wrapper_11_1_x0
INFO-FLOW: To file: write model PE_wrapper_12_0_x0
INFO-FLOW: To file: write model PE_wrapper_12_1_x0
INFO-FLOW: To file: write model A_PE_dummy_0_x0
INFO-FLOW: To file: write model A_PE_dummy_1_x0
INFO-FLOW: To file: write model A_PE_dummy_2_x0
INFO-FLOW: To file: write model A_PE_dummy_3_x0
INFO-FLOW: To file: write model A_PE_dummy_4_x0
INFO-FLOW: To file: write model A_PE_dummy_5_x0
INFO-FLOW: To file: write model A_PE_dummy_6_x0
INFO-FLOW: To file: write model A_PE_dummy_7_x0
INFO-FLOW: To file: write model A_PE_dummy_8_x0
INFO-FLOW: To file: write model A_PE_dummy_9_x0
INFO-FLOW: To file: write model A_PE_dummy_10_x0
INFO-FLOW: To file: write model A_PE_dummy_11_x0
INFO-FLOW: To file: write model A_PE_dummy_12_x0
INFO-FLOW: To file: write model B_PE_dummy_0_x0
INFO-FLOW: To file: write model B_PE_dummy_1_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_boundary_0_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_0_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_1_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_2_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_3_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_4_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_5_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_6_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_7_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_8_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_9_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_10_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_11_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_boundary_1_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_12_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_13_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_14_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_15_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_16_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_17_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_18_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_19_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_20_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_21_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_22_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_23_x0
INFO-FLOW: To file: write model C_drain_IO_L2_out_boundary_x0
INFO-FLOW: To file: write model C_drain_IO_L2_out_x0
INFO-FLOW: To file: write model C_drain_IO_L3_out_x0
INFO-FLOW: To file: write model kernel3_x0
INFO-FLOW: To file: write model nondf_kernel_cov_x0
INFO-FLOW: To file: write model A_IO_L3_in_x1
INFO-FLOW: To file: write model A_IO_L2_in_0_x1
INFO-FLOW: To file: write model A_IO_L2_in_1_x1
INFO-FLOW: To file: write model A_IO_L2_in_2_x1
INFO-FLOW: To file: write model A_IO_L2_in_3_x1
INFO-FLOW: To file: write model A_IO_L2_in_4_x1
INFO-FLOW: To file: write model A_IO_L2_in_5_x1
INFO-FLOW: To file: write model A_IO_L2_in_6_x1
INFO-FLOW: To file: write model A_IO_L2_in_7_x1
INFO-FLOW: To file: write model A_IO_L2_in_8_x1
INFO-FLOW: To file: write model A_IO_L2_in_9_x1
INFO-FLOW: To file: write model A_IO_L2_in_10_x1
INFO-FLOW: To file: write model A_IO_L2_in_11_x1
INFO-FLOW: To file: write model A_IO_L2_in_boundary_x1
INFO-FLOW: To file: write model B_IO_L3_in_x1
INFO-FLOW: To file: write model B_IO_L2_in_x1
INFO-FLOW: To file: write model B_IO_L2_in_boundary_x1
INFO-FLOW: To file: write model PE_wrapper_0_0_x1
INFO-FLOW: To file: write model PE_wrapper_0_1_x1
INFO-FLOW: To file: write model PE_wrapper_1_0_x1
INFO-FLOW: To file: write model PE_wrapper_1_1_x1
INFO-FLOW: To file: write model PE_wrapper_2_0_x1
INFO-FLOW: To file: write model PE_wrapper_2_1_x1
INFO-FLOW: To file: write model PE_wrapper_3_0_x1
INFO-FLOW: To file: write model PE_wrapper_3_1_x1
INFO-FLOW: To file: write model PE_wrapper_4_0_x1
INFO-FLOW: To file: write model PE_wrapper_4_1_x1
INFO-FLOW: To file: write model PE_wrapper_5_0_x1
INFO-FLOW: To file: write model PE_wrapper_5_1_x1
INFO-FLOW: To file: write model PE_wrapper_6_0_x1
INFO-FLOW: To file: write model PE_wrapper_6_1_x1
INFO-FLOW: To file: write model PE_wrapper_7_0_x1
INFO-FLOW: To file: write model PE_wrapper_7_1_x1
INFO-FLOW: To file: write model PE_wrapper_8_0_x1
INFO-FLOW: To file: write model PE_wrapper_8_1_x1
INFO-FLOW: To file: write model PE_wrapper_9_0_x1
INFO-FLOW: To file: write model PE_wrapper_9_1_x1
INFO-FLOW: To file: write model PE_wrapper_10_0_x1
INFO-FLOW: To file: write model PE_wrapper_10_1_x1
INFO-FLOW: To file: write model PE_wrapper_11_0_x1
INFO-FLOW: To file: write model PE_wrapper_11_1_x1
INFO-FLOW: To file: write model PE_wrapper_12_0_x1
INFO-FLOW: To file: write model PE_wrapper_12_1_x1
INFO-FLOW: To file: write model A_PE_dummy_0_x1
INFO-FLOW: To file: write model A_PE_dummy_1_x1
INFO-FLOW: To file: write model A_PE_dummy_2_x1
INFO-FLOW: To file: write model A_PE_dummy_3_x1
INFO-FLOW: To file: write model A_PE_dummy_4_x1
INFO-FLOW: To file: write model A_PE_dummy_5_x1
INFO-FLOW: To file: write model A_PE_dummy_6_x1
INFO-FLOW: To file: write model A_PE_dummy_7_x1
INFO-FLOW: To file: write model A_PE_dummy_8_x1
INFO-FLOW: To file: write model A_PE_dummy_9_x1
INFO-FLOW: To file: write model A_PE_dummy_10_x1
INFO-FLOW: To file: write model A_PE_dummy_11_x1
INFO-FLOW: To file: write model A_PE_dummy_12_x1
INFO-FLOW: To file: write model B_PE_dummy_0_x1
INFO-FLOW: To file: write model B_PE_dummy_1_x1
INFO-FLOW: To file: write model C_drain_IO_L1_out_boundary_0_x1
INFO-FLOW: To file: write model C_drain_IO_L1_out_0_x1
INFO-FLOW: To file: write model C_drain_IO_L1_out_1_x1
INFO-FLOW: To file: write model C_drain_IO_L1_out_2_x1
INFO-FLOW: To file: write model C_drain_IO_L1_out_3_x1
INFO-FLOW: To file: write model C_drain_IO_L1_out_4_x1
INFO-FLOW: To file: write model C_drain_IO_L1_out_5_x1
INFO-FLOW: To file: write model C_drain_IO_L1_out_6_x1
INFO-FLOW: To file: write model C_drain_IO_L1_out_7_x1
INFO-FLOW: To file: write model C_drain_IO_L1_out_8_x1
INFO-FLOW: To file: write model C_drain_IO_L1_out_9_x1
INFO-FLOW: To file: write model C_drain_IO_L1_out_10_x1
INFO-FLOW: To file: write model C_drain_IO_L1_out_11_x1
INFO-FLOW: To file: write model C_drain_IO_L1_out_boundary_1_x1
INFO-FLOW: To file: write model C_drain_IO_L1_out_12_x1
INFO-FLOW: To file: write model C_drain_IO_L1_out_13_x1
INFO-FLOW: To file: write model C_drain_IO_L1_out_14_x1
INFO-FLOW: To file: write model C_drain_IO_L1_out_15_x1
INFO-FLOW: To file: write model C_drain_IO_L1_out_16_x1
INFO-FLOW: To file: write model C_drain_IO_L1_out_17_x1
INFO-FLOW: To file: write model C_drain_IO_L1_out_18_x1
INFO-FLOW: To file: write model C_drain_IO_L1_out_19_x1
INFO-FLOW: To file: write model C_drain_IO_L1_out_20_x1
INFO-FLOW: To file: write model C_drain_IO_L1_out_21_x1
INFO-FLOW: To file: write model C_drain_IO_L1_out_22_x1
INFO-FLOW: To file: write model C_drain_IO_L1_out_23_x1
INFO-FLOW: To file: write model C_drain_IO_L2_out_boundary_x1
INFO-FLOW: To file: write model C_drain_IO_L2_out_x1
INFO-FLOW: To file: write model C_drain_IO_L3_out_x1
INFO-FLOW: To file: write model kernel3_x1
INFO-FLOW: To file: write model nondf_kernel_cov_x1
INFO-FLOW: To file: write model kernel3_x2_entry48
INFO-FLOW: To file: write model kernel3_x2_entry65
INFO-FLOW: To file: write model A_IO_L3_in_x2
INFO-FLOW: To file: write model A_IO_L2_in_0_x2
INFO-FLOW: To file: write model A_IO_L2_in_1_x2
INFO-FLOW: To file: write model A_IO_L2_in_2_x2
INFO-FLOW: To file: write model A_IO_L2_in_3_x2
INFO-FLOW: To file: write model A_IO_L2_in_4_x2
INFO-FLOW: To file: write model A_IO_L2_in_5_x2
INFO-FLOW: To file: write model A_IO_L2_in_6_x2
INFO-FLOW: To file: write model A_IO_L2_in_7_x2
INFO-FLOW: To file: write model A_IO_L2_in_8_x2
INFO-FLOW: To file: write model A_IO_L2_in_9_x2
INFO-FLOW: To file: write model A_IO_L2_in_10_x2
INFO-FLOW: To file: write model A_IO_L2_in_11_x2
INFO-FLOW: To file: write model A_IO_L2_in_boundary_x2
INFO-FLOW: To file: write model B_IO_L3_in_x2
INFO-FLOW: To file: write model B_IO_L2_in_x2
INFO-FLOW: To file: write model B_IO_L2_in_boundary_x2
INFO-FLOW: To file: write model PE_wrapper_0_0_x2
INFO-FLOW: To file: write model PE_wrapper_0_1_x2
INFO-FLOW: To file: write model PE_wrapper_1_0_x2
INFO-FLOW: To file: write model PE_wrapper_1_1_x2
INFO-FLOW: To file: write model PE_wrapper_2_0_x2
INFO-FLOW: To file: write model PE_wrapper_2_1_x2
INFO-FLOW: To file: write model PE_wrapper_3_0_x2
INFO-FLOW: To file: write model PE_wrapper_3_1_x2
INFO-FLOW: To file: write model PE_wrapper_4_0_x2
INFO-FLOW: To file: write model PE_wrapper_4_1_x2
INFO-FLOW: To file: write model PE_wrapper_5_0_x2
INFO-FLOW: To file: write model PE_wrapper_5_1_x2
INFO-FLOW: To file: write model PE_wrapper_6_0_x2
INFO-FLOW: To file: write model PE_wrapper_6_1_x2
INFO-FLOW: To file: write model PE_wrapper_7_0_x2
INFO-FLOW: To file: write model PE_wrapper_7_1_x2
INFO-FLOW: To file: write model PE_wrapper_8_0_x2
INFO-FLOW: To file: write model PE_wrapper_8_1_x2
INFO-FLOW: To file: write model PE_wrapper_9_0_x2
INFO-FLOW: To file: write model PE_wrapper_9_1_x2
INFO-FLOW: To file: write model PE_wrapper_10_0_x2
INFO-FLOW: To file: write model PE_wrapper_10_1_x2
INFO-FLOW: To file: write model PE_wrapper_11_0_x2
INFO-FLOW: To file: write model PE_wrapper_11_1_x2
INFO-FLOW: To file: write model PE_wrapper_12_0_x2
INFO-FLOW: To file: write model PE_wrapper_12_1_x2
INFO-FLOW: To file: write model A_PE_dummy_0_x2
INFO-FLOW: To file: write model A_PE_dummy_1_x2
INFO-FLOW: To file: write model A_PE_dummy_2_x2
INFO-FLOW: To file: write model A_PE_dummy_3_x2
INFO-FLOW: To file: write model A_PE_dummy_4_x2
INFO-FLOW: To file: write model A_PE_dummy_5_x2
INFO-FLOW: To file: write model A_PE_dummy_6_x2
INFO-FLOW: To file: write model A_PE_dummy_7_x2
INFO-FLOW: To file: write model A_PE_dummy_8_x2
INFO-FLOW: To file: write model A_PE_dummy_9_x2
INFO-FLOW: To file: write model A_PE_dummy_10_x2
INFO-FLOW: To file: write model A_PE_dummy_11_x2
INFO-FLOW: To file: write model A_PE_dummy_12_x2
INFO-FLOW: To file: write model B_PE_dummy_0_x2
INFO-FLOW: To file: write model B_PE_dummy_1_x2
INFO-FLOW: To file: write model C_drain_IO_L1_out_boundary_0_x2
INFO-FLOW: To file: write model C_drain_IO_L1_out_0_x2
INFO-FLOW: To file: write model C_drain_IO_L1_out_1_x2
INFO-FLOW: To file: write model C_drain_IO_L1_out_2_x2
INFO-FLOW: To file: write model C_drain_IO_L1_out_3_x2
INFO-FLOW: To file: write model C_drain_IO_L1_out_4_x2
INFO-FLOW: To file: write model C_drain_IO_L1_out_5_x2
INFO-FLOW: To file: write model C_drain_IO_L1_out_6_x2
INFO-FLOW: To file: write model C_drain_IO_L1_out_7_x2
INFO-FLOW: To file: write model C_drain_IO_L1_out_8_x2
INFO-FLOW: To file: write model C_drain_IO_L1_out_9_x2
INFO-FLOW: To file: write model C_drain_IO_L1_out_10_x2
INFO-FLOW: To file: write model C_drain_IO_L1_out_11_x2
INFO-FLOW: To file: write model C_drain_IO_L1_out_boundary_1_x2
INFO-FLOW: To file: write model C_drain_IO_L1_out_12_x2
INFO-FLOW: To file: write model C_drain_IO_L1_out_13_x2
INFO-FLOW: To file: write model C_drain_IO_L1_out_14_x2
INFO-FLOW: To file: write model C_drain_IO_L1_out_15_x2
INFO-FLOW: To file: write model C_drain_IO_L1_out_16_x2
INFO-FLOW: To file: write model C_drain_IO_L1_out_17_x2
INFO-FLOW: To file: write model C_drain_IO_L1_out_18_x2
INFO-FLOW: To file: write model C_drain_IO_L1_out_19_x2
INFO-FLOW: To file: write model C_drain_IO_L1_out_20_x2
INFO-FLOW: To file: write model C_drain_IO_L1_out_21_x2
INFO-FLOW: To file: write model C_drain_IO_L1_out_22_x2
INFO-FLOW: To file: write model C_drain_IO_L1_out_23_x2
INFO-FLOW: To file: write model C_drain_IO_L2_out_boundary_x2
INFO-FLOW: To file: write model C_drain_IO_L2_out_x2
INFO-FLOW: To file: write model C_drain_IO_L3_out_x2
INFO-FLOW: To file: write model kernel3_x2
INFO-FLOW: To file: write model top
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): top
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution
Execute         get_solution -flow_target 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/global.setting.tcl
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=3.333 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x0_entry61.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L3_in_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_0_x0.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'top_A_IO_L2_in_0_x0_local_A_pong_V_ram (RAM_2P_BRAM)' using block RAMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_8_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_9_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_10_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_11_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L3_in_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_x0.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'top_B_IO_L2_in_x0_local_B_pong_V_ram (RAM_2P_BRAM)' using block RAMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_0_x0.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'top_PE_wrapper_0_0_x0_local_A_0_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'top_PE_wrapper_0_0_x0_local_C_ram (RAM_2P_BRAM)' using block RAMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Command         ap_source done; 0.16 sec.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_8_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_9_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_10_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_11_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_12_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x0.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'top_C_drain_IO_L1_out_boundary_0_x0_local_C_V_ram (RAM_2P_BRAM)' using block RAMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'top_C_drain_IO_L1_out_boundary_0_x0_buf_data_split_V_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Command         ap_source done; 0.11 sec.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L3_out_x0.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'top_C_drain_IO_L3_out_x0_mem_data_split_V_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x0.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_c_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_c_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_2_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_3_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_4_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_5_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_4_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_6_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_5_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_7_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_6_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_8_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_7_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_9_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_8_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_10_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_9_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_11_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_10_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_12_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_11_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_12_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_0_0_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_2_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_0_1_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_1_0_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_2_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_1_1_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_2_0_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_2_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_2_1_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_3_0_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_2_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_3_1_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_4_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_5_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_4_0_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_4_2_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_5_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_4_1_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_5_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_6_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_5_0_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_5_2_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_6_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_5_1_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_6_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_7_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_6_0_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_6_2_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_7_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_6_1_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_7_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_8_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_7_0_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_7_2_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_8_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_7_1_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_8_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_9_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_8_0_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_8_2_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_9_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_8_1_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_9_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_10_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_9_0_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_9_2_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_10_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_9_1_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_10_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_11_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_10_0_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_10_2_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_11_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_10_1_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_11_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_12_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_11_0_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_11_2_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_12_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_11_1_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_12_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_13_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_12_0_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_12_2_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_13_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_12_1_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_12_x0_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_11_x0_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_10_x0_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_9_x0_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_8_x0_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_7_x0_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_6_x0_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_5_x0_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_4_x0_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_3_x0_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_2_x0_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_1_x0_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_0_x0_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_12_x0_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_11_x0_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_10_x0_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_9_x0_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_8_x0_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_7_x0_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_6_x0_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_5_x0_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_4_x0_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_3_x0_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_2_x0_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_1_x0_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_0_x0_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L2_out_1_x0_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L2_out_0_x0_U(top_fifo_w64_d2_S)' using Shift Registers.
Command         ap_source done; 7.61 sec.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/nondf_kernel_cov_x0.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_add_512ns_512ns_512_2_1_Adder_0'
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_sub_512ns_512ns_512_2_1_Adder_1'
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'top_mul_512ns_514ns_1025_5_1_Multiplier_0'
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'top_mul_512s_512s_512_5_1_Multiplier_1'
INFO: [RTMG 210-278] Implementing memory 'top_nondf_kernel_cov_x0_mean_V_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'top_nondf_kernel_cov_x0_data_V_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'top_nondf_kernel_cov_x0_cov_V_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Command         ap_source done; 0.41 sec.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L3_in_x1.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_8_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_9_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_10_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_11_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_boundary_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L3_in_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_boundary_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_8_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_9_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_10_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_11_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_12_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L3_out_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x1.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_2_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_3_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_4_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_5_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_4_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_6_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_5_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_7_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_6_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_8_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_7_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_9_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_8_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_10_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_9_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_11_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_10_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_12_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_11_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_12_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_0_0_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_2_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_0_1_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_1_0_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_2_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_1_1_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_2_0_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_2_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_2_1_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_3_0_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_2_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_3_1_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_4_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_5_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_4_0_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_4_2_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_5_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_4_1_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_5_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_6_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_5_0_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_5_2_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_6_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_5_1_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_6_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_7_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_6_0_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_6_2_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_7_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_6_1_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_7_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_8_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_7_0_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_7_2_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_8_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_7_1_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_8_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_9_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_8_0_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_8_2_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_9_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_8_1_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_9_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_10_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_9_0_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_9_2_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_10_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_9_1_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_10_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_11_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_10_0_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_10_2_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_11_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_10_1_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_11_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_12_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_11_0_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_11_2_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_12_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_11_1_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_12_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_13_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_12_0_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_12_2_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_13_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_12_1_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_12_x1_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_11_x1_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_10_x1_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_9_x1_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_8_x1_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_7_x1_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_6_x1_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_5_x1_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_4_x1_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_3_x1_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_2_x1_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_1_x1_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_0_x1_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_12_x1_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_11_x1_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_10_x1_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_9_x1_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_8_x1_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_7_x1_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_6_x1_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_5_x1_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_4_x1_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_3_x1_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_2_x1_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_1_x1_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_0_x1_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L2_out_1_x1_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L2_out_0_x1_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Command         ap_source done; 8.33 sec.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/nondf_kernel_cov_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x2_entry48.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x2_entry65.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L3_in_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_2_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_3_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_4_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_5_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_6_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_7_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_8_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_9_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_10_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_11_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_boundary_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L3_in_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_boundary_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_2_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_3_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_4_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_5_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_6_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_7_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_8_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_9_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_10_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_11_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_12_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L3_out_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x2.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_c1_U(top_fifo_w64_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_c_U(top_fifo_w64_d33_A)' using Vivado Default RAMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_0_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_1_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_0_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_2_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_0_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_3_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_0_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_4_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_0_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_5_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_4_0_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_6_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_5_0_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_7_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_6_0_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_8_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_7_0_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_9_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_8_0_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_10_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_9_0_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_11_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_10_0_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_12_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_11_0_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_12_0_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_0_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_1_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_0_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_1_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_1_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_0_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_0_0_x2_U(top_fifo_w32_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_2_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_1_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_0_1_x2_U(top_fifo_w32_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_1_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_0_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_1_0_x2_U(top_fifo_w32_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_2_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_1_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_1_1_x2_U(top_fifo_w32_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_1_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_0_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_2_0_x2_U(top_fifo_w32_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_2_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_1_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_2_1_x2_U(top_fifo_w32_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_1_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_0_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_3_0_x2_U(top_fifo_w32_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_2_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_1_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_3_1_x2_U(top_fifo_w32_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_4_1_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_5_0_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_4_0_x2_U(top_fifo_w32_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_4_2_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_5_1_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_4_1_x2_U(top_fifo_w32_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_5_1_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_6_0_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_5_0_x2_U(top_fifo_w32_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_5_2_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_6_1_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_5_1_x2_U(top_fifo_w32_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_6_1_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_7_0_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_6_0_x2_U(top_fifo_w32_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_6_2_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_7_1_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_6_1_x2_U(top_fifo_w32_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_7_1_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_8_0_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_7_0_x2_U(top_fifo_w32_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_7_2_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_8_1_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_7_1_x2_U(top_fifo_w32_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_8_1_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_9_0_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_8_0_x2_U(top_fifo_w32_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_8_2_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_9_1_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_8_1_x2_U(top_fifo_w32_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_9_1_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_10_0_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_9_0_x2_U(top_fifo_w32_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_9_2_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_10_1_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_9_1_x2_U(top_fifo_w32_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_10_1_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_11_0_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_10_0_x2_U(top_fifo_w32_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_10_2_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_11_1_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_10_1_x2_U(top_fifo_w32_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_11_1_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_12_0_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_11_0_x2_U(top_fifo_w32_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_11_2_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_12_1_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_11_1_x2_U(top_fifo_w32_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_12_1_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_13_0_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_12_0_x2_U(top_fifo_w32_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_12_2_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_13_1_x2_U(top_fifo_w256_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_12_1_x2_U(top_fifo_w32_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_12_x2_U(top_fifo_w64_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_11_x2_U(top_fifo_w64_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_10_x2_U(top_fifo_w64_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_9_x2_U(top_fifo_w64_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_8_x2_U(top_fifo_w64_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_7_x2_U(top_fifo_w64_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_6_x2_U(top_fifo_w64_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_5_x2_U(top_fifo_w64_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_4_x2_U(top_fifo_w64_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_3_x2_U(top_fifo_w64_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_2_x2_U(top_fifo_w64_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_1_x2_U(top_fifo_w64_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_0_x2_U(top_fifo_w64_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_12_x2_U(top_fifo_w64_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_11_x2_U(top_fifo_w64_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_10_x2_U(top_fifo_w64_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_9_x2_U(top_fifo_w64_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_8_x2_U(top_fifo_w64_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_7_x2_U(top_fifo_w64_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_6_x2_U(top_fifo_w64_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_5_x2_U(top_fifo_w64_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_4_x2_U(top_fifo_w64_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_3_x2_U(top_fifo_w64_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_2_x2_U(top_fifo_w64_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_1_x2_U(top_fifo_w64_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_0_x2_U(top_fifo_w64_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L2_out_1_x2_U(top_fifo_w64_d2_S_x0)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L2_out_0_x2_U(top_fifo_w64_d2_S_x0)' using Shift Registers.
Command         ap_source done; 9.41 sec.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'top_temp_xout0_V_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'top_temp_xin1_V_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           source ./control.slave.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Command         ap_source done; 0.24 sec.
Execute         get_solution -flow_target 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       kernel.xml check internal_kernel_xml(1)=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel.internal.xml srclang=c top=top
INFO-FLOW: DBG:CMD:       kernel.xml check proj_kernel_xml    (1)=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/../../../kernel.xml use_proj_kernel_xml=false
INFO-FLOW: DBG:CMD:       copy internal kernel.xml to project: /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:CMD:       update_final_kernel_xml /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/../../../kernel.xml
Execute         get_config_debug -enable 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD: Updating /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/../../../kernel.xml with values: interrupt true debug false compileOptions {} name top vlnv xilinx.com:hls:top:1.0
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution
Execute         get_solution -flow_target 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/global.setting.tcl
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=top xml_exists=0
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x0_entry61.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L3_in_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_8_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_9_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_10_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_11_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L3_in_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_0_x0.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_8_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_9_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_10_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_11_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_12_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L3_out_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/nondf_kernel_cov_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L3_in_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_8_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_9_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_10_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_11_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_boundary_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L3_in_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_boundary_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_8_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_9_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_10_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_11_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_12_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L3_out_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/nondf_kernel_cov_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x2_entry48.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x2_entry65.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L3_in_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_2_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_3_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_4_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_5_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_6_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_7_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_8_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_9_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_10_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_11_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_boundary_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L3_in_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_boundary_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_2_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_3_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_4_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_5_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_6_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_7_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_8_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_9_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_10_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_11_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_12_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L3_out_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x0_entry61.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L3_in_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_8_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_9_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_10_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_11_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L3_in_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_8_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_9_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_10_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_11_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_12_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L3_out_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/nondf_kernel_cov_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L3_in_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_8_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_9_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_10_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_11_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_boundary_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L3_in_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_boundary_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_8_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_9_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_10_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_11_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_12_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L3_out_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/nondf_kernel_cov_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x2_entry48.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x2_entry65.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L3_in_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_2_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_3_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_4_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_5_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_6_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_7_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_8_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_9_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_10_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_11_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_boundary_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L3_in_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_boundary_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_2_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_3_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_4_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_5_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_6_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_7_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_8_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_9_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_10_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_11_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_12_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L3_out_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x0_entry61.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L3_in_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_8_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_9_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_10_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_11_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L3_in_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_8_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_9_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_10_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_11_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_12_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L3_out_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/nondf_kernel_cov_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L3_in_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_8_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_9_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_10_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_11_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_boundary_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L3_in_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_boundary_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_8_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_9_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_10_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_11_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_12_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L3_out_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/nondf_kernel_cov_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x2_entry48.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x2_entry65.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L3_in_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_2_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_3_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_4_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_5_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_6_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_7_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_8_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_9_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_10_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_11_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_boundary_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L3_in_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_boundary_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_2_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_3_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_4_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_5_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_6_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_7_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_8_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_9_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_10_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_11_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_12_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L3_out_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x2.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.compgen.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.constraint.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
Execute         get_solution -flow_target 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       kernel.xml check internal_kernel_xml(1)=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel.internal.xml srclang=c top=top
INFO-FLOW: DBG:CMD:       kernel.xml check proj_kernel_xml    (1)=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/../../../kernel.xml use_proj_kernel_xml=false
INFO-FLOW: DBG:CMD:       copy internal kernel.xml to project: /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:CMD:       update_final_kernel_xml /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/../../../kernel.xml
Execute         get_config_debug -enable 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD: Updating /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/../../../kernel.xml with values: interrupt true debug false compileOptions {} name top vlnv xilinx.com:hls:top:1.0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=706 #gSsdmPorts=0
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top-io-be.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.compgen.dataonly.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.compgen.dataonly.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x0_entry61.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L3_in_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_3_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_4_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_5_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_6_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_7_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_8_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_9_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_10_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_11_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L3_in_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_3_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_4_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_5_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_6_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_7_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_8_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_9_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_10_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_11_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_12_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L3_out_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/nondf_kernel_cov_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L3_in_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_2_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_3_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_4_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_5_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_6_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_7_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_8_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_9_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_10_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_11_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_boundary_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L3_in_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_boundary_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_2_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_3_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_4_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_5_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_6_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_7_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_8_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_9_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_10_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_11_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_12_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L3_out_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/nondf_kernel_cov_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x2_entry48.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x2_entry65.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L3_in_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_0_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_1_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_2_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_3_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_4_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_5_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_6_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_7_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_8_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_9_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_10_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_11_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_IO_L2_in_boundary_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L3_in_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_IO_L2_in_boundary_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_0_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_0_1_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_0_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_1_1_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_0_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_2_1_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_0_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_3_1_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_0_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_4_1_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_0_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_5_1_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_0_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_6_1_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_0_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_7_1_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_0_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_8_1_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_0_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_9_1_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_0_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_10_1_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_0_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_11_1_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_0_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/PE_wrapper_12_1_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_0_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_1_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_2_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_3_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_4_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_5_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_6_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_7_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_8_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_9_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_10_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_11_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/A_PE_dummy_12_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_0_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/B_PE_dummy_1_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_0_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_0_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_1_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_2_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_3_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_4_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_5_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_6_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_7_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_8_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_9_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_10_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_11_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_1_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_12_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_13_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_14_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_15_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_16_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_17_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_18_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_19_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_20_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_21_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_22_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L1_out_23_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L2_out_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/C_drain_IO_L3_out_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/kernel3_x2.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.constraint.tcl 
Execute         sc_get_clocks top 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/impl/misc/top_ap_fadd_5_full_dsp_32_ip.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/impl/misc/top_ap_fmul_2_max_dsp_32_ip.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 128.79 seconds. CPU system time: 0.93 seconds. Elapsed time: 129.72 seconds; current allocated memory: 1.142 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/cnncov/top/solution/.autopilot/db/top.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute         syn_report -model top -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 411.02 MHz
Command       autosyn done; 442.86 sec.
Command     csynth_design done; 3266.49 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3249.31 seconds. CPU system time: 11.14 seconds. Elapsed time: 3266.49 seconds; current allocated memory: 1.169 GB.
Execute     close_project 
Execute       cleanup_all -project 
Execute     cleanup_all 
Command     cleanup_all done; 0.36 sec.
