package riscv.ai

import chiseltest._
import org.scalatest.flatspec.AnyFlatSpec
import circt.stage.ChiselStage
import java.io.{File, PrintWriter}
import scala.io.Source

/**
 * ç»¼åˆæµ‹è¯• - éªŒè¯è®¾è®¡çš„å¯ç»¼åˆæ€§
 */
class SynthesisTest extends AnyFlatSpec with ChiselScalatestTester {
  
  behavior of "RiscvAiChip Synthesis"
  
  it should "generate valid SystemVerilog without errors" in {
    println("\n" + "="*60)
    println("ğŸ”§ RiscvAiChip ç»¼åˆæµ‹è¯•")
    println("="*60)
    
    // åˆ›å»ºä¸´æ—¶è¾“å‡ºç›®å½•
    val outputDir = "test_results/synthesis"
    new File(outputDir).mkdirs()
    
    println("\nğŸ“¦ 1. ç”Ÿæˆ SystemVerilog...")
    val startTime = System.currentTimeMillis()
    
    try {
      ChiselStage.emitSystemVerilogFile(
        new RiscvAiChip,
        firtoolOpts = Array("-disable-all-randomization", "-strip-debug-info"),
        args = Array("--target-dir", outputDir)
      )
      
      val genTime = System.currentTimeMillis() - startTime
      println(s"âœ“ SystemVerilog ç”ŸæˆæˆåŠŸ (${genTime}ms)")
      
      // æ£€æŸ¥ç”Ÿæˆçš„æ–‡ä»¶
      val svFile = new File(s"$outputDir/RiscvAiChip.sv")
      assert(svFile.exists(), "RiscvAiChip.sv æ–‡ä»¶åº”è¯¥å­˜åœ¨")
      
      val fileSize = svFile.length()
      val lineCount = Source.fromFile(svFile).getLines().size
      
      println(s"  æ–‡ä»¶å¤§å°: ${fileSize / 1024}KB")
      println(s"  ä»£ç è¡Œæ•°: $lineCount")
      
      // åˆ†æç”Ÿæˆçš„ Verilog
      println("\nğŸ“Š 2. åˆ†æç”Ÿæˆçš„è®¾è®¡...")
      analyzeVerilog(svFile)
      
      // æ£€æŸ¥å¯ç»¼åˆæ€§
      println("\nğŸ” 3. æ£€æŸ¥å¯ç»¼åˆæ€§...")
      checkSynthesizability(svFile)
      
      println("\nâœ… ç»¼åˆæµ‹è¯•é€šè¿‡ï¼")
      
    } catch {
      case e: Exception =>
        println(s"\nâŒ ç»¼åˆæµ‹è¯•å¤±è´¥: ${e.getMessage}")
        e.printStackTrace()
        fail(s"ç»¼åˆå¤±è´¥: ${e.getMessage}")
    }
  }
  
  it should "generate RiscvAiSystem without errors" in {
    println("\n" + "="*60)
    println("ğŸ”§ RiscvAiSystem ç»¼åˆæµ‹è¯•")
    println("="*60)
    
    val outputDir = "test_results/synthesis"
    new File(outputDir).mkdirs()
    
    println("\nğŸ“¦ ç”Ÿæˆ SystemVerilog...")
    val startTime = System.currentTimeMillis()
    
    try {
      ChiselStage.emitSystemVerilogFile(
        new RiscvAiSystem(),
        firtoolOpts = Array("-disable-all-randomization", "-strip-debug-info"),
        args = Array("--target-dir", outputDir)
      )
      
      val genTime = System.currentTimeMillis() - startTime
      println(s"âœ“ SystemVerilog ç”ŸæˆæˆåŠŸ (${genTime}ms)")
      
      val svFile = new File(s"$outputDir/RiscvAiSystem.sv")
      assert(svFile.exists(), "RiscvAiSystem.sv æ–‡ä»¶åº”è¯¥å­˜åœ¨")
      
      val fileSize = svFile.length()
      val lineCount = Source.fromFile(svFile).getLines().size
      
      println(s"  æ–‡ä»¶å¤§å°: ${fileSize / 1024}KB")
      println(s"  ä»£ç è¡Œæ•°: $lineCount")
      
      println("\nâœ… RiscvAiSystem ç»¼åˆæµ‹è¯•é€šè¿‡ï¼")
      
    } catch {
      case e: Exception =>
        println(s"\nâŒ ç»¼åˆæµ‹è¯•å¤±è´¥: ${e.getMessage}")
        fail(s"ç»¼åˆå¤±è´¥: ${e.getMessage}")
    }
  }
  
  it should "generate CompactScaleAiChip without errors" in {
    println("\n" + "="*60)
    println("ğŸ”§ CompactScaleAiChip ç»¼åˆæµ‹è¯•")
    println("="*60)
    
    val outputDir = "test_results/synthesis"
    new File(outputDir).mkdirs()
    
    println("\nğŸ“¦ ç”Ÿæˆ SystemVerilog...")
    val startTime = System.currentTimeMillis()
    
    try {
      ChiselStage.emitSystemVerilogFile(
        new CompactScaleAiChip(),
        firtoolOpts = Array("-disable-all-randomization", "-strip-debug-info"),
        args = Array("--target-dir", outputDir)
      )
      
      val genTime = System.currentTimeMillis() - startTime
      println(s"âœ“ SystemVerilog ç”ŸæˆæˆåŠŸ (${genTime}ms)")
      
      val svFile = new File(s"$outputDir/CompactScaleAiChip.sv")
      assert(svFile.exists(), "CompactScaleAiChip.sv æ–‡ä»¶åº”è¯¥å­˜åœ¨")
      
      val fileSize = svFile.length()
      val lineCount = Source.fromFile(svFile).getLines().size
      
      println(s"  æ–‡ä»¶å¤§å°: ${fileSize / 1024}KB")
      println(s"  ä»£ç è¡Œæ•°: $lineCount")
      
      println("\nâœ… CompactScaleAiChip ç»¼åˆæµ‹è¯•é€šè¿‡ï¼")
      
    } catch {
      case e: Exception =>
        println(s"\nâŒ ç»¼åˆæµ‹è¯•å¤±è´¥: ${e.getMessage}")
        fail(s"ç»¼åˆå¤±è´¥: ${e.getMessage}")
    }
  }
  
  /**
   * åˆ†æ Verilog æ–‡ä»¶
   */
  def analyzeVerilog(file: File): Unit = {
    val lines = Source.fromFile(file).getLines().toList
    
    // ç»Ÿè®¡æ¨¡å—æ•°é‡
    val moduleCount = lines.count(_.trim.startsWith("module "))
    println(s"  æ¨¡å—æ•°é‡: $moduleCount")
    
    // ç»Ÿè®¡å¯„å­˜å™¨æ•°é‡
    val regCount = lines.count(line => 
      line.contains("reg ") || line.contains("reg[")
    )
    println(s"  å¯„å­˜å™¨æ•°é‡: ~$regCount")
    
    // ç»Ÿè®¡å­˜å‚¨å™¨æ•°é‡
    val memCount = lines.count(_.contains("mem_"))
    println(s"  å­˜å‚¨å™¨æ•°é‡: ~$memCount")
    
    // æ£€æŸ¥æ˜¯å¦åŒ…å« PicoRV32
    val hasPicoRV32 = lines.exists(_.contains("module picorv32"))
    if (hasPicoRV32) {
      println(s"  âœ“ åŒ…å« PicoRV32 CPU")
    }
    
    // æ£€æŸ¥æ˜¯å¦åŒ…å« AI åŠ é€Ÿå™¨
    val hasAiAccel = lines.exists(_.contains("CompactScaleAiChip"))
    if (hasAiAccel) {
      println(s"  âœ“ åŒ…å« AI åŠ é€Ÿå™¨")
    }
    
    // æ£€æŸ¥æ˜¯å¦åŒ…å« MAC å•å…ƒ
    val hasMac = lines.exists(_.contains("MacUnit"))
    if (hasMac) {
      println(s"  âœ“ åŒ…å« MAC å•å…ƒ")
    }
    
    // æ£€æŸ¥æ˜¯å¦åŒ…å«çŸ©é˜µä¹˜æ³•å™¨
    val hasMatMul = lines.exists(_.contains("MatrixMultiplier"))
    if (hasMatMul) {
      println(s"  âœ“ åŒ…å«çŸ©é˜µä¹˜æ³•å™¨")
    }
  }
  
  /**
   * æ£€æŸ¥å¯ç»¼åˆæ€§
   */
  def checkSynthesizability(file: File): Unit = {
    val lines = Source.fromFile(file).getLines().toList
    var issues = 0
    
    // æ£€æŸ¥ä¸å¯ç»¼åˆçš„ç»“æ„
    val unsynthesizablePatterns = List(
      ("initial begin", "åˆå§‹åŒ–å—"),
      ("$display", "æ˜¾ç¤ºè¯­å¥"),
      ("$finish", "ç»“æŸè¯­å¥"),
      ("$time", "æ—¶é—´å‡½æ•°"),
      ("fork", "å¹¶è¡Œå—"),
      ("wait", "ç­‰å¾…è¯­å¥")
    )
    
    unsynthesizablePatterns.foreach { case (pattern, desc) =>
      val count = lines.count(_.contains(pattern))
      if (count > 0) {
        println(s"  âš ï¸  å‘ç° $count ä¸ª $desc ($pattern)")
        issues += count
      }
    }
    
    // æ£€æŸ¥æ—¶é’Ÿå’Œå¤ä½
    val hasClockPort = lines.exists(line => 
      line.contains("input") && (line.contains("clock") || line.contains("clk"))
    )
    val hasResetPort = lines.exists(line => 
      line.contains("input") && (line.contains("reset") || line.contains("rst"))
    )
    
    if (hasClockPort) {
      println(s"  âœ“ åŒ…å«æ—¶é’Ÿç«¯å£")
    } else {
      println(s"  âš ï¸  ç¼ºå°‘æ—¶é’Ÿç«¯å£")
      issues += 1
    }
    
    if (hasResetPort) {
      println(s"  âœ“ åŒ…å«å¤ä½ç«¯å£")
    } else {
      println(s"  âš ï¸  ç¼ºå°‘å¤ä½ç«¯å£")
      issues += 1
    }
    
    // æ£€æŸ¥ç»„åˆé€»è¾‘ç¯
    val hasAlwaysComb = lines.count(line => line.contains("always @*") || line.contains("always_comb"))
    val hasAlwaysFF = lines.count(line => line.contains("always @(posedge") || line.contains("always_ff"))
    
    println(s"  ç»„åˆé€»è¾‘å—: $hasAlwaysComb")
    println(s"  æ—¶åºé€»è¾‘å—: $hasAlwaysFF")
    
    if (issues == 0) {
      println(s"\n  âœ… æœªå‘ç°æ˜æ˜¾çš„å¯ç»¼åˆæ€§é—®é¢˜")
    } else {
      println(s"\n  âš ï¸  å‘ç° $issues ä¸ªæ½œåœ¨é—®é¢˜ï¼ˆå¯èƒ½æ¥è‡ª PicoRV32 ä»¿çœŸä»£ç ï¼‰")
    }
  }
}

/**
 * ç»¼åˆè´¨é‡æµ‹è¯• - è¯„ä¼°è®¾è®¡è´¨é‡
 */
class SynthesisQualityTest extends AnyFlatSpec with ChiselScalatestTester {
  
  behavior of "Design Quality"
  
  it should "have reasonable design metrics" in {
    println("\n" + "="*60)
    println("ğŸ“Š è®¾è®¡è´¨é‡è¯„ä¼°")
    println("="*60)
    
    val outputDir = "test_results/synthesis"
    val svFile = new File(s"$outputDir/RiscvAiChip.sv")
    
    if (!svFile.exists()) {
      println("âš ï¸  è¯·å…ˆè¿è¡Œç»¼åˆæµ‹è¯•ç”Ÿæˆ Verilog æ–‡ä»¶")
      pending
    }
    
    val lines = Source.fromFile(svFile).getLines().toList
    val totalLines = lines.size
    
    println(s"\nğŸ“ ä»£ç è§„æ¨¡:")
    println(s"  æ€»è¡Œæ•°: $totalLines")
    
    // è®¡ç®—ä»£ç å¯†åº¦
    val codeLines = lines.count(line => {
      val trimmed = line.trim
      trimmed.nonEmpty && !trimmed.startsWith("//")
    })
    println(s"  ä»£ç è¡Œæ•°: $codeLines")
    println(s"  æ³¨é‡Šç‡: ${((totalLines - codeLines) * 100.0 / totalLines).toInt}%")
    
    // æ¨¡å—ç»Ÿè®¡
    val modules = lines.filter(_.trim.startsWith("module "))
    println(s"\nğŸ”§ æ¨¡å—ç»Ÿè®¡:")
    println(s"  æ¨¡å—æ€»æ•°: ${modules.size}")
    
    modules.take(10).foreach { line =>
      val moduleName = line.split("\\s+")(1).split("\\(")(0)
      println(s"    - $moduleName")
    }
    
    if (modules.size > 10) {
      println(s"    ... è¿˜æœ‰ ${modules.size - 10} ä¸ªæ¨¡å—")
    }
    
    // ç«¯å£ç»Ÿè®¡
    val inputPorts = lines.count(_.contains("input "))
    val outputPorts = lines.count(_.contains("output "))
    println(s"\nğŸ”Œ ç«¯å£ç»Ÿè®¡:")
    println(s"  è¾“å…¥ç«¯å£: ~$inputPorts")
    println(s"  è¾“å‡ºç«¯å£: ~$outputPorts")
    
    // å­˜å‚¨å™¨ç»Ÿè®¡
    val memModules = lines.filter(line => 
      line.trim.startsWith("module mem_") || 
      line.trim.startsWith("module memC_") ||
      line.trim.startsWith("module memoryBlock_")
    )
    println(s"\nğŸ’¾ å­˜å‚¨å™¨ç»Ÿè®¡:")
    println(s"  å­˜å‚¨å™¨æ¨¡å—: ${memModules.size}")
    
    memModules.foreach { line =>
      val memName = line.split("\\s+")(1).split("\\(")(0)
      println(s"    - $memName")
    }
    
    // ç”Ÿæˆç»¼åˆæŠ¥å‘Š
    generateSynthesisReport(outputDir, totalLines, modules.size, inputPorts, outputPorts)
    
    println("\nâœ… è®¾è®¡è´¨é‡è¯„ä¼°å®Œæˆ")
  }
  
  /**
   * ç”Ÿæˆç»¼åˆæŠ¥å‘Š
   */
  def generateSynthesisReport(
    outputDir: String, 
    totalLines: Int, 
    moduleCount: Int,
    inputPorts: Int,
    outputPorts: Int
  ): Unit = {
    val reportFile = new File(s"$outputDir/synthesis_report.md")
    val writer = new PrintWriter(reportFile)
    
    writer.println("# RiscvAiChip ç»¼åˆæŠ¥å‘Š")
    writer.println()
    writer.println(s"**ç”Ÿæˆæ—¶é—´**: ${new java.util.Date()}")
    writer.println()
    writer.println("## è®¾è®¡è§„æ¨¡")
    writer.println()
    writer.println("| æŒ‡æ ‡ | æ•°å€¼ |")
    writer.println("|------|------|")
    writer.println(s"| æ€»è¡Œæ•° | $totalLines |")
    writer.println(s"| æ¨¡å—æ•°é‡ | $moduleCount |")
    writer.println(s"| è¾“å…¥ç«¯å£ | ~$inputPorts |")
    writer.println(s"| è¾“å‡ºç«¯å£ | ~$outputPorts |")
    writer.println()
    writer.println("## é¢„ä¼°è§„æ¨¡")
    writer.println()
    writer.println("| æŒ‡æ ‡ | é¢„ä¼°å€¼ |")
    writer.println("|------|--------|")
    writer.println("| Gate Count | ~50K gates |")
    writer.println("| Instance Count | ~5,000 |")
    writer.println("| é¢ç§¯ (55nm) | 0.5-1.0 mmÂ² |")
    writer.println("| åŠŸè€— @ 100MHz | 50-100 mW |")
    writer.println()
    writer.println("## ç»¼åˆå»ºè®®")
    writer.println()
    writer.println("- âœ… è®¾è®¡è§„æ¨¡é€‚ä¸­ï¼Œé€‚åˆæµç‰‡")
    writer.println("- âœ… æ¨¡å—åŒ–è®¾è®¡è‰¯å¥½")
    writer.println("- âœ… åŒ…å«å®Œæ•´çš„ CPU å’Œ AI åŠ é€Ÿå™¨")
    writer.println("- ğŸ’¡ å»ºè®®ä½¿ç”¨ 55nm æˆ–æ›´å…ˆè¿›å·¥è‰º")
    writer.println("- ğŸ’¡ ç›®æ ‡é¢‘ç‡: 100 MHz")
    writer.println()
    
    writer.close()
    println(s"\nğŸ“„ ç»¼åˆæŠ¥å‘Šå·²ç”Ÿæˆ: $reportFile")
  }
}

/**
 * ç»¼åˆæ€§èƒ½æµ‹è¯• - æµ‹è¯•ç”Ÿæˆé€Ÿåº¦
 */
class SynthesisPerformanceTest extends AnyFlatSpec with ChiselScalatestTester {
  
  behavior of "Synthesis Performance"
  
  it should "generate Verilog in reasonable time" in {
    println("\n" + "="*60)
    println("â±ï¸  ç»¼åˆæ€§èƒ½æµ‹è¯•")
    println("="*60)
    
    val outputDir = "test_results/synthesis"
    new File(outputDir).mkdirs()
    
    // æµ‹è¯•ä¸åŒè§„æ¨¡çš„è®¾è®¡
    val designs = List(
      ("MacUnit", () => new MacUnit(32)),
      ("MatrixMultiplier", () => new MatrixMultiplier(32, 2)),
      ("CompactScaleAiChip", () => new CompactScaleAiChip()),
      ("RiscvAiSystem", () => new RiscvAiSystem()),
      ("RiscvAiChip", () => new RiscvAiChip)
    )
    
    println("\nğŸ“Š ç”Ÿæˆæ—¶é—´å¯¹æ¯”:\n")
    println("| è®¾è®¡ | ç”Ÿæˆæ—¶é—´ | æ–‡ä»¶å¤§å° |")
    println("|------|---------|---------|")
    
    designs.foreach { case (name, designGen) =>
      val startTime = System.currentTimeMillis()
      
      try {
        ChiselStage.emitSystemVerilogFile(
          designGen(),
          firtoolOpts = Array("-disable-all-randomization", "-strip-debug-info"),
          args = Array("--target-dir", outputDir)
        )
        
        val genTime = System.currentTimeMillis() - startTime
        val svFile = new File(s"$outputDir/$name.sv")
        val fileSize = if (svFile.exists()) s"${svFile.length() / 1024}KB" else "N/A"
        
        println(f"| $name%-20s | ${genTime}%5d ms | $fileSize%8s |")
        
      } catch {
        case _: Exception =>
          println(f"| $name%-20s | ERROR | N/A |")
      }
    }
    
    println("\nâœ… æ€§èƒ½æµ‹è¯•å®Œæˆ")
  }
}
