{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708540538258 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708540538258 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 21 12:35:38 2024 " "Processing started: Wed Feb 21 12:35:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708540538258 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708540538258 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Problema3 -c Problema3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Problema3 -c Problema3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708540538258 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1708540538918 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1708540538919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.sv 1 1 " "Found 1 design units, including 1 entities, in source file contador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/contador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708540549202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708540549202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708540549204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708540549204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench2.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench2 " "Found entity 1: testbench2" {  } { { "testbench2.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/testbench2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708540549206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708540549206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench3.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench3 " "Found entity 1: testbench3" {  } { { "testbench3.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/testbench3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708540549207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708540549207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorfpga.sv 1 1 " "Found 1 design units, including 1 entities, in source file contadorfpga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contadorFPGA " "Found entity 1: contadorFPGA" {  } { { "contadorFPGA.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/contadorFPGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708540549210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708540549210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentos.sv 1 1 " "Found 1 design units, including 1 entities, in source file segmentos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Segmentos " "Found entity 1: Segmentos" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708540549212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708540549212 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "contadorFPGA " "Elaborating entity \"contadorFPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1708540549251 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 contadorFPGA.sv(25) " "Verilog HDL assignment warning at contadorFPGA.sv(25): truncated value with size 32 to match size of target (6)" {  } { { "contadorFPGA.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/contadorFPGA.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708540549267 "|contadorFPGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 contadorFPGA.sv(28) " "Verilog HDL assignment warning at contadorFPGA.sv(28): truncated value with size 32 to match size of target (3)" {  } { { "contadorFPGA.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/contadorFPGA.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708540549267 "|contadorFPGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 contadorFPGA.sv(51) " "Verilog HDL assignment warning at contadorFPGA.sv(51): truncated value with size 32 to match size of target (6)" {  } { { "contadorFPGA.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/contadorFPGA.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708540549267 "|contadorFPGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Segmentos Segmentos:misegmentos " "Elaborating entity \"Segmentos\" for hierarchy \"Segmentos:misegmentos\"" {  } { { "contadorFPGA.sv" "misegmentos" { Text "C:/Users/Luis/Desktop/Problema3/contadorFPGA.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708540549268 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(7) " "Verilog HDL Case Statement warning at Segmentos.sv(7): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 7 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549269 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(8) " "Verilog HDL Case Statement warning at Segmentos.sv(8): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 8 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549269 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(9) " "Verilog HDL Case Statement warning at Segmentos.sv(9): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 9 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549269 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(10) " "Verilog HDL Case Statement warning at Segmentos.sv(10): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 10 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549269 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(11) " "Verilog HDL Case Statement warning at Segmentos.sv(11): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 11 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549269 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(12) " "Verilog HDL Case Statement warning at Segmentos.sv(12): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 12 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549269 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(13) " "Verilog HDL Case Statement warning at Segmentos.sv(13): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 13 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549269 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(14) " "Verilog HDL Case Statement warning at Segmentos.sv(14): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 14 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549269 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(15) " "Verilog HDL Case Statement warning at Segmentos.sv(15): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 15 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549269 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(16) " "Verilog HDL Case Statement warning at Segmentos.sv(16): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 16 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549269 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(17) " "Verilog HDL Case Statement warning at Segmentos.sv(17): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 17 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549269 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(18) " "Verilog HDL Case Statement warning at Segmentos.sv(18): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 18 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549269 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(19) " "Verilog HDL Case Statement warning at Segmentos.sv(19): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 19 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549270 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(20) " "Verilog HDL Case Statement warning at Segmentos.sv(20): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 20 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549270 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(21) " "Verilog HDL Case Statement warning at Segmentos.sv(21): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 21 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549270 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(22) " "Verilog HDL Case Statement warning at Segmentos.sv(22): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 22 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549270 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(23) " "Verilog HDL Case Statement warning at Segmentos.sv(23): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 23 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549270 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(24) " "Verilog HDL Case Statement warning at Segmentos.sv(24): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 24 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549270 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(25) " "Verilog HDL Case Statement warning at Segmentos.sv(25): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 25 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549270 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(26) " "Verilog HDL Case Statement warning at Segmentos.sv(26): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 26 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549270 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(27) " "Verilog HDL Case Statement warning at Segmentos.sv(27): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 27 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549270 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(28) " "Verilog HDL Case Statement warning at Segmentos.sv(28): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 28 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549270 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(29) " "Verilog HDL Case Statement warning at Segmentos.sv(29): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 29 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549270 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(30) " "Verilog HDL Case Statement warning at Segmentos.sv(30): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 30 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549270 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(31) " "Verilog HDL Case Statement warning at Segmentos.sv(31): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 31 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549270 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(32) " "Verilog HDL Case Statement warning at Segmentos.sv(32): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 32 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549270 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(33) " "Verilog HDL Case Statement warning at Segmentos.sv(33): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 33 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549270 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(34) " "Verilog HDL Case Statement warning at Segmentos.sv(34): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 34 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549270 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(35) " "Verilog HDL Case Statement warning at Segmentos.sv(35): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 35 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549270 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(36) " "Verilog HDL Case Statement warning at Segmentos.sv(36): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 36 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549271 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(37) " "Verilog HDL Case Statement warning at Segmentos.sv(37): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 37 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549271 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(38) " "Verilog HDL Case Statement warning at Segmentos.sv(38): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 38 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549271 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(39) " "Verilog HDL Case Statement warning at Segmentos.sv(39): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 39 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549271 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(40) " "Verilog HDL Case Statement warning at Segmentos.sv(40): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 40 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549271 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(41) " "Verilog HDL Case Statement warning at Segmentos.sv(41): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 41 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549271 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(42) " "Verilog HDL Case Statement warning at Segmentos.sv(42): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 42 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549271 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(43) " "Verilog HDL Case Statement warning at Segmentos.sv(43): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 43 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549271 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(44) " "Verilog HDL Case Statement warning at Segmentos.sv(44): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 44 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549271 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(45) " "Verilog HDL Case Statement warning at Segmentos.sv(45): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 45 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549271 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(46) " "Verilog HDL Case Statement warning at Segmentos.sv(46): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 46 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549271 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(47) " "Verilog HDL Case Statement warning at Segmentos.sv(47): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 47 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549271 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(48) " "Verilog HDL Case Statement warning at Segmentos.sv(48): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 48 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549271 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(49) " "Verilog HDL Case Statement warning at Segmentos.sv(49): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 49 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549271 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(50) " "Verilog HDL Case Statement warning at Segmentos.sv(50): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 50 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549271 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(51) " "Verilog HDL Case Statement warning at Segmentos.sv(51): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 51 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549271 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(52) " "Verilog HDL Case Statement warning at Segmentos.sv(52): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 52 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549271 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(53) " "Verilog HDL Case Statement warning at Segmentos.sv(53): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 53 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549271 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(54) " "Verilog HDL Case Statement warning at Segmentos.sv(54): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 54 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549271 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(55) " "Verilog HDL Case Statement warning at Segmentos.sv(55): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 55 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549272 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(56) " "Verilog HDL Case Statement warning at Segmentos.sv(56): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 56 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549272 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(57) " "Verilog HDL Case Statement warning at Segmentos.sv(57): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 57 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549272 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(58) " "Verilog HDL Case Statement warning at Segmentos.sv(58): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 58 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549272 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(59) " "Verilog HDL Case Statement warning at Segmentos.sv(59): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 59 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549272 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(60) " "Verilog HDL Case Statement warning at Segmentos.sv(60): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 60 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549272 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(61) " "Verilog HDL Case Statement warning at Segmentos.sv(61): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 61 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549272 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(62) " "Verilog HDL Case Statement warning at Segmentos.sv(62): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 62 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549272 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(63) " "Verilog HDL Case Statement warning at Segmentos.sv(63): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 63 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549272 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(64) " "Verilog HDL Case Statement warning at Segmentos.sv(64): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 64 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549272 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(65) " "Verilog HDL Case Statement warning at Segmentos.sv(65): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 65 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549272 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(66) " "Verilog HDL Case Statement warning at Segmentos.sv(66): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 66 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549272 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(67) " "Verilog HDL Case Statement warning at Segmentos.sv(67): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 67 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549272 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(68) " "Verilog HDL Case Statement warning at Segmentos.sv(68): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 68 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708540549272 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1708540549835 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos\[0\] VCC " "Pin \"segmentos\[0\]\" is stuck at VCC" {  } { { "contadorFPGA.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/contadorFPGA.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708540549880 "|contadorFPGA|segmentos[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos\[4\] GND " "Pin \"segmentos\[4\]\" is stuck at GND" {  } { { "contadorFPGA.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/contadorFPGA.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708540549880 "|contadorFPGA|segmentos[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos\[5\] GND " "Pin \"segmentos\[5\]\" is stuck at GND" {  } { { "contadorFPGA.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/contadorFPGA.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708540549880 "|contadorFPGA|segmentos[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos2\[0\] GND " "Pin \"segmentos2\[0\]\" is stuck at GND" {  } { { "contadorFPGA.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/contadorFPGA.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708540549880 "|contadorFPGA|segmentos2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos2\[1\] GND " "Pin \"segmentos2\[1\]\" is stuck at GND" {  } { { "contadorFPGA.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/contadorFPGA.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708540549880 "|contadorFPGA|segmentos2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos2\[2\] GND " "Pin \"segmentos2\[2\]\" is stuck at GND" {  } { { "contadorFPGA.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/contadorFPGA.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708540549880 "|contadorFPGA|segmentos2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos2\[3\] GND " "Pin \"segmentos2\[3\]\" is stuck at GND" {  } { { "contadorFPGA.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/contadorFPGA.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708540549880 "|contadorFPGA|segmentos2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos2\[4\] GND " "Pin \"segmentos2\[4\]\" is stuck at GND" {  } { { "contadorFPGA.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/contadorFPGA.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708540549880 "|contadorFPGA|segmentos2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos2\[5\] GND " "Pin \"segmentos2\[5\]\" is stuck at GND" {  } { { "contadorFPGA.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/contadorFPGA.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708540549880 "|contadorFPGA|segmentos2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos2\[6\] GND " "Pin \"segmentos2\[6\]\" is stuck at GND" {  } { { "contadorFPGA.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/contadorFPGA.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708540549880 "|contadorFPGA|segmentos2[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1708540549880 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1708540549957 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1708540550482 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708540550482 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "49 " "Implemented 49 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1708540550684 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1708540550684 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1708540550684 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1708540550684 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 78 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708540550721 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 21 12:35:50 2024 " "Processing ended: Wed Feb 21 12:35:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708540550721 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708540550721 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708540550721 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708540550721 ""}
