Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1_sdx (win64) Build 1915620 Thu Jun 22 17:54:58 MDT 2017
| Date         : Sun Apr 29 13:47:40 2018
| Host         : CO2041-14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.415    -1904.304                   1932                13455        0.046        0.000                      0                13455        4.020        0.000                       0                  5715  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -5.415    -1904.304                   1932                13160        0.046        0.000                      0                13160        4.020        0.000                       0                  5715  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               4.547        0.000                      0                  295        0.613        0.000                      0                  295  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         1932  Failing Endpoints,  Worst Slack       -5.415ns,  Total Violation    -1904.304ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.415ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.339ns  (logic 6.502ns (42.387%)  route 8.837ns (57.613%))
  Logic Levels:           22  (CARRY4=10 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.711     3.005    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X62Y24         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.518     3.523 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep/Q
                         net (fo=124, routed)         1.387     4.910    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.034 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_355/O
                         net (fo=1, routed)           0.000     5.034    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_355_n_0
    SLICE_X56Y26         MUXF7 (Prop_muxf7_I1_O)      0.217     5.251 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_194/O
                         net (fo=2, routed)           1.029     6.280    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_194_n_0
    SLICE_X58Y30         LUT6 (Prop_lut6_I0_O)        0.299     6.579 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_88/O
                         net (fo=1, routed)           0.000     6.579    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_88_n_0
    SLICE_X58Y30         MUXF7 (Prop_muxf7_I0_O)      0.209     6.788 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_38/O
                         net (fo=6, routed)           1.271     8.059    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/ROTATE_RIGHT1[3]
    SLICE_X65Y33         LUT5 (Prop_lut5_I3_O)        0.297     8.356 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_16/O
                         net (fo=2, routed)           0.773     9.129    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_16_n_0
    SLICE_X66Y36         LUT5 (Prop_lut5_I4_O)        0.124     9.253 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_5/O
                         net (fo=2, routed)           0.536     9.789    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_5_n_0
    SLICE_X68Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.296 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.296    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][7]_i_2_n_0
    SLICE_X68Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.518 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2/O[0]
                         net (fo=2, routed)           0.438    10.956    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/schedule0[8]
    SLICE_X71Y38         LUT6 (Prop_lut6_I3_O)        0.299    11.255 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[19]_i_35/O
                         net (fo=2, routed)           0.706    11.960    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[19]_i_35_n_0
    SLICE_X69Y39         LUT4 (Prop_lut4_I0_O)        0.124    12.084 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[19]_i_39/O
                         net (fo=1, routed)           0.000    12.084    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[19]_i_39_n_0
    SLICE_X69Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.634 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.634    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[19]_i_31_n_0
    SLICE_X69Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.856 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31/O[0]
                         net (fo=2, routed)           0.597    13.453    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31_n_7
    SLICE_X73Y40         LUT5 (Prop_lut5_I0_O)        0.299    13.752 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[19]_i_22/O
                         net (fo=2, routed)           0.317    14.069    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[19]_i_22_n_0
    SLICE_X70Y40         LUT6 (Prop_lut6_I0_O)        0.124    14.193 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[19]_i_26/O
                         net (fo=1, routed)           0.000    14.193    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[19]_i_26_n_0
    SLICE_X70Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.743 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.743    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[19]_i_15_n_0
    SLICE_X70Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.857 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.857    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_15_n_0
    SLICE_X70Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.971 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.971    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_15_n_0
    SLICE_X70Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.305 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]_i_15/O[1]
                         net (fo=3, routed)           0.483    15.787    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_1_in[25]
    SLICE_X69Y45         LUT5 (Prop_lut5_I4_O)        0.303    16.090 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_4/O
                         net (fo=2, routed)           0.630    16.720    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_4_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.118 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.118    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.340 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.672    18.012    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h0_out[28]
    SLICE_X66Y45         LUT3 (Prop_lut3_I0_O)        0.332    18.344 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[28]_i_1/O
                         net (fo=1, routed)           0.000    18.344    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_0_in[28]
    SLICE_X66Y45         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.557    12.736    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X66Y45         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[28]/C
                         clock pessimism              0.230    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X66Y45         FDRE (Setup_fdre_C_D)        0.118    12.930    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[28]
  -------------------------------------------------------------------
                         required time                         12.930    
                         arrival time                         -18.344    
  -------------------------------------------------------------------
                         slack                                 -5.415    

Slack (VIOLATED) :        -5.385ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.271ns  (logic 6.585ns (43.122%)  route 8.686ns (56.878%))
  Logic Levels:           22  (CARRY4=10 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.711     3.005    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X62Y24         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.518     3.523 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep/Q
                         net (fo=124, routed)         1.387     4.910    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.034 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_355/O
                         net (fo=1, routed)           0.000     5.034    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_355_n_0
    SLICE_X56Y26         MUXF7 (Prop_muxf7_I1_O)      0.217     5.251 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_194/O
                         net (fo=2, routed)           1.029     6.280    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_194_n_0
    SLICE_X58Y30         LUT6 (Prop_lut6_I0_O)        0.299     6.579 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_88/O
                         net (fo=1, routed)           0.000     6.579    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_88_n_0
    SLICE_X58Y30         MUXF7 (Prop_muxf7_I0_O)      0.209     6.788 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_38/O
                         net (fo=6, routed)           1.271     8.059    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/ROTATE_RIGHT1[3]
    SLICE_X65Y33         LUT5 (Prop_lut5_I3_O)        0.297     8.356 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_16/O
                         net (fo=2, routed)           0.773     9.129    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_16_n_0
    SLICE_X66Y36         LUT5 (Prop_lut5_I4_O)        0.124     9.253 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_5/O
                         net (fo=2, routed)           0.536     9.789    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_5_n_0
    SLICE_X68Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.296 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.296    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][7]_i_2_n_0
    SLICE_X68Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.518 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2/O[0]
                         net (fo=2, routed)           0.438    10.956    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/schedule0[8]
    SLICE_X71Y38         LUT6 (Prop_lut6_I3_O)        0.299    11.255 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[19]_i_35/O
                         net (fo=2, routed)           0.706    11.960    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[19]_i_35_n_0
    SLICE_X69Y39         LUT4 (Prop_lut4_I0_O)        0.124    12.084 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[19]_i_39/O
                         net (fo=1, routed)           0.000    12.084    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[19]_i_39_n_0
    SLICE_X69Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.634 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.634    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[19]_i_31_n_0
    SLICE_X69Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.856 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31/O[0]
                         net (fo=2, routed)           0.597    13.453    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31_n_7
    SLICE_X73Y40         LUT5 (Prop_lut5_I0_O)        0.299    13.752 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[19]_i_22/O
                         net (fo=2, routed)           0.317    14.069    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[19]_i_22_n_0
    SLICE_X70Y40         LUT6 (Prop_lut6_I0_O)        0.124    14.193 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[19]_i_26/O
                         net (fo=1, routed)           0.000    14.193    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[19]_i_26_n_0
    SLICE_X70Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.743 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.743    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[19]_i_15_n_0
    SLICE_X70Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.857 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.857    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_15_n_0
    SLICE_X70Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.971 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.971    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_15_n_0
    SLICE_X70Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.305 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]_i_15/O[1]
                         net (fo=3, routed)           0.483    15.787    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_1_in[25]
    SLICE_X69Y45         LUT5 (Prop_lut5_I4_O)        0.303    16.090 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_4/O
                         net (fo=2, routed)           0.630    16.720    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_4_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.118 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.118    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.452 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.521    17.973    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h0_out[29]
    SLICE_X66Y45         LUT3 (Prop_lut3_I0_O)        0.303    18.276 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[29]_i_1/O
                         net (fo=1, routed)           0.000    18.276    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_0_in[29]
    SLICE_X66Y45         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.557    12.736    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X66Y45         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[29]/C
                         clock pessimism              0.230    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X66Y45         FDRE (Setup_fdre_C_D)        0.079    12.891    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[29]
  -------------------------------------------------------------------
                         required time                         12.891    
                         arrival time                         -18.276    
  -------------------------------------------------------------------
                         slack                                 -5.385    

Slack (VIOLATED) :        -5.338ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.263ns  (logic 6.482ns (42.469%)  route 8.781ns (57.531%))
  Logic Levels:           22  (CARRY4=10 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.711     3.005    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X62Y24         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.518     3.523 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep/Q
                         net (fo=124, routed)         1.387     4.910    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.034 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_355/O
                         net (fo=1, routed)           0.000     5.034    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_355_n_0
    SLICE_X56Y26         MUXF7 (Prop_muxf7_I1_O)      0.217     5.251 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_194/O
                         net (fo=2, routed)           1.029     6.280    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_194_n_0
    SLICE_X58Y30         LUT6 (Prop_lut6_I0_O)        0.299     6.579 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_88/O
                         net (fo=1, routed)           0.000     6.579    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_88_n_0
    SLICE_X58Y30         MUXF7 (Prop_muxf7_I0_O)      0.209     6.788 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_38/O
                         net (fo=6, routed)           1.271     8.059    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/ROTATE_RIGHT1[3]
    SLICE_X65Y33         LUT5 (Prop_lut5_I3_O)        0.297     8.356 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_16/O
                         net (fo=2, routed)           0.773     9.129    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_16_n_0
    SLICE_X66Y36         LUT5 (Prop_lut5_I4_O)        0.124     9.253 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_5/O
                         net (fo=2, routed)           0.536     9.789    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_5_n_0
    SLICE_X68Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.296 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.296    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][7]_i_2_n_0
    SLICE_X68Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.518 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2/O[0]
                         net (fo=2, routed)           0.438    10.956    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/schedule0[8]
    SLICE_X71Y38         LUT6 (Prop_lut6_I3_O)        0.299    11.255 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[19]_i_35/O
                         net (fo=2, routed)           0.706    11.960    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[19]_i_35_n_0
    SLICE_X69Y39         LUT4 (Prop_lut4_I0_O)        0.124    12.084 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[19]_i_39/O
                         net (fo=1, routed)           0.000    12.084    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[19]_i_39_n_0
    SLICE_X69Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.634 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.634    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[19]_i_31_n_0
    SLICE_X69Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.856 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31/O[0]
                         net (fo=2, routed)           0.597    13.453    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31_n_7
    SLICE_X73Y40         LUT5 (Prop_lut5_I0_O)        0.299    13.752 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[19]_i_22/O
                         net (fo=2, routed)           0.317    14.069    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[19]_i_22_n_0
    SLICE_X70Y40         LUT6 (Prop_lut6_I0_O)        0.124    14.193 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[19]_i_26/O
                         net (fo=1, routed)           0.000    14.193    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[19]_i_26_n_0
    SLICE_X70Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.743 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.743    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[19]_i_15_n_0
    SLICE_X70Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.857 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.857    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_15_n_0
    SLICE_X70Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.971 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.971    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_15_n_0
    SLICE_X70Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.305 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]_i_15/O[1]
                         net (fo=3, routed)           0.483    15.787    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_1_in[25]
    SLICE_X69Y45         LUT5 (Prop_lut5_I4_O)        0.303    16.090 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_4/O
                         net (fo=2, routed)           0.630    16.720    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_4_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.118 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.118    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.357 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.616    17.973    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h0_out[30]
    SLICE_X66Y45         LUT3 (Prop_lut3_I0_O)        0.295    18.268 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[30]_i_1/O
                         net (fo=1, routed)           0.000    18.268    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_0_in[30]
    SLICE_X66Y45         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.557    12.736    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X66Y45         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[30]/C
                         clock pessimism              0.230    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X66Y45         FDRE (Setup_fdre_C_D)        0.118    12.930    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[30]
  -------------------------------------------------------------------
                         required time                         12.930    
                         arrival time                         -18.268    
  -------------------------------------------------------------------
                         slack                                 -5.338    

Slack (VIOLATED) :        -5.330ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.161ns  (logic 6.439ns (42.472%)  route 8.722ns (57.528%))
  Logic Levels:           21  (CARRY4=8 LUT3=3 LUT4=3 LUT5=2 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.737 - 10.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.719     3.013    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X65Y29         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDCE (Prop_fdce_C_Q)         0.419     3.432 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/Q
                         net (fo=847, routed)         1.551     4.983    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/index1[2]
    SLICE_X52Y34         MUXF7 (Prop_muxf7_S_O)       0.451     5.434 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][23]_i_188/O
                         net (fo=2, routed)           0.826     6.260    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][23]_i_188_n_0
    SLICE_X57Y34         LUT6 (Prop_lut6_I5_O)        0.299     6.559 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][23]_i_80/O
                         net (fo=1, routed)           0.000     6.559    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][23]_i_80_n_0
    SLICE_X57Y34         MUXF7 (Prop_muxf7_I1_O)      0.217     6.776 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][23]_i_32/O
                         net (fo=5, routed)           0.919     7.695    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/ROTATE_RIGHT1[0]
    SLICE_X68Y34         LUT3 (Prop_lut3_I0_O)        0.299     7.994 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][3]_i_18/O
                         net (fo=2, routed)           0.616     8.610    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/o0[0]
    SLICE_X67Y34         LUT3 (Prop_lut3_I2_O)        0.124     8.734 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][3]_i_6/O
                         net (fo=2, routed)           0.437     9.172    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][3]_i_6_n_0
    SLICE_X68Y35         LUT4 (Prop_lut4_I0_O)        0.124     9.296 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][3]_i_10/O
                         net (fo=1, routed)           0.000     9.296    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][3]_i_10_n_0
    SLICE_X68Y35         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.720 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][3]_i_2/O[1]
                         net (fo=2, routed)           0.652    10.372    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/schedule0[1]
    SLICE_X69Y36         LUT4 (Prop_lut4_I1_O)        0.303    10.675 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][1]_i_1/O
                         net (fo=65, routed)          0.712    11.387    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1]
    SLICE_X69Y37         LUT4 (Prop_lut4_I1_O)        0.124    11.511 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_38/O
                         net (fo=1, routed)           0.000    11.511    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_38_n_0
    SLICE_X69Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.061 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.061    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_31_n_0
    SLICE_X69Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.283 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_31/O[0]
                         net (fo=2, routed)           0.597    12.880    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_31_n_7
    SLICE_X73Y38         LUT5 (Prop_lut5_I0_O)        0.299    13.179 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_22/O
                         net (fo=2, routed)           0.508    13.687    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_22_n_0
    SLICE_X70Y38         LUT6 (Prop_lut6_I0_O)        0.124    13.811 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_26/O
                         net (fo=1, routed)           0.000    13.811    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_26_n_0
    SLICE_X70Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.361 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.361    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_15_n_0
    SLICE_X70Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.695 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_15/O[1]
                         net (fo=3, routed)           0.434    15.129    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_1_in[9]
    SLICE_X73Y40         LUT5 (Prop_lut5_I4_O)        0.303    15.432 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_4/O
                         net (fo=2, routed)           0.743    16.175    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_4_n_0
    SLICE_X67Y40         LUT6 (Prop_lut6_I0_O)        0.124    16.299 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_8/O
                         net (fo=1, routed)           0.000    16.299    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_8_n_0
    SLICE_X67Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.697 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.697    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_2_n_0
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.811 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.811    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_2_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.145 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[19]_i_2/O[1]
                         net (fo=1, routed)           0.726    17.871    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h0_out[17]
    SLICE_X74Y42         LUT3 (Prop_lut3_I0_O)        0.303    18.174 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[17]_i_1/O
                         net (fo=1, routed)           0.000    18.174    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_0_in[17]
    SLICE_X74Y42         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.558    12.738    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X74Y42         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[17]/C
                         clock pessimism              0.230    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X74Y42         FDRE (Setup_fdre_C_D)        0.031    12.844    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[17]
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                         -18.174    
  -------------------------------------------------------------------
                         slack                                 -5.330    

Slack (VIOLATED) :        -5.323ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.211ns  (logic 6.567ns (43.174%)  route 8.644ns (56.826%))
  Logic Levels:           22  (CARRY4=10 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.711     3.005    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X62Y24         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.518     3.523 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep/Q
                         net (fo=124, routed)         1.387     4.910    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.034 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_355/O
                         net (fo=1, routed)           0.000     5.034    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_355_n_0
    SLICE_X56Y26         MUXF7 (Prop_muxf7_I1_O)      0.217     5.251 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_194/O
                         net (fo=2, routed)           1.029     6.280    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_194_n_0
    SLICE_X58Y30         LUT6 (Prop_lut6_I0_O)        0.299     6.579 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_88/O
                         net (fo=1, routed)           0.000     6.579    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_88_n_0
    SLICE_X58Y30         MUXF7 (Prop_muxf7_I0_O)      0.209     6.788 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_38/O
                         net (fo=6, routed)           1.271     8.059    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/ROTATE_RIGHT1[3]
    SLICE_X65Y33         LUT5 (Prop_lut5_I3_O)        0.297     8.356 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_16/O
                         net (fo=2, routed)           0.773     9.129    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_16_n_0
    SLICE_X66Y36         LUT5 (Prop_lut5_I4_O)        0.124     9.253 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_5/O
                         net (fo=2, routed)           0.536     9.789    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][7]_i_5_n_0
    SLICE_X68Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.296 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.296    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][7]_i_2_n_0
    SLICE_X68Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.518 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2/O[0]
                         net (fo=2, routed)           0.438    10.956    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/schedule0[8]
    SLICE_X71Y38         LUT6 (Prop_lut6_I3_O)        0.299    11.255 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[19]_i_35/O
                         net (fo=2, routed)           0.706    11.960    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[19]_i_35_n_0
    SLICE_X69Y39         LUT4 (Prop_lut4_I0_O)        0.124    12.084 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[19]_i_39/O
                         net (fo=1, routed)           0.000    12.084    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[19]_i_39_n_0
    SLICE_X69Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.634 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.634    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[19]_i_31_n_0
    SLICE_X69Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.856 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31/O[0]
                         net (fo=2, routed)           0.597    13.453    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31_n_7
    SLICE_X73Y40         LUT5 (Prop_lut5_I0_O)        0.299    13.752 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[19]_i_22/O
                         net (fo=2, routed)           0.317    14.069    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[19]_i_22_n_0
    SLICE_X70Y40         LUT6 (Prop_lut6_I0_O)        0.124    14.193 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[19]_i_26/O
                         net (fo=1, routed)           0.000    14.193    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[19]_i_26_n_0
    SLICE_X70Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.743 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.743    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[19]_i_15_n_0
    SLICE_X70Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.857 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.857    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_15_n_0
    SLICE_X70Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.971 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.971    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_15_n_0
    SLICE_X70Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.305 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]_i_15/O[1]
                         net (fo=3, routed)           0.483    15.787    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_1_in[25]
    SLICE_X69Y45         LUT5 (Prop_lut5_I4_O)        0.303    16.090 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_4/O
                         net (fo=2, routed)           0.630    16.720    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_4_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.118 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.118    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.431 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.478    17.910    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h0_out[31]
    SLICE_X66Y45         LUT3 (Prop_lut3_I0_O)        0.306    18.216 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[31]_i_2/O
                         net (fo=1, routed)           0.000    18.216    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_0_in[31]
    SLICE_X66Y45         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.557    12.736    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X66Y45         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]/C
                         clock pessimism              0.230    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X66Y45         FDRE (Setup_fdre_C_D)        0.081    12.893    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]
  -------------------------------------------------------------------
                         required time                         12.893    
                         arrival time                         -18.216    
  -------------------------------------------------------------------
                         slack                                 -5.323    

Slack (VIOLATED) :        -5.304ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.177ns  (logic 6.463ns (42.584%)  route 8.714ns (57.416%))
  Logic Levels:           22  (CARRY4=9 LUT3=3 LUT4=3 LUT5=2 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.719     3.013    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X65Y29         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDCE (Prop_fdce_C_Q)         0.419     3.432 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/Q
                         net (fo=847, routed)         1.551     4.983    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/index1[2]
    SLICE_X52Y34         MUXF7 (Prop_muxf7_S_O)       0.451     5.434 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][23]_i_188/O
                         net (fo=2, routed)           0.826     6.260    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][23]_i_188_n_0
    SLICE_X57Y34         LUT6 (Prop_lut6_I5_O)        0.299     6.559 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][23]_i_80/O
                         net (fo=1, routed)           0.000     6.559    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][23]_i_80_n_0
    SLICE_X57Y34         MUXF7 (Prop_muxf7_I1_O)      0.217     6.776 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][23]_i_32/O
                         net (fo=5, routed)           0.919     7.695    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/ROTATE_RIGHT1[0]
    SLICE_X68Y34         LUT3 (Prop_lut3_I0_O)        0.299     7.994 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][3]_i_18/O
                         net (fo=2, routed)           0.616     8.610    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/o0[0]
    SLICE_X67Y34         LUT3 (Prop_lut3_I2_O)        0.124     8.734 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][3]_i_6/O
                         net (fo=2, routed)           0.437     9.172    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][3]_i_6_n_0
    SLICE_X68Y35         LUT4 (Prop_lut4_I0_O)        0.124     9.296 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][3]_i_10/O
                         net (fo=1, routed)           0.000     9.296    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][3]_i_10_n_0
    SLICE_X68Y35         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.720 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][3]_i_2/O[1]
                         net (fo=2, routed)           0.652    10.372    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/schedule0[1]
    SLICE_X69Y36         LUT4 (Prop_lut4_I1_O)        0.303    10.675 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][1]_i_1/O
                         net (fo=65, routed)          0.712    11.387    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1]
    SLICE_X69Y37         LUT4 (Prop_lut4_I1_O)        0.124    11.511 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_38/O
                         net (fo=1, routed)           0.000    11.511    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_38_n_0
    SLICE_X69Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.061 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.061    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_31_n_0
    SLICE_X69Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.283 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_31/O[0]
                         net (fo=2, routed)           0.597    12.880    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_31_n_7
    SLICE_X73Y38         LUT5 (Prop_lut5_I0_O)        0.299    13.179 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_22/O
                         net (fo=2, routed)           0.508    13.687    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_22_n_0
    SLICE_X70Y38         LUT6 (Prop_lut6_I0_O)        0.124    13.811 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_26/O
                         net (fo=1, routed)           0.000    13.811    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_26_n_0
    SLICE_X70Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.361 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.361    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_15_n_0
    SLICE_X70Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.695 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_15/O[1]
                         net (fo=3, routed)           0.434    15.129    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_1_in[9]
    SLICE_X73Y40         LUT5 (Prop_lut5_I4_O)        0.303    15.432 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_4/O
                         net (fo=2, routed)           0.743    16.175    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_4_n_0
    SLICE_X67Y40         LUT6 (Prop_lut6_I0_O)        0.124    16.299 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_8/O
                         net (fo=1, routed)           0.000    16.299    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_8_n_0
    SLICE_X67Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.697 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.697    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_2_n_0
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.811 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.811    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_2_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.925 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.925    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[19]_i_2_n_0
    SLICE_X67Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.147 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2/O[0]
                         net (fo=1, routed)           0.718    17.865    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h0_out[20]
    SLICE_X63Y43         LUT3 (Prop_lut3_I0_O)        0.325    18.190 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[20]_i_1/O
                         net (fo=1, routed)           0.000    18.190    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_0_in[20]
    SLICE_X63Y43         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.556    12.736    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X63Y43         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[20]/C
                         clock pessimism              0.230    12.965    
                         clock uncertainty           -0.154    12.811    
    SLICE_X63Y43         FDRE (Setup_fdre_C_D)        0.075    12.886    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[20]
  -------------------------------------------------------------------
                         required time                         12.886    
                         arrival time                         -18.190    
  -------------------------------------------------------------------
                         slack                                 -5.304    

Slack (VIOLATED) :        -5.303ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.216ns  (logic 6.649ns (43.697%)  route 8.567ns (56.303%))
  Logic Levels:           23  (CARRY4=10 LUT3=3 LUT4=3 LUT5=2 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.719     3.013    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X65Y29         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDCE (Prop_fdce_C_Q)         0.419     3.432 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/Q
                         net (fo=847, routed)         1.551     4.983    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/index1[2]
    SLICE_X52Y34         MUXF7 (Prop_muxf7_S_O)       0.451     5.434 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][23]_i_188/O
                         net (fo=2, routed)           0.826     6.260    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][23]_i_188_n_0
    SLICE_X57Y34         LUT6 (Prop_lut6_I5_O)        0.299     6.559 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][23]_i_80/O
                         net (fo=1, routed)           0.000     6.559    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][23]_i_80_n_0
    SLICE_X57Y34         MUXF7 (Prop_muxf7_I1_O)      0.217     6.776 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][23]_i_32/O
                         net (fo=5, routed)           0.919     7.695    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/ROTATE_RIGHT1[0]
    SLICE_X68Y34         LUT3 (Prop_lut3_I0_O)        0.299     7.994 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][3]_i_18/O
                         net (fo=2, routed)           0.616     8.610    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/o0[0]
    SLICE_X67Y34         LUT3 (Prop_lut3_I2_O)        0.124     8.734 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][3]_i_6/O
                         net (fo=2, routed)           0.437     9.172    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][3]_i_6_n_0
    SLICE_X68Y35         LUT4 (Prop_lut4_I0_O)        0.124     9.296 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][3]_i_10/O
                         net (fo=1, routed)           0.000     9.296    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][3]_i_10_n_0
    SLICE_X68Y35         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.720 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][3]_i_2/O[1]
                         net (fo=2, routed)           0.652    10.372    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/schedule0[1]
    SLICE_X69Y36         LUT4 (Prop_lut4_I1_O)        0.303    10.675 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][1]_i_1/O
                         net (fo=65, routed)          0.712    11.387    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1]
    SLICE_X69Y37         LUT4 (Prop_lut4_I1_O)        0.124    11.511 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_38/O
                         net (fo=1, routed)           0.000    11.511    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_38_n_0
    SLICE_X69Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.061 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.061    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_31_n_0
    SLICE_X69Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.283 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_31/O[0]
                         net (fo=2, routed)           0.597    12.880    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_31_n_7
    SLICE_X73Y38         LUT5 (Prop_lut5_I0_O)        0.299    13.179 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_22/O
                         net (fo=2, routed)           0.508    13.687    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_22_n_0
    SLICE_X70Y38         LUT6 (Prop_lut6_I0_O)        0.124    13.811 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_26/O
                         net (fo=1, routed)           0.000    13.811    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_26_n_0
    SLICE_X70Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.361 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.361    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_15_n_0
    SLICE_X70Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.695 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_15/O[1]
                         net (fo=3, routed)           0.434    15.129    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_1_in[9]
    SLICE_X73Y40         LUT5 (Prop_lut5_I4_O)        0.303    15.432 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_4/O
                         net (fo=2, routed)           0.743    16.175    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_4_n_0
    SLICE_X67Y40         LUT6 (Prop_lut6_I0_O)        0.124    16.299 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_8/O
                         net (fo=1, routed)           0.000    16.299    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_8_n_0
    SLICE_X67Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.697 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.697    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_2_n_0
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.811 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.811    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_2_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.925 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.925    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[19]_i_2_n_0
    SLICE_X67Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.039 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.039    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.352 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.571    17.923    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h0_out[27]
    SLICE_X66Y45         LUT3 (Prop_lut3_I0_O)        0.306    18.229 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_1/O
                         net (fo=1, routed)           0.000    18.229    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_0_in[27]
    SLICE_X66Y45         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.557    12.736    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X66Y45         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]/C
                         clock pessimism              0.265    13.001    
                         clock uncertainty           -0.154    12.847    
    SLICE_X66Y45         FDRE (Setup_fdre_C_D)        0.079    12.926    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]
  -------------------------------------------------------------------
                         required time                         12.926    
                         arrival time                         -18.229    
  -------------------------------------------------------------------
                         slack                                 -5.303    

Slack (VIOLATED) :        -5.295ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.204ns  (logic 6.576ns (43.253%)  route 8.628ns (56.747%))
  Logic Levels:           23  (CARRY4=10 LUT3=3 LUT4=3 LUT5=2 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.719     3.013    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X65Y29         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDCE (Prop_fdce_C_Q)         0.419     3.432 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/Q
                         net (fo=847, routed)         1.551     4.983    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/index1[2]
    SLICE_X52Y34         MUXF7 (Prop_muxf7_S_O)       0.451     5.434 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][23]_i_188/O
                         net (fo=2, routed)           0.826     6.260    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][23]_i_188_n_0
    SLICE_X57Y34         LUT6 (Prop_lut6_I5_O)        0.299     6.559 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][23]_i_80/O
                         net (fo=1, routed)           0.000     6.559    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][23]_i_80_n_0
    SLICE_X57Y34         MUXF7 (Prop_muxf7_I1_O)      0.217     6.776 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][23]_i_32/O
                         net (fo=5, routed)           0.919     7.695    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/ROTATE_RIGHT1[0]
    SLICE_X68Y34         LUT3 (Prop_lut3_I0_O)        0.299     7.994 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][3]_i_18/O
                         net (fo=2, routed)           0.616     8.610    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/o0[0]
    SLICE_X67Y34         LUT3 (Prop_lut3_I2_O)        0.124     8.734 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][3]_i_6/O
                         net (fo=2, routed)           0.437     9.172    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][3]_i_6_n_0
    SLICE_X68Y35         LUT4 (Prop_lut4_I0_O)        0.124     9.296 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][3]_i_10/O
                         net (fo=1, routed)           0.000     9.296    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][3]_i_10_n_0
    SLICE_X68Y35         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.720 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][3]_i_2/O[1]
                         net (fo=2, routed)           0.652    10.372    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/schedule0[1]
    SLICE_X69Y36         LUT4 (Prop_lut4_I1_O)        0.303    10.675 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][1]_i_1/O
                         net (fo=65, routed)          0.712    11.387    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1]
    SLICE_X69Y37         LUT4 (Prop_lut4_I1_O)        0.124    11.511 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_38/O
                         net (fo=1, routed)           0.000    11.511    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_38_n_0
    SLICE_X69Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.061 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.061    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_31_n_0
    SLICE_X69Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.283 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_31/O[0]
                         net (fo=2, routed)           0.597    12.880    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_31_n_7
    SLICE_X73Y38         LUT5 (Prop_lut5_I0_O)        0.299    13.179 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_22/O
                         net (fo=2, routed)           0.508    13.687    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_22_n_0
    SLICE_X70Y38         LUT6 (Prop_lut6_I0_O)        0.124    13.811 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_26/O
                         net (fo=1, routed)           0.000    13.811    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_26_n_0
    SLICE_X70Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.361 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.361    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_15_n_0
    SLICE_X70Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.695 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_15/O[1]
                         net (fo=3, routed)           0.434    15.129    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_1_in[9]
    SLICE_X73Y40         LUT5 (Prop_lut5_I4_O)        0.303    15.432 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_4/O
                         net (fo=2, routed)           0.743    16.175    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_4_n_0
    SLICE_X67Y40         LUT6 (Prop_lut6_I0_O)        0.124    16.299 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_8/O
                         net (fo=1, routed)           0.000    16.299    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_8_n_0
    SLICE_X67Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.697 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.697    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_2_n_0
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.811 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.811    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_2_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.925 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.925    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[19]_i_2_n_0
    SLICE_X67Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.039 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.039    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.261 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2/O[0]
                         net (fo=1, routed)           0.632    17.893    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h0_out[24]
    SLICE_X64Y44         LUT3 (Prop_lut3_I0_O)        0.324    18.217 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[24]_i_1/O
                         net (fo=1, routed)           0.000    18.217    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_0_in[24]
    SLICE_X64Y44         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.557    12.736    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X64Y44         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[24]/C
                         clock pessimism              0.265    13.001    
                         clock uncertainty           -0.154    12.847    
    SLICE_X64Y44         FDRE (Setup_fdre_C_D)        0.075    12.922    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[24]
  -------------------------------------------------------------------
                         required time                         12.922    
                         arrival time                         -18.217    
  -------------------------------------------------------------------
                         slack                                 -5.295    

Slack (VIOLATED) :        -5.294ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.169ns  (logic 6.371ns (42.001%)  route 8.798ns (57.999%))
  Logic Levels:           21  (CARRY4=8 LUT3=3 LUT4=3 LUT5=2 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.737 - 10.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.719     3.013    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X65Y29         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDCE (Prop_fdce_C_Q)         0.419     3.432 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/Q
                         net (fo=847, routed)         1.551     4.983    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/index1[2]
    SLICE_X52Y34         MUXF7 (Prop_muxf7_S_O)       0.451     5.434 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][23]_i_188/O
                         net (fo=2, routed)           0.826     6.260    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][23]_i_188_n_0
    SLICE_X57Y34         LUT6 (Prop_lut6_I5_O)        0.299     6.559 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][23]_i_80/O
                         net (fo=1, routed)           0.000     6.559    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][23]_i_80_n_0
    SLICE_X57Y34         MUXF7 (Prop_muxf7_I1_O)      0.217     6.776 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][23]_i_32/O
                         net (fo=5, routed)           0.919     7.695    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/ROTATE_RIGHT1[0]
    SLICE_X68Y34         LUT3 (Prop_lut3_I0_O)        0.299     7.994 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][3]_i_18/O
                         net (fo=2, routed)           0.616     8.610    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/o0[0]
    SLICE_X67Y34         LUT3 (Prop_lut3_I2_O)        0.124     8.734 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][3]_i_6/O
                         net (fo=2, routed)           0.437     9.172    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][3]_i_6_n_0
    SLICE_X68Y35         LUT4 (Prop_lut4_I0_O)        0.124     9.296 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][3]_i_10/O
                         net (fo=1, routed)           0.000     9.296    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][3]_i_10_n_0
    SLICE_X68Y35         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.720 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][3]_i_2/O[1]
                         net (fo=2, routed)           0.652    10.372    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/schedule0[1]
    SLICE_X69Y36         LUT4 (Prop_lut4_I1_O)        0.303    10.675 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][1]_i_1/O
                         net (fo=65, routed)          0.712    11.387    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1]
    SLICE_X69Y37         LUT4 (Prop_lut4_I1_O)        0.124    11.511 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_38/O
                         net (fo=1, routed)           0.000    11.511    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_38_n_0
    SLICE_X69Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.061 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.061    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_31_n_0
    SLICE_X69Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.283 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_31/O[0]
                         net (fo=2, routed)           0.597    12.880    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_31_n_7
    SLICE_X73Y38         LUT5 (Prop_lut5_I0_O)        0.299    13.179 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_22/O
                         net (fo=2, routed)           0.508    13.687    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_22_n_0
    SLICE_X70Y38         LUT6 (Prop_lut6_I0_O)        0.124    13.811 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_26/O
                         net (fo=1, routed)           0.000    13.811    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_26_n_0
    SLICE_X70Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.361 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.361    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_15_n_0
    SLICE_X70Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.695 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_15/O[1]
                         net (fo=3, routed)           0.434    15.129    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_1_in[9]
    SLICE_X73Y40         LUT5 (Prop_lut5_I4_O)        0.303    15.432 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_4/O
                         net (fo=2, routed)           0.743    16.175    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_4_n_0
    SLICE_X67Y40         LUT6 (Prop_lut6_I0_O)        0.124    16.299 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_8/O
                         net (fo=1, routed)           0.000    16.299    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_8_n_0
    SLICE_X67Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.697 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.697    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_2_n_0
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.811 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.811    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_2_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.050 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[19]_i_2/O[2]
                         net (fo=1, routed)           0.802    17.852    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h0_out[18]
    SLICE_X74Y42         LUT3 (Prop_lut3_I0_O)        0.330    18.182 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[18]_i_1/O
                         net (fo=1, routed)           0.000    18.182    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_0_in[18]
    SLICE_X74Y42         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.558    12.738    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X74Y42         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[18]/C
                         clock pessimism              0.230    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X74Y42         FDRE (Setup_fdre_C_D)        0.075    12.888    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[18]
  -------------------------------------------------------------------
                         required time                         12.888    
                         arrival time                         -18.182    
  -------------------------------------------------------------------
                         slack                                 -5.294    

Slack (VIOLATED) :        -5.270ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.183ns  (logic 6.667ns (43.910%)  route 8.516ns (56.090%))
  Logic Levels:           23  (CARRY4=10 LUT3=3 LUT4=3 LUT5=2 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.719     3.013    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X65Y29         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDCE (Prop_fdce_C_Q)         0.419     3.432 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/Q
                         net (fo=847, routed)         1.551     4.983    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/index1[2]
    SLICE_X52Y34         MUXF7 (Prop_muxf7_S_O)       0.451     5.434 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][23]_i_188/O
                         net (fo=2, routed)           0.826     6.260    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][23]_i_188_n_0
    SLICE_X57Y34         LUT6 (Prop_lut6_I5_O)        0.299     6.559 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][23]_i_80/O
                         net (fo=1, routed)           0.000     6.559    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][23]_i_80_n_0
    SLICE_X57Y34         MUXF7 (Prop_muxf7_I1_O)      0.217     6.776 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][23]_i_32/O
                         net (fo=5, routed)           0.919     7.695    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/ROTATE_RIGHT1[0]
    SLICE_X68Y34         LUT3 (Prop_lut3_I0_O)        0.299     7.994 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][3]_i_18/O
                         net (fo=2, routed)           0.616     8.610    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/o0[0]
    SLICE_X67Y34         LUT3 (Prop_lut3_I2_O)        0.124     8.734 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][3]_i_6/O
                         net (fo=2, routed)           0.437     9.172    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][3]_i_6_n_0
    SLICE_X68Y35         LUT4 (Prop_lut4_I0_O)        0.124     9.296 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][3]_i_10/O
                         net (fo=1, routed)           0.000     9.296    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][3]_i_10_n_0
    SLICE_X68Y35         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.720 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][3]_i_2/O[1]
                         net (fo=2, routed)           0.652    10.372    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/schedule0[1]
    SLICE_X69Y36         LUT4 (Prop_lut4_I1_O)        0.303    10.675 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][1]_i_1/O
                         net (fo=65, routed)          0.712    11.387    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1]
    SLICE_X69Y37         LUT4 (Prop_lut4_I1_O)        0.124    11.511 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_38/O
                         net (fo=1, routed)           0.000    11.511    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_38_n_0
    SLICE_X69Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.061 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.061    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_31_n_0
    SLICE_X69Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.283 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_31/O[0]
                         net (fo=2, routed)           0.597    12.880    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_31_n_7
    SLICE_X73Y38         LUT5 (Prop_lut5_I0_O)        0.299    13.179 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_22/O
                         net (fo=2, routed)           0.508    13.687    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_22_n_0
    SLICE_X70Y38         LUT6 (Prop_lut6_I0_O)        0.124    13.811 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_26/O
                         net (fo=1, routed)           0.000    13.811    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_26_n_0
    SLICE_X70Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.361 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.361    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_15_n_0
    SLICE_X70Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.695 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_15/O[1]
                         net (fo=3, routed)           0.434    15.129    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_1_in[9]
    SLICE_X73Y40         LUT5 (Prop_lut5_I4_O)        0.303    15.432 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_4/O
                         net (fo=2, routed)           0.743    16.175    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_4_n_0
    SLICE_X67Y40         LUT6 (Prop_lut6_I0_O)        0.124    16.299 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_8/O
                         net (fo=1, routed)           0.000    16.299    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_8_n_0
    SLICE_X67Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.697 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.697    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_2_n_0
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.811 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.811    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_2_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.925 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.925    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[19]_i_2_n_0
    SLICE_X67Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.039 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.039    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.373 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.521    17.893    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h0_out[25]
    SLICE_X66Y44         LUT3 (Prop_lut3_I0_O)        0.303    18.196 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[25]_i_1/O
                         net (fo=1, routed)           0.000    18.196    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_0_in[25]
    SLICE_X66Y44         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.557    12.736    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X66Y44         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[25]/C
                         clock pessimism              0.265    13.001    
                         clock uncertainty           -0.154    12.847    
    SLICE_X66Y44         FDRE (Setup_fdre_C_D)        0.079    12.926    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[25]
  -------------------------------------------------------------------
                         required time                         12.926    
                         arrival time                         -18.196    
  -------------------------------------------------------------------
                         slack                                 -5.270    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/g_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.292ns (68.637%)  route 0.133ns (31.363%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.580     0.916    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X61Y51         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/g_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.128     1.044 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/g_reg[14]/Q
                         net (fo=5, routed)           0.133     1.177    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/g[14]
    SLICE_X60Y49         LUT2 (Prop_lut2_I0_O)        0.098     1.275 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6[12]_i_3/O
                         net (fo=1, routed)           0.000     1.275    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6[12]_i_3_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.341 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.341    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6_reg[12]_i_1_n_5
    SLICE_X60Y49         FDPE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.854     1.220    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X60Y49         FDPE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6_reg[14]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X60Y49         FDPE (Hold_fdpe_C_D)         0.105     1.295    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/f_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/g_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.183ns (42.481%)  route 0.248ns (57.519%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.580     0.916    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X64Y50         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/f_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/f_reg[21]/Q
                         net (fo=5, routed)           0.248     1.304    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/f[21]
    SLICE_X65Y49         LUT3 (Prop_lut3_I0_O)        0.042     1.346 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/g[21]_i_1/O
                         net (fo=1, routed)           0.000     1.346    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/g[21]_i_1_n_0
    SLICE_X65Y49         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/g_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.854     1.220    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X65Y49         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/g_reg[21]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X65Y49         FDRE (Hold_fdre_C_D)         0.107     1.297    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/g_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h1_reg[16]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/b_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.213ns (48.844%)  route 0.223ns (51.156%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.577     0.913    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X54Y50         FDPE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDPE (Prop_fdpe_C_Q)         0.164     1.077 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h1_reg[16]/Q
                         net (fo=3, routed)           0.223     1.300    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/hash_output[208]
    SLICE_X57Y48         LUT3 (Prop_lut3_I1_O)        0.049     1.349 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/b[16]_i_1/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/b[16]_i_1_n_0
    SLICE_X57Y48         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/b_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.853     1.219    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X57Y48         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/b_reg[16]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X57Y48         FDRE (Hold_fdre_C_D)         0.107     1.296    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/b_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.186ns (37.136%)  route 0.315ns (62.864%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X28Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.315     1.365    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[27]
    SLICE_X29Y102        LUT4 (Prop_lut4_I0_O)        0.045     1.410 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[28]_i_1/O
                         net (fo=1, routed)           0.000     1.410    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[28]
    SLICE_X29Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.931     1.297    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X29Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X29Y102        FDRE (Hold_fdre_C_D)         0.091     1.353    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/f_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h5_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.311ns (67.245%)  route 0.151ns (32.755%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.586     0.922    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X65Y49         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/f_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/f_reg[19]/Q
                         net (fo=5, routed)           0.151     1.213    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/f[19]
    SLICE_X62Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.330 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h5_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.331    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h5_reg[16]_i_1_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.384 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h5_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.384    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h5_reg[20]_i_1_n_7
    SLICE_X62Y50         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h5_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.849     1.215    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X62Y50         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h5_reg[20]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X62Y50         FDCE (Hold_fdce_C_D)         0.134     1.319    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h5_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/f_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h5_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.324ns (68.141%)  route 0.151ns (31.859%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.586     0.922    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X65Y49         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/f_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/f_reg[19]/Q
                         net (fo=5, routed)           0.151     1.213    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/f[19]
    SLICE_X62Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.330 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h5_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.331    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h5_reg[16]_i_1_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.397 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h5_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.397    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h5_reg[20]_i_1_n_5
    SLICE_X62Y50         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h5_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.849     1.215    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X62Y50         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h5_reg[22]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X62Y50         FDCE (Hold_fdce_C_D)         0.134     1.319    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h5_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/d_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.312ns (69.779%)  route 0.135ns (30.221%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.586     0.922    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X64Y49         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/d_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/d_reg[26]/Q
                         net (fo=4, routed)           0.134     1.197    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/d[26]
    SLICE_X61Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.314 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.315    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[24]_i_1_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.369 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.369    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[28]_i_1_n_7
    SLICE_X61Y50         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.849     1.215    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X61Y50         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[28]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X61Y50         FDCE (Hold_fdce_C_D)         0.105     1.290    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/g_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.325ns (70.895%)  route 0.133ns (29.105%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.580     0.916    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X61Y51         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/g_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.128     1.044 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/g_reg[14]/Q
                         net (fo=5, routed)           0.133     1.177    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/g[14]
    SLICE_X60Y49         LUT2 (Prop_lut2_I0_O)        0.098     1.275 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6[12]_i_3/O
                         net (fo=1, routed)           0.000     1.275    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6[12]_i_3_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.374 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.374    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6_reg[12]_i_1_n_4
    SLICE_X60Y49         FDPE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.854     1.220    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X60Y49         FDPE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6_reg[15]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X60Y49         FDPE (Hold_fdpe_C_D)         0.105     1.295    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h1_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/b_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.212ns (45.921%)  route 0.250ns (54.079%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.576     0.912    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X54Y53         FDPE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y53         FDPE (Prop_fdpe_C_Q)         0.164     1.076 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h1_reg[31]/Q
                         net (fo=3, routed)           0.250     1.325    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/hash_output[223]
    SLICE_X56Y49         LUT3 (Prop_lut3_I1_O)        0.048     1.373 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/b[31]_i_1/O
                         net (fo=1, routed)           0.000     1.373    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/b[31]_i_1_n_0
    SLICE_X56Y49         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/b_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.853     1.219    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X56Y49         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/b_reg[31]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X56Y49         FDRE (Hold_fdre_C_D)         0.105     1.294    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/b_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/g_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.448%)  route 0.298ns (61.552%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.579     0.915    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X60Y53         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         FDCE (Prop_fdce_C_Q)         0.141     1.056 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6_reg[29]/Q
                         net (fo=3, routed)           0.298     1.353    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/hash_output[61]
    SLICE_X66Y46         LUT3 (Prop_lut3_I1_O)        0.045     1.398 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/g[29]_i_1/O
                         net (fo=1, routed)           0.000     1.398    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/g[29]_i_1_n_0
    SLICE_X66Y46         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/g_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.853     1.219    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X66Y46         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/g_reg[29]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X66Y46         FDRE (Hold_fdre_C_D)         0.121     1.310    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/g_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.088    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y98    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y98    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y98    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y98    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y98    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[18]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[19]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[20]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y103   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y103   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y103   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y103   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y104   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y104   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y103   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y102   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y102   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y105   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y102   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y102   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y102   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y102   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.547ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.613ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.547ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.788ns  (logic 0.580ns (12.115%)  route 4.208ns (87.885%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 12.723 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.651     2.945    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y56         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          0.771     4.172    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X60Y56         LUT1 (Prop_lut1_I0_O)        0.124     4.296 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=167, routed)         3.436     7.733    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3_n_0
    SLICE_X77Y25         FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.544    12.724    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X77Y25         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]/C
                         clock pessimism              0.115    12.838    
                         clock uncertainty           -0.154    12.684    
    SLICE_X77Y25         FDCE (Recov_fdce_C_CLR)     -0.405    12.279    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]
  -------------------------------------------------------------------
                         required time                         12.279    
                         arrival time                          -7.733    
  -------------------------------------------------------------------
                         slack                                  4.547    

Slack (MET) :             4.547ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep__3/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.788ns  (logic 0.580ns (12.115%)  route 4.208ns (87.885%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 12.723 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.651     2.945    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y56         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          0.771     4.172    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X60Y56         LUT1 (Prop_lut1_I0_O)        0.124     4.296 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=167, routed)         3.436     7.733    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3_n_0
    SLICE_X77Y25         FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.544    12.724    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X77Y25         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep__3/C
                         clock pessimism              0.115    12.838    
                         clock uncertainty           -0.154    12.684    
    SLICE_X77Y25         FDCE (Recov_fdce_C_CLR)     -0.405    12.279    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                         12.279    
                         arrival time                          -7.733    
  -------------------------------------------------------------------
                         slack                                  4.547    

Slack (MET) :             4.615ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.728ns  (logic 0.580ns (12.268%)  route 4.148ns (87.732%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.651     2.945    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y56         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          0.771     4.172    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X60Y56         LUT1 (Prop_lut1_I0_O)        0.124     4.296 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=167, routed)         3.377     7.673    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3_n_0
    SLICE_X75Y34         FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.553    12.733    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X75Y34         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[3]/C
                         clock pessimism              0.115    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X75Y34         FDCE (Recov_fdce_C_CLR)     -0.405    12.288    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[3]
  -------------------------------------------------------------------
                         required time                         12.288    
                         arrival time                          -7.673    
  -------------------------------------------------------------------
                         slack                                  4.615    

Slack (MET) :             4.615ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[3]_rep__0/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.728ns  (logic 0.580ns (12.268%)  route 4.148ns (87.732%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.651     2.945    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y56         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          0.771     4.172    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X60Y56         LUT1 (Prop_lut1_I0_O)        0.124     4.296 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=167, routed)         3.377     7.673    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3_n_0
    SLICE_X75Y34         FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[3]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.553    12.733    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X75Y34         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[3]_rep__0/C
                         clock pessimism              0.115    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X75Y34         FDCE (Recov_fdce_C_CLR)     -0.405    12.288    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                         12.288    
                         arrival time                          -7.673    
  -------------------------------------------------------------------
                         slack                                  4.615    

Slack (MET) :             4.665ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__4/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.671ns  (logic 0.580ns (12.417%)  route 4.091ns (87.583%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.651     2.945    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y56         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          0.771     4.172    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X60Y56         LUT1 (Prop_lut1_I0_O)        0.124     4.296 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=167, routed)         3.320     7.616    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3_n_0
    SLICE_X65Y29         FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.546    12.726    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X65Y29         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__4/C
                         clock pessimism              0.115    12.840    
                         clock uncertainty           -0.154    12.686    
    SLICE_X65Y29         FDCE (Recov_fdce_C_CLR)     -0.405    12.281    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__4
  -------------------------------------------------------------------
                         required time                         12.281    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                  4.665    

Slack (MET) :             4.665ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.671ns  (logic 0.580ns (12.417%)  route 4.091ns (87.583%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.651     2.945    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y56         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          0.771     4.172    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X60Y56         LUT1 (Prop_lut1_I0_O)        0.124     4.296 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=167, routed)         3.320     7.616    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3_n_0
    SLICE_X65Y29         FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.546    12.726    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X65Y29         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]/C
                         clock pessimism              0.115    12.840    
                         clock uncertainty           -0.154    12.686    
    SLICE_X65Y29         FDCE (Recov_fdce_C_CLR)     -0.405    12.281    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]
  -------------------------------------------------------------------
                         required time                         12.281    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                  4.665    

Slack (MET) :             4.665ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep__6/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.671ns  (logic 0.580ns (12.417%)  route 4.091ns (87.583%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.651     2.945    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y56         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          0.771     4.172    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X60Y56         LUT1 (Prop_lut1_I0_O)        0.124     4.296 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=167, routed)         3.320     7.616    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3_n_0
    SLICE_X65Y29         FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.546    12.726    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X65Y29         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep__6/C
                         clock pessimism              0.115    12.840    
                         clock uncertainty           -0.154    12.686    
    SLICE_X65Y29         FDCE (Recov_fdce_C_CLR)     -0.405    12.281    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep__6
  -------------------------------------------------------------------
                         required time                         12.281    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                  4.665    

Slack (MET) :             4.665ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep__7/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.671ns  (logic 0.580ns (12.417%)  route 4.091ns (87.583%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.651     2.945    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y56         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          0.771     4.172    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X60Y56         LUT1 (Prop_lut1_I0_O)        0.124     4.296 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=167, routed)         3.320     7.616    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3_n_0
    SLICE_X65Y29         FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.546    12.726    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X65Y29         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep__7/C
                         clock pessimism              0.115    12.840    
                         clock uncertainty           -0.154    12.686    
    SLICE_X65Y29         FDCE (Recov_fdce_C_CLR)     -0.405    12.281    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep__7
  -------------------------------------------------------------------
                         required time                         12.281    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                  4.665    

Slack (MET) :             4.665ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.671ns  (logic 0.580ns (12.417%)  route 4.091ns (87.583%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.651     2.945    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y56         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          0.771     4.172    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X60Y56         LUT1 (Prop_lut1_I0_O)        0.124     4.296 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=167, routed)         3.320     7.616    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3_n_0
    SLICE_X65Y29         FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.546    12.726    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X65Y29         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
                         clock pessimism              0.115    12.840    
                         clock uncertainty           -0.154    12.686    
    SLICE_X65Y29         FDCE (Recov_fdce_C_CLR)     -0.405    12.281    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]
  -------------------------------------------------------------------
                         required time                         12.281    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                  4.665    

Slack (MET) :             4.665ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[3]_rep/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.671ns  (logic 0.580ns (12.417%)  route 4.091ns (87.583%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.651     2.945    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y56         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          0.771     4.172    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X60Y56         LUT1 (Prop_lut1_I0_O)        0.124     4.296 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=167, routed)         3.320     7.616    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3_n_0
    SLICE_X65Y29         FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[3]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.546    12.726    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X65Y29         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[3]_rep/C
                         clock pessimism              0.115    12.840    
                         clock uncertainty           -0.154    12.686    
    SLICE_X65Y29         FDCE (Recov_fdce_C_CLR)     -0.405    12.281    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         12.281    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                  4.665    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.186ns (22.354%)  route 0.646ns (77.646%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.556     0.892    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y56         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          0.365     1.398    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X60Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.443 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=167, routed)         0.281     1.724    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3_n_0
    SLICE_X58Y54         FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.847     1.213    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X58Y54         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/state_reg[0]/C
                         clock pessimism             -0.035     1.178    
    SLICE_X58Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.111    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/state_reg[0]_rep/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.186ns (22.354%)  route 0.646ns (77.646%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.556     0.892    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y56         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          0.365     1.398    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X60Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.443 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=167, routed)         0.281     1.724    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3_n_0
    SLICE_X58Y54         FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/state_reg[0]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.847     1.213    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X58Y54         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/state_reg[0]_rep/C
                         clock pessimism             -0.035     1.178    
    SLICE_X58Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.111    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/state_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.186ns (22.354%)  route 0.646ns (77.646%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.556     0.892    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y56         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          0.365     1.398    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X60Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.443 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=167, routed)         0.281     1.724    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3_n_0
    SLICE_X58Y54         FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.847     1.213    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X58Y54         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/state_reg[1]/C
                         clock pessimism             -0.035     1.178    
    SLICE_X58Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.111    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h1_reg[20]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.186ns (21.182%)  route 0.692ns (78.818%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.556     0.892    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y56         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          0.365     1.398    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X60Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.443 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=167, routed)         0.327     1.770    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3_n_0
    SLICE_X54Y51         FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h1_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.846     1.212    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X54Y51         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h1_reg[20]/C
                         clock pessimism             -0.035     1.177    
    SLICE_X54Y51         FDCE (Remov_fdce_C_CLR)     -0.067     1.110    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h1_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h1_reg[23]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.186ns (21.182%)  route 0.692ns (78.818%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.556     0.892    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y56         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          0.365     1.398    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X60Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.443 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=167, routed)         0.327     1.770    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3_n_0
    SLICE_X54Y51         FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h1_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.846     1.212    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X54Y51         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h1_reg[23]/C
                         clock pessimism             -0.035     1.177    
    SLICE_X54Y51         FDCE (Remov_fdce_C_CLR)     -0.067     1.110    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h1_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h1_reg[21]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.186ns (21.182%)  route 0.692ns (78.818%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.556     0.892    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y56         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          0.365     1.398    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X60Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.443 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=167, routed)         0.327     1.770    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3_n_0
    SLICE_X54Y51         FDPE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h1_reg[21]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.846     1.212    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X54Y51         FDPE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h1_reg[21]/C
                         clock pessimism             -0.035     1.177    
    SLICE_X54Y51         FDPE (Remov_fdpe_C_PRE)     -0.071     1.106    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h1_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h1_reg[22]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.186ns (21.182%)  route 0.692ns (78.818%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.556     0.892    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y56         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          0.365     1.398    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X60Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.443 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=167, routed)         0.327     1.770    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3_n_0
    SLICE_X54Y51         FDPE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h1_reg[22]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.846     1.212    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X54Y51         FDPE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h1_reg[22]/C
                         clock pessimism             -0.035     1.177    
    SLICE_X54Y51         FDPE (Remov_fdpe_C_PRE)     -0.071     1.106    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h1_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h2_reg[20]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.186ns (21.182%)  route 0.692ns (78.818%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.556     0.892    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y56         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          0.365     1.398    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X60Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.443 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=167, routed)         0.327     1.770    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3_n_0
    SLICE_X55Y51         FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h2_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.846     1.212    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X55Y51         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h2_reg[20]/C
                         clock pessimism             -0.035     1.177    
    SLICE_X55Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.085    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h2_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h2_reg[23]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.186ns (21.182%)  route 0.692ns (78.818%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.556     0.892    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y56         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          0.365     1.398    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X60Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.443 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=167, routed)         0.327     1.770    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3_n_0
    SLICE_X55Y51         FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h2_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.846     1.212    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X55Y51         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h2_reg[23]/C
                         clock pessimism             -0.035     1.177    
    SLICE_X55Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.085    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h2_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h2_reg[21]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.186ns (21.182%)  route 0.692ns (78.818%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.556     0.892    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y56         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          0.365     1.398    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X60Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.443 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=167, routed)         0.327     1.770    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3_n_0
    SLICE_X55Y51         FDPE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h2_reg[21]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.846     1.212    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X55Y51         FDPE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h2_reg[21]/C
                         clock pessimism             -0.035     1.177    
    SLICE_X55Y51         FDPE (Remov_fdpe_C_PRE)     -0.095     1.082    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h2_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.688    





