{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 22 10:00:44 2019 " "Info: Processing started: Mon Apr 22 10:00:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab4 -c lab4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab4 -c lab4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "B\[0\] Sum\[7\] 14.432 ns Longest " "Info: Longest tpd from source pin \"B\[0\]\" to destination pin \"Sum\[7\]\" is 14.432 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns B\[0\] 1 PIN PIN_W10 2 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_W10; Fanout = 2; PIN Node = 'B\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "adder8_bit.bdf" "" { Schematic "C:/altera/91sp2/quartus/adder8_bit.bdf" { { 128 264 432 144 "B\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.099 ns) + CELL(0.414 ns) 7.333 ns Adder_8bit:inst\|Add0~3 2 COMB LCCOMB_X5_Y35_N10 2 " "Info: 2: + IC(6.099 ns) + CELL(0.414 ns) = 7.333 ns; Loc. = LCCOMB_X5_Y35_N10; Fanout = 2; COMB Node = 'Adder_8bit:inst\|Add0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.513 ns" { B[0] Adder_8bit:inst|Add0~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.404 ns Adder_8bit:inst\|Add0~5 3 COMB LCCOMB_X5_Y35_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 7.404 ns; Loc. = LCCOMB_X5_Y35_N12; Fanout = 2; COMB Node = 'Adder_8bit:inst\|Add0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Adder_8bit:inst|Add0~3 Adder_8bit:inst|Add0~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 7.563 ns Adder_8bit:inst\|Add0~7 4 COMB LCCOMB_X5_Y35_N14 2 " "Info: 4: + IC(0.000 ns) + CELL(0.159 ns) = 7.563 ns; Loc. = LCCOMB_X5_Y35_N14; Fanout = 2; COMB Node = 'Adder_8bit:inst\|Add0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Adder_8bit:inst|Add0~5 Adder_8bit:inst|Add0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.634 ns Adder_8bit:inst\|Add0~9 5 COMB LCCOMB_X5_Y35_N16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 7.634 ns; Loc. = LCCOMB_X5_Y35_N16; Fanout = 2; COMB Node = 'Adder_8bit:inst\|Add0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Adder_8bit:inst|Add0~7 Adder_8bit:inst|Add0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.705 ns Adder_8bit:inst\|Add0~11 6 COMB LCCOMB_X5_Y35_N18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 7.705 ns; Loc. = LCCOMB_X5_Y35_N18; Fanout = 2; COMB Node = 'Adder_8bit:inst\|Add0~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Adder_8bit:inst|Add0~9 Adder_8bit:inst|Add0~11 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.776 ns Adder_8bit:inst\|Add0~13 7 COMB LCCOMB_X5_Y35_N20 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 7.776 ns; Loc. = LCCOMB_X5_Y35_N20; Fanout = 2; COMB Node = 'Adder_8bit:inst\|Add0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Adder_8bit:inst|Add0~11 Adder_8bit:inst|Add0~13 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.847 ns Adder_8bit:inst\|Add0~15 8 COMB LCCOMB_X5_Y35_N22 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 7.847 ns; Loc. = LCCOMB_X5_Y35_N22; Fanout = 2; COMB Node = 'Adder_8bit:inst\|Add0~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Adder_8bit:inst|Add0~13 Adder_8bit:inst|Add0~15 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.257 ns Adder_8bit:inst\|Add0~16 9 COMB LCCOMB_X5_Y35_N24 1 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 8.257 ns; Loc. = LCCOMB_X5_Y35_N24; Fanout = 1; COMB Node = 'Adder_8bit:inst\|Add0~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Adder_8bit:inst|Add0~15 Adder_8bit:inst|Add0~16 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.347 ns) + CELL(2.828 ns) 14.432 ns Sum\[7\] 10 PIN PIN_W8 0 " "Info: 10: + IC(3.347 ns) + CELL(2.828 ns) = 14.432 ns; Loc. = PIN_W8; Fanout = 0; PIN Node = 'Sum\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.175 ns" { Adder_8bit:inst|Add0~16 Sum[7] } "NODE_NAME" } } { "adder8_bit.bdf" "" { Schematic "C:/altera/91sp2/quartus/adder8_bit.bdf" { { 112 624 800 128 "Sum\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.986 ns ( 34.55 % ) " "Info: Total cell delay = 4.986 ns ( 34.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.446 ns ( 65.45 % ) " "Info: Total interconnect delay = 9.446 ns ( 65.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.432 ns" { B[0] Adder_8bit:inst|Add0~3 Adder_8bit:inst|Add0~5 Adder_8bit:inst|Add0~7 Adder_8bit:inst|Add0~9 Adder_8bit:inst|Add0~11 Adder_8bit:inst|Add0~13 Adder_8bit:inst|Add0~15 Adder_8bit:inst|Add0~16 Sum[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.432 ns" { B[0] {} B[0]~combout {} Adder_8bit:inst|Add0~3 {} Adder_8bit:inst|Add0~5 {} Adder_8bit:inst|Add0~7 {} Adder_8bit:inst|Add0~9 {} Adder_8bit:inst|Add0~11 {} Adder_8bit:inst|Add0~13 {} Adder_8bit:inst|Add0~15 {} Adder_8bit:inst|Add0~16 {} Sum[7] {} } { 0.000ns 0.000ns 6.099ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 3.347ns } { 0.000ns 0.820ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 2.828ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 22 10:00:44 2019 " "Info: Processing ended: Mon Apr 22 10:00:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
