Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Nov 03 23:45:21 2017
| Host         : DESKTOP-MBT1AO2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file AUDIO_FX_TOP_timing_summary_routed.rpt -rpx AUDIO_FX_TOP_timing_summary_routed.rpx
| Design       : AUDIO_FX_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: HELLO_SWITCH[0] (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: HELLO_SWITCH[1] (HIGH)

 There are 1548 register/latch pins with no clock driven by root clock pin: MIC_IN_DELAY_SWITCH[0] (HIGH)

 There are 1548 register/latch pins with no clock driven by root clock pin: MIC_IN_DELAY_SWITCH[1] (HIGH)

 There are 1548 register/latch pins with no clock driven by root clock pin: MIC_IN_DELAY_SWITCH[2] (HIGH)

 There are 1548 register/latch pins with no clock driven by root clock pin: MIC_IN_DELAY_SWITCH[3] (HIGH)

 There are 1548 register/latch pins with no clock driven by root clock pin: MIC_delay/slk_clk_4k/SLW_CLK_reg/C (HIGH)

 There are 1548 register/latch pins with no clock driven by root clock pin: MIC_delay/slk_clk_8k/SLW_CLK_reg/C (HIGH)

 There are 1548 register/latch pins with no clock driven by root clock pin: MIC_delay/slw_clk_16k/SLW_CLK_reg/C (HIGH)

 There are 1548 register/latch pins with no clock driven by root clock pin: MIC_delay/slw_clk_2_7k/SLW_CLK_reg/C (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: hello_sample/clk14k/SLW_CLK_reg/C (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: hello_sample/clk16k/SLW_CLK_reg/C (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: hello_sample/clk18k/SLW_CLK_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: melody_music/slw_clk/SLW_CLK_reg/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: note_music/slw_clk/SLW_CLK_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: slw_clk_20k/SLW_CLK_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: slw_clk_50M/SLW_CLK_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u1/sclk_reg/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u2/clk_counter_reg[0]/C (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: volume_indicator/vol_indicator/slw_clk_200/SLW_CLK_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3303 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.180        0.000                      0                  780        0.102        0.000                      0                  780        4.500        0.000                       0                   409  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.180        0.000                      0                  780        0.102        0.000                      0                  780        4.500        0.000                       0                   409  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.180ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.180ns  (required time - arrival time)
  Source:                 hello_sample/clk16k/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hello_sample/clk16k/COUNT_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 0.828ns (19.122%)  route 3.502ns (80.878%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.809     5.330    hello_sample/clk16k/CLK_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  hello_sample/clk16k/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.456     5.786 f  hello_sample/clk16k/COUNT_reg[0]/Q
                         net (fo=2, routed)           1.006     6.792    hello_sample/clk16k/COUNT_reg[0]
    SLICE_X3Y104         LUT4 (Prop_lut4_I1_O)        0.124     6.916 f  hello_sample/clk16k/COUNT[0]_i_10__6/O
                         net (fo=1, routed)           0.433     7.349    hello_sample/clk16k/COUNT[0]_i_10__6_n_0
    SLICE_X3Y104         LUT5 (Prop_lut5_I1_O)        0.124     7.473 r  hello_sample/clk16k/COUNT[0]_i_3__8/O
                         net (fo=2, routed)           0.604     8.076    hello_sample/clk16k/COUNT[0]_i_3__8_n_0
    SLICE_X7Y101         LUT6 (Prop_lut6_I0_O)        0.124     8.200 r  hello_sample/clk16k/COUNT[0]_i_1__8/O
                         net (fo=24, routed)          1.460     9.660    hello_sample/clk16k/COUNT[0]_i_1__8_n_0
    SLICE_X4Y106         FDRE                                         r  hello_sample/clk16k/COUNT_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.682    15.023    hello_sample/clk16k/CLK_IBUF_BUFG
    SLICE_X4Y106         FDRE                                         r  hello_sample/clk16k/COUNT_reg[20]/C
                         clock pessimism              0.281    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X4Y106         FDRE (Setup_fdre_C_R)       -0.429    14.840    hello_sample/clk16k/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -9.660    
  -------------------------------------------------------------------
                         slack                                  5.180    

Slack (MET) :             5.180ns  (required time - arrival time)
  Source:                 hello_sample/clk16k/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hello_sample/clk16k/COUNT_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 0.828ns (19.122%)  route 3.502ns (80.878%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.809     5.330    hello_sample/clk16k/CLK_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  hello_sample/clk16k/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.456     5.786 f  hello_sample/clk16k/COUNT_reg[0]/Q
                         net (fo=2, routed)           1.006     6.792    hello_sample/clk16k/COUNT_reg[0]
    SLICE_X3Y104         LUT4 (Prop_lut4_I1_O)        0.124     6.916 f  hello_sample/clk16k/COUNT[0]_i_10__6/O
                         net (fo=1, routed)           0.433     7.349    hello_sample/clk16k/COUNT[0]_i_10__6_n_0
    SLICE_X3Y104         LUT5 (Prop_lut5_I1_O)        0.124     7.473 r  hello_sample/clk16k/COUNT[0]_i_3__8/O
                         net (fo=2, routed)           0.604     8.076    hello_sample/clk16k/COUNT[0]_i_3__8_n_0
    SLICE_X7Y101         LUT6 (Prop_lut6_I0_O)        0.124     8.200 r  hello_sample/clk16k/COUNT[0]_i_1__8/O
                         net (fo=24, routed)          1.460     9.660    hello_sample/clk16k/COUNT[0]_i_1__8_n_0
    SLICE_X4Y106         FDRE                                         r  hello_sample/clk16k/COUNT_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.682    15.023    hello_sample/clk16k/CLK_IBUF_BUFG
    SLICE_X4Y106         FDRE                                         r  hello_sample/clk16k/COUNT_reg[21]/C
                         clock pessimism              0.281    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X4Y106         FDRE (Setup_fdre_C_R)       -0.429    14.840    hello_sample/clk16k/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -9.660    
  -------------------------------------------------------------------
                         slack                                  5.180    

Slack (MET) :             5.180ns  (required time - arrival time)
  Source:                 hello_sample/clk16k/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hello_sample/clk16k/COUNT_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 0.828ns (19.122%)  route 3.502ns (80.878%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.809     5.330    hello_sample/clk16k/CLK_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  hello_sample/clk16k/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.456     5.786 f  hello_sample/clk16k/COUNT_reg[0]/Q
                         net (fo=2, routed)           1.006     6.792    hello_sample/clk16k/COUNT_reg[0]
    SLICE_X3Y104         LUT4 (Prop_lut4_I1_O)        0.124     6.916 f  hello_sample/clk16k/COUNT[0]_i_10__6/O
                         net (fo=1, routed)           0.433     7.349    hello_sample/clk16k/COUNT[0]_i_10__6_n_0
    SLICE_X3Y104         LUT5 (Prop_lut5_I1_O)        0.124     7.473 r  hello_sample/clk16k/COUNT[0]_i_3__8/O
                         net (fo=2, routed)           0.604     8.076    hello_sample/clk16k/COUNT[0]_i_3__8_n_0
    SLICE_X7Y101         LUT6 (Prop_lut6_I0_O)        0.124     8.200 r  hello_sample/clk16k/COUNT[0]_i_1__8/O
                         net (fo=24, routed)          1.460     9.660    hello_sample/clk16k/COUNT[0]_i_1__8_n_0
    SLICE_X4Y106         FDRE                                         r  hello_sample/clk16k/COUNT_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.682    15.023    hello_sample/clk16k/CLK_IBUF_BUFG
    SLICE_X4Y106         FDRE                                         r  hello_sample/clk16k/COUNT_reg[22]/C
                         clock pessimism              0.281    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X4Y106         FDRE (Setup_fdre_C_R)       -0.429    14.840    hello_sample/clk16k/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -9.660    
  -------------------------------------------------------------------
                         slack                                  5.180    

Slack (MET) :             5.180ns  (required time - arrival time)
  Source:                 hello_sample/clk16k/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hello_sample/clk16k/COUNT_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 0.828ns (19.122%)  route 3.502ns (80.878%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.809     5.330    hello_sample/clk16k/CLK_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  hello_sample/clk16k/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.456     5.786 f  hello_sample/clk16k/COUNT_reg[0]/Q
                         net (fo=2, routed)           1.006     6.792    hello_sample/clk16k/COUNT_reg[0]
    SLICE_X3Y104         LUT4 (Prop_lut4_I1_O)        0.124     6.916 f  hello_sample/clk16k/COUNT[0]_i_10__6/O
                         net (fo=1, routed)           0.433     7.349    hello_sample/clk16k/COUNT[0]_i_10__6_n_0
    SLICE_X3Y104         LUT5 (Prop_lut5_I1_O)        0.124     7.473 r  hello_sample/clk16k/COUNT[0]_i_3__8/O
                         net (fo=2, routed)           0.604     8.076    hello_sample/clk16k/COUNT[0]_i_3__8_n_0
    SLICE_X7Y101         LUT6 (Prop_lut6_I0_O)        0.124     8.200 r  hello_sample/clk16k/COUNT[0]_i_1__8/O
                         net (fo=24, routed)          1.460     9.660    hello_sample/clk16k/COUNT[0]_i_1__8_n_0
    SLICE_X4Y106         FDRE                                         r  hello_sample/clk16k/COUNT_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.682    15.023    hello_sample/clk16k/CLK_IBUF_BUFG
    SLICE_X4Y106         FDRE                                         r  hello_sample/clk16k/COUNT_reg[23]/C
                         clock pessimism              0.281    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X4Y106         FDRE (Setup_fdre_C_R)       -0.429    14.840    hello_sample/clk16k/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -9.660    
  -------------------------------------------------------------------
                         slack                                  5.180    

Slack (MET) :             5.243ns  (required time - arrival time)
  Source:                 hello_sample/clk14k/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hello_sample/clk14k/COUNT_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.268ns  (logic 0.828ns (19.402%)  route 3.440ns (80.598%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.809     5.330    hello_sample/clk14k/CLK_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  hello_sample/clk14k/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     5.786 r  hello_sample/clk14k/COUNT_reg[11]/Q
                         net (fo=3, routed)           1.411     7.197    hello_sample/clk14k/COUNT_reg[11]
    SLICE_X1Y101         LUT4 (Prop_lut4_I2_O)        0.124     7.321 f  hello_sample/clk14k/COUNT[0]_i_11__6/O
                         net (fo=1, routed)           0.573     7.894    hello_sample/clk14k/COUNT[0]_i_11__6_n_0
    SLICE_X1Y102         LUT5 (Prop_lut5_I4_O)        0.124     8.018 f  hello_sample/clk14k/COUNT[0]_i_4__6/O
                         net (fo=1, routed)           0.433     8.451    hello_sample/clk14k/COUNT[0]_i_4__6_n_0
    SLICE_X1Y102         LUT6 (Prop_lut6_I1_O)        0.124     8.575 r  hello_sample/clk14k/COUNT[0]_i_1__6/O
                         net (fo=24, routed)          1.023     9.598    hello_sample/clk14k/COUNT[0]_i_1__6_n_0
    SLICE_X0Y106         FDRE                                         r  hello_sample/clk14k/COUNT_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.683    15.024    hello_sample/clk14k/CLK_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  hello_sample/clk14k/COUNT_reg[20]/C
                         clock pessimism              0.281    15.305    
                         clock uncertainty           -0.035    15.270    
    SLICE_X0Y106         FDRE (Setup_fdre_C_R)       -0.429    14.841    hello_sample/clk14k/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -9.598    
  -------------------------------------------------------------------
                         slack                                  5.243    

Slack (MET) :             5.243ns  (required time - arrival time)
  Source:                 hello_sample/clk14k/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hello_sample/clk14k/COUNT_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.268ns  (logic 0.828ns (19.402%)  route 3.440ns (80.598%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.809     5.330    hello_sample/clk14k/CLK_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  hello_sample/clk14k/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     5.786 r  hello_sample/clk14k/COUNT_reg[11]/Q
                         net (fo=3, routed)           1.411     7.197    hello_sample/clk14k/COUNT_reg[11]
    SLICE_X1Y101         LUT4 (Prop_lut4_I2_O)        0.124     7.321 f  hello_sample/clk14k/COUNT[0]_i_11__6/O
                         net (fo=1, routed)           0.573     7.894    hello_sample/clk14k/COUNT[0]_i_11__6_n_0
    SLICE_X1Y102         LUT5 (Prop_lut5_I4_O)        0.124     8.018 f  hello_sample/clk14k/COUNT[0]_i_4__6/O
                         net (fo=1, routed)           0.433     8.451    hello_sample/clk14k/COUNT[0]_i_4__6_n_0
    SLICE_X1Y102         LUT6 (Prop_lut6_I1_O)        0.124     8.575 r  hello_sample/clk14k/COUNT[0]_i_1__6/O
                         net (fo=24, routed)          1.023     9.598    hello_sample/clk14k/COUNT[0]_i_1__6_n_0
    SLICE_X0Y106         FDRE                                         r  hello_sample/clk14k/COUNT_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.683    15.024    hello_sample/clk14k/CLK_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  hello_sample/clk14k/COUNT_reg[21]/C
                         clock pessimism              0.281    15.305    
                         clock uncertainty           -0.035    15.270    
    SLICE_X0Y106         FDRE (Setup_fdre_C_R)       -0.429    14.841    hello_sample/clk14k/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -9.598    
  -------------------------------------------------------------------
                         slack                                  5.243    

Slack (MET) :             5.243ns  (required time - arrival time)
  Source:                 hello_sample/clk14k/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hello_sample/clk14k/COUNT_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.268ns  (logic 0.828ns (19.402%)  route 3.440ns (80.598%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.809     5.330    hello_sample/clk14k/CLK_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  hello_sample/clk14k/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     5.786 r  hello_sample/clk14k/COUNT_reg[11]/Q
                         net (fo=3, routed)           1.411     7.197    hello_sample/clk14k/COUNT_reg[11]
    SLICE_X1Y101         LUT4 (Prop_lut4_I2_O)        0.124     7.321 f  hello_sample/clk14k/COUNT[0]_i_11__6/O
                         net (fo=1, routed)           0.573     7.894    hello_sample/clk14k/COUNT[0]_i_11__6_n_0
    SLICE_X1Y102         LUT5 (Prop_lut5_I4_O)        0.124     8.018 f  hello_sample/clk14k/COUNT[0]_i_4__6/O
                         net (fo=1, routed)           0.433     8.451    hello_sample/clk14k/COUNT[0]_i_4__6_n_0
    SLICE_X1Y102         LUT6 (Prop_lut6_I1_O)        0.124     8.575 r  hello_sample/clk14k/COUNT[0]_i_1__6/O
                         net (fo=24, routed)          1.023     9.598    hello_sample/clk14k/COUNT[0]_i_1__6_n_0
    SLICE_X0Y106         FDRE                                         r  hello_sample/clk14k/COUNT_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.683    15.024    hello_sample/clk14k/CLK_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  hello_sample/clk14k/COUNT_reg[22]/C
                         clock pessimism              0.281    15.305    
                         clock uncertainty           -0.035    15.270    
    SLICE_X0Y106         FDRE (Setup_fdre_C_R)       -0.429    14.841    hello_sample/clk14k/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -9.598    
  -------------------------------------------------------------------
                         slack                                  5.243    

Slack (MET) :             5.243ns  (required time - arrival time)
  Source:                 hello_sample/clk14k/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hello_sample/clk14k/COUNT_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.268ns  (logic 0.828ns (19.402%)  route 3.440ns (80.598%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.809     5.330    hello_sample/clk14k/CLK_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  hello_sample/clk14k/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     5.786 r  hello_sample/clk14k/COUNT_reg[11]/Q
                         net (fo=3, routed)           1.411     7.197    hello_sample/clk14k/COUNT_reg[11]
    SLICE_X1Y101         LUT4 (Prop_lut4_I2_O)        0.124     7.321 f  hello_sample/clk14k/COUNT[0]_i_11__6/O
                         net (fo=1, routed)           0.573     7.894    hello_sample/clk14k/COUNT[0]_i_11__6_n_0
    SLICE_X1Y102         LUT5 (Prop_lut5_I4_O)        0.124     8.018 f  hello_sample/clk14k/COUNT[0]_i_4__6/O
                         net (fo=1, routed)           0.433     8.451    hello_sample/clk14k/COUNT[0]_i_4__6_n_0
    SLICE_X1Y102         LUT6 (Prop_lut6_I1_O)        0.124     8.575 r  hello_sample/clk14k/COUNT[0]_i_1__6/O
                         net (fo=24, routed)          1.023     9.598    hello_sample/clk14k/COUNT[0]_i_1__6_n_0
    SLICE_X0Y106         FDRE                                         r  hello_sample/clk14k/COUNT_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.683    15.024    hello_sample/clk14k/CLK_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  hello_sample/clk14k/COUNT_reg[23]/C
                         clock pessimism              0.281    15.305    
                         clock uncertainty           -0.035    15.270    
    SLICE_X0Y106         FDRE (Setup_fdre_C_R)       -0.429    14.841    hello_sample/clk14k/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -9.598    
  -------------------------------------------------------------------
                         slack                                  5.243    

Slack (MET) :             5.308ns  (required time - arrival time)
  Source:                 note_music/slw_clk/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_music/slw_clk/COUNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.890ns (21.681%)  route 3.215ns (78.319%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.549     5.070    note_music/slw_clk/CLK_IBUF_BUFG
    SLICE_X8Y83          FDRE                                         r  note_music/slw_clk/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.518     5.588 f  note_music/slw_clk/COUNT_reg[15]/Q
                         net (fo=2, routed)           1.075     6.663    note_music/slw_clk/COUNT_reg[15]
    SLICE_X9Y83          LUT4 (Prop_lut4_I0_O)        0.124     6.787 f  note_music/slw_clk/COUNT[0]_i_9__3/O
                         net (fo=1, routed)           0.633     7.420    note_music/slw_clk/COUNT[0]_i_9__3_n_0
    SLICE_X9Y82          LUT6 (Prop_lut6_I0_O)        0.124     7.544 r  note_music/slw_clk/COUNT[0]_i_3__4/O
                         net (fo=2, routed)           0.795     8.339    note_music/slw_clk/COUNT[0]_i_3__4_n_0
    SLICE_X9Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.463 r  note_music/slw_clk/COUNT[0]_i_1__4/O
                         net (fo=24, routed)          0.712     9.175    note_music/slw_clk/COUNT[0]_i_1__4_n_0
    SLICE_X8Y80          FDRE                                         r  note_music/slw_clk/COUNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.429    14.770    note_music/slw_clk/CLK_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  note_music/slw_clk/COUNT_reg[0]/C
                         clock pessimism              0.272    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X8Y80          FDRE (Setup_fdre_C_R)       -0.524    14.483    note_music/slw_clk/COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                         14.483    
                         arrival time                          -9.175    
  -------------------------------------------------------------------
                         slack                                  5.308    

Slack (MET) :             5.308ns  (required time - arrival time)
  Source:                 note_music/slw_clk/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_music/slw_clk/COUNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.890ns (21.681%)  route 3.215ns (78.319%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.549     5.070    note_music/slw_clk/CLK_IBUF_BUFG
    SLICE_X8Y83          FDRE                                         r  note_music/slw_clk/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.518     5.588 f  note_music/slw_clk/COUNT_reg[15]/Q
                         net (fo=2, routed)           1.075     6.663    note_music/slw_clk/COUNT_reg[15]
    SLICE_X9Y83          LUT4 (Prop_lut4_I0_O)        0.124     6.787 f  note_music/slw_clk/COUNT[0]_i_9__3/O
                         net (fo=1, routed)           0.633     7.420    note_music/slw_clk/COUNT[0]_i_9__3_n_0
    SLICE_X9Y82          LUT6 (Prop_lut6_I0_O)        0.124     7.544 r  note_music/slw_clk/COUNT[0]_i_3__4/O
                         net (fo=2, routed)           0.795     8.339    note_music/slw_clk/COUNT[0]_i_3__4_n_0
    SLICE_X9Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.463 r  note_music/slw_clk/COUNT[0]_i_1__4/O
                         net (fo=24, routed)          0.712     9.175    note_music/slw_clk/COUNT[0]_i_1__4_n_0
    SLICE_X8Y80          FDRE                                         r  note_music/slw_clk/COUNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.429    14.770    note_music/slw_clk/CLK_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  note_music/slw_clk/COUNT_reg[1]/C
                         clock pessimism              0.272    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X8Y80          FDRE (Setup_fdre_C_R)       -0.524    14.483    note_music/slw_clk/COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         14.483    
                         arrival time                          -9.175    
  -------------------------------------------------------------------
                         slack                                  5.308    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 MIC_delay/slk_clk_4k/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIC_delay/slk_clk_4k/COUNT_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.927%)  route 0.119ns (25.073%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.564     1.447    MIC_delay/slk_clk_4k/CLK_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  MIC_delay/slk_clk_4k/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  MIC_delay/slk_clk_4k/COUNT_reg[15]/Q
                         net (fo=3, routed)           0.118     1.706    MIC_delay/slk_clk_4k/COUNT_reg[15]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.866 r  MIC_delay/slk_clk_4k/COUNT_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.867    MIC_delay/slk_clk_4k/COUNT_reg[12]_i_1__1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.921 r  MIC_delay/slk_clk_4k/COUNT_reg[16]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.921    MIC_delay/slk_clk_4k/COUNT_reg[16]_i_1__1_n_7
    SLICE_X39Y50         FDRE                                         r  MIC_delay/slk_clk_4k/COUNT_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.830     1.958    MIC_delay/slk_clk_4k/CLK_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  MIC_delay/slk_clk_4k/COUNT_reg[16]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    MIC_delay/slk_clk_4k/COUNT_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 MIC_delay/slw_clk_16k/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIC_delay/slw_clk_16k/COUNT_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.563     1.446    MIC_delay/slw_clk_16k/CLK_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  MIC_delay/slw_clk_16k/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  MIC_delay/slw_clk_16k/COUNT_reg[15]/Q
                         net (fo=2, routed)           0.119     1.706    MIC_delay/slw_clk_16k/COUNT_reg[15]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.866 r  MIC_delay/slw_clk_16k/COUNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.867    MIC_delay/slw_clk_16k/COUNT_reg[12]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.921 r  MIC_delay/slw_clk_16k/COUNT_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.921    MIC_delay/slw_clk_16k/COUNT_reg[16]_i_1_n_7
    SLICE_X35Y50         FDRE                                         r  MIC_delay/slw_clk_16k/COUNT_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.829     1.957    MIC_delay/slw_clk_16k/CLK_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  MIC_delay/slw_clk_16k/COUNT_reg[16]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    MIC_delay/slw_clk_16k/COUNT_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 MIC_delay/slk_clk_4k/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIC_delay/slk_clk_4k/COUNT_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.366ns (75.496%)  route 0.119ns (24.504%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.564     1.447    MIC_delay/slk_clk_4k/CLK_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  MIC_delay/slk_clk_4k/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  MIC_delay/slk_clk_4k/COUNT_reg[15]/Q
                         net (fo=3, routed)           0.118     1.706    MIC_delay/slk_clk_4k/COUNT_reg[15]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.866 r  MIC_delay/slk_clk_4k/COUNT_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.867    MIC_delay/slk_clk_4k/COUNT_reg[12]_i_1__1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.932 r  MIC_delay/slk_clk_4k/COUNT_reg[16]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.932    MIC_delay/slk_clk_4k/COUNT_reg[16]_i_1__1_n_5
    SLICE_X39Y50         FDRE                                         r  MIC_delay/slk_clk_4k/COUNT_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.830     1.958    MIC_delay/slk_clk_4k/CLK_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  MIC_delay/slk_clk_4k/COUNT_reg[18]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    MIC_delay/slk_clk_4k/COUNT_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 MIC_delay/slw_clk_16k/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIC_delay/slw_clk_16k/COUNT_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.563     1.446    MIC_delay/slw_clk_16k/CLK_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  MIC_delay/slw_clk_16k/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  MIC_delay/slw_clk_16k/COUNT_reg[15]/Q
                         net (fo=2, routed)           0.119     1.706    MIC_delay/slw_clk_16k/COUNT_reg[15]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.866 r  MIC_delay/slw_clk_16k/COUNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.867    MIC_delay/slw_clk_16k/COUNT_reg[12]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.932 r  MIC_delay/slw_clk_16k/COUNT_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.932    MIC_delay/slw_clk_16k/COUNT_reg[16]_i_1_n_5
    SLICE_X35Y50         FDRE                                         r  MIC_delay/slw_clk_16k/COUNT_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.829     1.957    MIC_delay/slw_clk_16k/CLK_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  MIC_delay/slw_clk_16k/COUNT_reg[18]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    MIC_delay/slw_clk_16k/COUNT_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 MIC_delay/slw_clk_2_7k/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIC_delay/slw_clk_2_7k/COUNT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.564     1.447    MIC_delay/slw_clk_2_7k/CLK_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  MIC_delay/slw_clk_2_7k/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  MIC_delay/slw_clk_2_7k/COUNT_reg[18]/Q
                         net (fo=2, routed)           0.134     1.722    MIC_delay/slw_clk_2_7k/COUNT_reg[18]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  MIC_delay/slw_clk_2_7k/COUNT_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.882    MIC_delay/slw_clk_2_7k/COUNT_reg[16]_i_1__2_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.936 r  MIC_delay/slw_clk_2_7k/COUNT_reg[20]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.936    MIC_delay/slw_clk_2_7k/COUNT_reg[20]_i_1__2_n_7
    SLICE_X28Y50         FDRE                                         r  MIC_delay/slw_clk_2_7k/COUNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.832     1.959    MIC_delay/slw_clk_2_7k/CLK_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  MIC_delay/slw_clk_2_7k/COUNT_reg[20]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    MIC_delay/slw_clk_2_7k/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 MIC_delay/slk_clk_8k/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIC_delay/slk_clk_8k/COUNT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.555%)  route 0.134ns (27.445%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.564     1.447    MIC_delay/slk_clk_8k/CLK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  MIC_delay/slk_clk_8k/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  MIC_delay/slk_clk_8k/COUNT_reg[18]/Q
                         net (fo=2, routed)           0.134     1.722    MIC_delay/slk_clk_8k/COUNT_reg[18]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  MIC_delay/slk_clk_8k/COUNT_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.882    MIC_delay/slk_clk_8k/COUNT_reg[16]_i_1__0_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.936 r  MIC_delay/slk_clk_8k/COUNT_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.936    MIC_delay/slk_clk_8k/COUNT_reg[20]_i_1__0_n_7
    SLICE_X32Y50         FDRE                                         r  MIC_delay/slk_clk_8k/COUNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.830     1.958    MIC_delay/slk_clk_8k/CLK_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  MIC_delay/slk_clk_8k/COUNT_reg[20]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    MIC_delay/slk_clk_8k/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 MIC_delay/slw_clk_2_7k/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIC_delay/slw_clk_2_7k/COUNT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.564     1.447    MIC_delay/slw_clk_2_7k/CLK_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  MIC_delay/slw_clk_2_7k/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  MIC_delay/slw_clk_2_7k/COUNT_reg[18]/Q
                         net (fo=2, routed)           0.134     1.722    MIC_delay/slw_clk_2_7k/COUNT_reg[18]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  MIC_delay/slw_clk_2_7k/COUNT_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.882    MIC_delay/slw_clk_2_7k/COUNT_reg[16]_i_1__2_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.947 r  MIC_delay/slw_clk_2_7k/COUNT_reg[20]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.947    MIC_delay/slw_clk_2_7k/COUNT_reg[20]_i_1__2_n_5
    SLICE_X28Y50         FDRE                                         r  MIC_delay/slw_clk_2_7k/COUNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.832     1.959    MIC_delay/slw_clk_2_7k/CLK_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  MIC_delay/slw_clk_2_7k/COUNT_reg[22]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    MIC_delay/slw_clk_2_7k/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 MIC_delay/slk_clk_8k/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIC_delay/slk_clk_8k/COUNT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.158%)  route 0.134ns (26.842%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.564     1.447    MIC_delay/slk_clk_8k/CLK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  MIC_delay/slk_clk_8k/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  MIC_delay/slk_clk_8k/COUNT_reg[18]/Q
                         net (fo=2, routed)           0.134     1.722    MIC_delay/slk_clk_8k/COUNT_reg[18]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  MIC_delay/slk_clk_8k/COUNT_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.882    MIC_delay/slk_clk_8k/COUNT_reg[16]_i_1__0_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.947 r  MIC_delay/slk_clk_8k/COUNT_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.947    MIC_delay/slk_clk_8k/COUNT_reg[20]_i_1__0_n_5
    SLICE_X32Y50         FDRE                                         r  MIC_delay/slk_clk_8k/COUNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.830     1.958    MIC_delay/slk_clk_8k/CLK_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  MIC_delay/slk_clk_8k/COUNT_reg[22]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    MIC_delay/slk_clk_8k/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 MIC_delay/slk_clk_4k/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIC_delay/slk_clk_4k/COUNT_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.698%)  route 0.119ns (23.302%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.564     1.447    MIC_delay/slk_clk_4k/CLK_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  MIC_delay/slk_clk_4k/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  MIC_delay/slk_clk_4k/COUNT_reg[15]/Q
                         net (fo=3, routed)           0.118     1.706    MIC_delay/slk_clk_4k/COUNT_reg[15]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.866 r  MIC_delay/slk_clk_4k/COUNT_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.867    MIC_delay/slk_clk_4k/COUNT_reg[12]_i_1__1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.957 r  MIC_delay/slk_clk_4k/COUNT_reg[16]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     1.957    MIC_delay/slk_clk_4k/COUNT_reg[16]_i_1__1_n_6
    SLICE_X39Y50         FDRE                                         r  MIC_delay/slk_clk_4k/COUNT_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.830     1.958    MIC_delay/slk_clk_4k/CLK_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  MIC_delay/slk_clk_4k/COUNT_reg[17]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    MIC_delay/slk_clk_4k/COUNT_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 MIC_delay/slk_clk_4k/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIC_delay/slk_clk_4k/COUNT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.698%)  route 0.119ns (23.302%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.564     1.447    MIC_delay/slk_clk_4k/CLK_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  MIC_delay/slk_clk_4k/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  MIC_delay/slk_clk_4k/COUNT_reg[15]/Q
                         net (fo=3, routed)           0.118     1.706    MIC_delay/slk_clk_4k/COUNT_reg[15]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.866 r  MIC_delay/slk_clk_4k/COUNT_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.867    MIC_delay/slk_clk_4k/COUNT_reg[12]_i_1__1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.957 r  MIC_delay/slk_clk_4k/COUNT_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.957    MIC_delay/slk_clk_4k/COUNT_reg[16]_i_1__1_n_4
    SLICE_X39Y50         FDRE                                         r  MIC_delay/slk_clk_4k/COUNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.830     1.958    MIC_delay/slk_clk_4k/CLK_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  MIC_delay/slk_clk_4k/COUNT_reg[19]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    MIC_delay/slk_clk_4k/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y76   bcd_display/REFRESH_RATE_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y76   bcd_display/REFRESH_RATE_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y76   bcd_display/REFRESH_RATE_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y76   bcd_display/REFRESH_RATE_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y77   bcd_display/REFRESH_RATE_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y77   bcd_display/REFRESH_RATE_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y77   bcd_display/REFRESH_RATE_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y77   bcd_display/REFRESH_RATE_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y73   bcd_display/REFRESH_RATE_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46   MIC_delay/slk_clk_4k/COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y48   MIC_delay/slk_clk_4k/COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y48   MIC_delay/slk_clk_4k/COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y49   MIC_delay/slk_clk_4k/COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y49   MIC_delay/slk_clk_4k/COUNT_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y49   MIC_delay/slk_clk_4k/COUNT_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y49   MIC_delay/slk_clk_4k/COUNT_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46   MIC_delay/slk_clk_4k/COUNT_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46   MIC_delay/slk_clk_4k/COUNT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46   MIC_delay/slk_clk_4k/COUNT_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y76   bcd_display/REFRESH_RATE_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y76   bcd_display/REFRESH_RATE_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y76   bcd_display/REFRESH_RATE_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y76   bcd_display/REFRESH_RATE_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y77   bcd_display/REFRESH_RATE_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y77   bcd_display/REFRESH_RATE_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y77   bcd_display/REFRESH_RATE_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y77   bcd_display/REFRESH_RATE_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y77   bcd_display/REFRESH_RATE_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y77   bcd_display/REFRESH_RATE_reg[18]/C



