---
title: "ch04-active-poly"
layout: default-foundation-20210515
date: 2025-08-13
tags: [ch04-active-poly]
---

- Chapter 4: The Active and Poly Layers  
  - 4.1 Layout using the Active and Poly Layers  
    - The Active Layer  
    - The P- and N-Select Layers  
    - The Poly Layer  
      - Self-Aligned Gate  
      - The Poly Wire  
    - Silicide Block  
    - Process Flow  
      - Damascene Process Steps  
  - 4.2 Connecting Wires to Poly and Active  
    - Contact Layer and Metal Connections  
    - Connecting the P-Substrate to Ground  
    - Layout of an N-Well Resistor  
    - Layout of an NMOS Device  
    - Layout of a PMOS Device  
    - MOSFET Symbols  
    - Standard Cell Frame  
    - Design Rules  
  - 4.3 Electrostatic Discharge (ESD) Protection  
    - Sources of ESD  
    - Diode Protection Circuit  
    - Layout of the Diodes  
    - Pad Layout with ESD Protection  
  - Additional Reading  
  - Problems  
    - 4.1 to 4.12 (Various Layout and Cross-Section Sketching Problems)
