<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-asxx-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-asxx-defs.h</h1><a href="cvmx-asxx-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2015  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-asxx-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon asxx.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_ASXX_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_ASXX_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-asxx-defs_8h.html#ad63abf584daae8ad89f155c83526335b" title="cvmx-asxx-defs.h">CVMX_ASXX_GMII_RX_CLK_SET</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00057"></a>00057 {
<a name="l00058"></a>00058     <span class="keywordflow">if</span> (!(
<a name="l00059"></a>00059           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00060"></a>00060           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00061"></a>00061           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00062"></a>00062         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ASXX_GMII_RX_CLK_SET(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00063"></a>00063     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000180ull);
<a name="l00064"></a>00064 }
<a name="l00065"></a>00065 <span class="preprocessor">#else</span>
<a name="l00066"></a><a class="code" href="cvmx-asxx-defs_8h.html#ad63abf584daae8ad89f155c83526335b">00066</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASXX_GMII_RX_CLK_SET(offset) (CVMX_ADD_IO_SEG(0x00011800B0000180ull))</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00069"></a>00069 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-asxx-defs_8h.html#a6ba42023624c9124d5c11b680290ac71">CVMX_ASXX_GMII_RX_DAT_SET</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00070"></a>00070 {
<a name="l00071"></a>00071     <span class="keywordflow">if</span> (!(
<a name="l00072"></a>00072           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00073"></a>00073           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00074"></a>00074           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00075"></a>00075         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ASXX_GMII_RX_DAT_SET(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00076"></a>00076     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000188ull);
<a name="l00077"></a>00077 }
<a name="l00078"></a>00078 <span class="preprocessor">#else</span>
<a name="l00079"></a><a class="code" href="cvmx-asxx-defs_8h.html#a6ba42023624c9124d5c11b680290ac71">00079</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASXX_GMII_RX_DAT_SET(offset) (CVMX_ADD_IO_SEG(0x00011800B0000188ull))</span>
<a name="l00080"></a>00080 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00081"></a>00081 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00082"></a>00082 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-asxx-defs_8h.html#a2824f5c87bc84feebbc828331d501459">CVMX_ASXX_INT_EN</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00083"></a>00083 {
<a name="l00084"></a>00084     <span class="keywordflow">if</span> (!(
<a name="l00085"></a>00085           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00086"></a>00086           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00087"></a>00087           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00088"></a>00088           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00089"></a>00089           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00090"></a>00090         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ASXX_INT_EN(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00091"></a>00091     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000018ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00092"></a>00092 }
<a name="l00093"></a>00093 <span class="preprocessor">#else</span>
<a name="l00094"></a><a class="code" href="cvmx-asxx-defs_8h.html#a2824f5c87bc84feebbc828331d501459">00094</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASXX_INT_EN(offset) (CVMX_ADD_IO_SEG(0x00011800B0000018ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00096"></a>00096 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00097"></a>00097 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-asxx-defs_8h.html#aa6a19abfd701fa540cf91076294522e1">CVMX_ASXX_INT_REG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00098"></a>00098 {
<a name="l00099"></a>00099     <span class="keywordflow">if</span> (!(
<a name="l00100"></a>00100           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00101"></a>00101           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00102"></a>00102           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00103"></a>00103           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00104"></a>00104           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00105"></a>00105         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ASXX_INT_REG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00106"></a>00106     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000010ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00107"></a>00107 }
<a name="l00108"></a>00108 <span class="preprocessor">#else</span>
<a name="l00109"></a><a class="code" href="cvmx-asxx-defs_8h.html#aa6a19abfd701fa540cf91076294522e1">00109</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASXX_INT_REG(offset) (CVMX_ADD_IO_SEG(0x00011800B0000010ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-asxx-defs_8h.html#aa1deb5ae850ec8fd967d82c72f973b2f">CVMX_ASXX_MII_RX_DAT_SET</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00113"></a>00113 {
<a name="l00114"></a>00114     <span class="keywordflow">if</span> (!(
<a name="l00115"></a>00115           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00116"></a>00116           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00117"></a>00117         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ASXX_MII_RX_DAT_SET(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00118"></a>00118     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000190ull);
<a name="l00119"></a>00119 }
<a name="l00120"></a>00120 <span class="preprocessor">#else</span>
<a name="l00121"></a><a class="code" href="cvmx-asxx-defs_8h.html#aa1deb5ae850ec8fd967d82c72f973b2f">00121</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASXX_MII_RX_DAT_SET(offset) (CVMX_ADD_IO_SEG(0x00011800B0000190ull))</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-asxx-defs_8h.html#a58e8029867d9ad7d6e146c5a43983ab8">CVMX_ASXX_PRT_LOOP</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00125"></a>00125 {
<a name="l00126"></a>00126     <span class="keywordflow">if</span> (!(
<a name="l00127"></a>00127           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00128"></a>00128           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00129"></a>00129           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00130"></a>00130           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00131"></a>00131           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00132"></a>00132         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ASXX_PRT_LOOP(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00133"></a>00133     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000040ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00134"></a>00134 }
<a name="l00135"></a>00135 <span class="preprocessor">#else</span>
<a name="l00136"></a><a class="code" href="cvmx-asxx-defs_8h.html#a58e8029867d9ad7d6e146c5a43983ab8">00136</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASXX_PRT_LOOP(offset) (CVMX_ADD_IO_SEG(0x00011800B0000040ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00137"></a>00137 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00138"></a>00138 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-asxx-defs_8h.html#a560b308911a2b3214a894b73bc66fa1d">CVMX_ASXX_RLD_BYPASS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00140"></a>00140 {
<a name="l00141"></a>00141     <span class="keywordflow">if</span> (!(
<a name="l00142"></a>00142           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00143"></a>00143           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00144"></a>00144         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ASXX_RLD_BYPASS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00145"></a>00145     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000248ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00146"></a>00146 }
<a name="l00147"></a>00147 <span class="preprocessor">#else</span>
<a name="l00148"></a><a class="code" href="cvmx-asxx-defs_8h.html#a560b308911a2b3214a894b73bc66fa1d">00148</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASXX_RLD_BYPASS(offset) (CVMX_ADD_IO_SEG(0x00011800B0000248ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00149"></a>00149 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00150"></a>00150 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00151"></a>00151 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-asxx-defs_8h.html#a6ecc9dbe0500a2f19036a0f413908ebf">CVMX_ASXX_RLD_BYPASS_SETTING</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00152"></a>00152 {
<a name="l00153"></a>00153     <span class="keywordflow">if</span> (!(
<a name="l00154"></a>00154           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00155"></a>00155           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00156"></a>00156         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ASXX_RLD_BYPASS_SETTING(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00157"></a>00157     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000250ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00158"></a>00158 }
<a name="l00159"></a>00159 <span class="preprocessor">#else</span>
<a name="l00160"></a><a class="code" href="cvmx-asxx-defs_8h.html#a6ecc9dbe0500a2f19036a0f413908ebf">00160</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASXX_RLD_BYPASS_SETTING(offset) (CVMX_ADD_IO_SEG(0x00011800B0000250ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00161"></a>00161 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00162"></a>00162 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00163"></a>00163 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-asxx-defs_8h.html#a462a03e27fc169ae2c4f0fcb67e734aa">CVMX_ASXX_RLD_COMP</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00164"></a>00164 {
<a name="l00165"></a>00165     <span class="keywordflow">if</span> (!(
<a name="l00166"></a>00166           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00167"></a>00167           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00168"></a>00168         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ASXX_RLD_COMP(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00169"></a>00169     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000220ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00170"></a>00170 }
<a name="l00171"></a>00171 <span class="preprocessor">#else</span>
<a name="l00172"></a><a class="code" href="cvmx-asxx-defs_8h.html#a462a03e27fc169ae2c4f0fcb67e734aa">00172</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASXX_RLD_COMP(offset) (CVMX_ADD_IO_SEG(0x00011800B0000220ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00173"></a>00173 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00174"></a>00174 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-asxx-defs_8h.html#abdb79f91715d69f6fc5593896bab5bb3">CVMX_ASXX_RLD_DATA_DRV</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00176"></a>00176 {
<a name="l00177"></a>00177     <span class="keywordflow">if</span> (!(
<a name="l00178"></a>00178           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00179"></a>00179           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00180"></a>00180         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ASXX_RLD_DATA_DRV(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00181"></a>00181     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000218ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00182"></a>00182 }
<a name="l00183"></a>00183 <span class="preprocessor">#else</span>
<a name="l00184"></a><a class="code" href="cvmx-asxx-defs_8h.html#abdb79f91715d69f6fc5593896bab5bb3">00184</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASXX_RLD_DATA_DRV(offset) (CVMX_ADD_IO_SEG(0x00011800B0000218ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00185"></a>00185 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-asxx-defs_8h.html#a1025cebf8a2f5a4c8fd26078c3b32790">CVMX_ASXX_RLD_FCRAM_MODE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00188"></a>00188 {
<a name="l00189"></a>00189     <span class="keywordflow">if</span> (!(
<a name="l00190"></a>00190           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00191"></a>00191         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ASXX_RLD_FCRAM_MODE(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00192"></a>00192     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000210ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00193"></a>00193 }
<a name="l00194"></a>00194 <span class="preprocessor">#else</span>
<a name="l00195"></a><a class="code" href="cvmx-asxx-defs_8h.html#a1025cebf8a2f5a4c8fd26078c3b32790">00195</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASXX_RLD_FCRAM_MODE(offset) (CVMX_ADD_IO_SEG(0x00011800B0000210ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00196"></a>00196 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00197"></a>00197 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-asxx-defs_8h.html#a228bfba954280eb25fd2b1d5f279f203">CVMX_ASXX_RLD_NCTL_STRONG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00199"></a>00199 {
<a name="l00200"></a>00200     <span class="keywordflow">if</span> (!(
<a name="l00201"></a>00201           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00202"></a>00202           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00203"></a>00203         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ASXX_RLD_NCTL_STRONG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00204"></a>00204     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000230ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00205"></a>00205 }
<a name="l00206"></a>00206 <span class="preprocessor">#else</span>
<a name="l00207"></a><a class="code" href="cvmx-asxx-defs_8h.html#a228bfba954280eb25fd2b1d5f279f203">00207</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASXX_RLD_NCTL_STRONG(offset) (CVMX_ADD_IO_SEG(0x00011800B0000230ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00209"></a>00209 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-asxx-defs_8h.html#a4c45df1f96448bb59485fa32d88cf56b">CVMX_ASXX_RLD_NCTL_WEAK</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00211"></a>00211 {
<a name="l00212"></a>00212     <span class="keywordflow">if</span> (!(
<a name="l00213"></a>00213           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00214"></a>00214           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00215"></a>00215         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ASXX_RLD_NCTL_WEAK(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00216"></a>00216     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000240ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00217"></a>00217 }
<a name="l00218"></a>00218 <span class="preprocessor">#else</span>
<a name="l00219"></a><a class="code" href="cvmx-asxx-defs_8h.html#a4c45df1f96448bb59485fa32d88cf56b">00219</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASXX_RLD_NCTL_WEAK(offset) (CVMX_ADD_IO_SEG(0x00011800B0000240ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00220"></a>00220 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00221"></a>00221 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00222"></a>00222 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-asxx-defs_8h.html#ab4708fdcaec86b3c9c82bf2448bdf250">CVMX_ASXX_RLD_PCTL_STRONG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00223"></a>00223 {
<a name="l00224"></a>00224     <span class="keywordflow">if</span> (!(
<a name="l00225"></a>00225           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00226"></a>00226           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00227"></a>00227         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ASXX_RLD_PCTL_STRONG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00228"></a>00228     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000228ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00229"></a>00229 }
<a name="l00230"></a>00230 <span class="preprocessor">#else</span>
<a name="l00231"></a><a class="code" href="cvmx-asxx-defs_8h.html#ab4708fdcaec86b3c9c82bf2448bdf250">00231</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASXX_RLD_PCTL_STRONG(offset) (CVMX_ADD_IO_SEG(0x00011800B0000228ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00232"></a>00232 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00233"></a>00233 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00234"></a>00234 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-asxx-defs_8h.html#aa4f1215594edaccdc8ad89e374572de3">CVMX_ASXX_RLD_PCTL_WEAK</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00235"></a>00235 {
<a name="l00236"></a>00236     <span class="keywordflow">if</span> (!(
<a name="l00237"></a>00237           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00238"></a>00238           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00239"></a>00239         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ASXX_RLD_PCTL_WEAK(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00240"></a>00240     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000238ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00241"></a>00241 }
<a name="l00242"></a>00242 <span class="preprocessor">#else</span>
<a name="l00243"></a><a class="code" href="cvmx-asxx-defs_8h.html#aa4f1215594edaccdc8ad89e374572de3">00243</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASXX_RLD_PCTL_WEAK(offset) (CVMX_ADD_IO_SEG(0x00011800B0000238ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00244"></a>00244 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00245"></a>00245 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00246"></a>00246 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-asxx-defs_8h.html#a86267649508d0fe0fe01778402c223c6">CVMX_ASXX_RLD_SETTING</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00247"></a>00247 {
<a name="l00248"></a>00248     <span class="keywordflow">if</span> (!(
<a name="l00249"></a>00249           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00250"></a>00250           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00251"></a>00251         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ASXX_RLD_SETTING(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00252"></a>00252     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000258ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00253"></a>00253 }
<a name="l00254"></a>00254 <span class="preprocessor">#else</span>
<a name="l00255"></a><a class="code" href="cvmx-asxx-defs_8h.html#a86267649508d0fe0fe01778402c223c6">00255</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASXX_RLD_SETTING(offset) (CVMX_ADD_IO_SEG(0x00011800B0000258ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00256"></a>00256 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00257"></a>00257 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00258"></a>00258 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-asxx-defs_8h.html#a4a4132039146e9cc86e176cb70eb2efc">CVMX_ASXX_RX_CLK_SETX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00259"></a>00259 {
<a name="l00260"></a>00260     <span class="keywordflow">if</span> (!(
<a name="l00261"></a>00261           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; (((offset &lt;= 2)) &amp;&amp; ((block_id == 0)))) ||
<a name="l00262"></a>00262           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; (((offset &lt;= 2)) &amp;&amp; ((block_id == 0)))) ||
<a name="l00263"></a>00263           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00264"></a>00264           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; (((offset &lt;= 2)) &amp;&amp; ((block_id == 0)))) ||
<a name="l00265"></a>00265           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 1))))))
<a name="l00266"></a>00266         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ASXX_RX_CLK_SETX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00267"></a>00267     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000020ull) + (((offset) &amp; 3) + ((block_id) &amp; 1) * 0x1000000ull) * 8;
<a name="l00268"></a>00268 }
<a name="l00269"></a>00269 <span class="preprocessor">#else</span>
<a name="l00270"></a><a class="code" href="cvmx-asxx-defs_8h.html#a4a4132039146e9cc86e176cb70eb2efc">00270</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASXX_RX_CLK_SETX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800B0000020ull) + (((offset) &amp; 3) + ((block_id) &amp; 1) * 0x1000000ull) * 8)</span>
<a name="l00271"></a>00271 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00272"></a>00272 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00273"></a>00273 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-asxx-defs_8h.html#aa6821fff85af555115f6c748dbdadced">CVMX_ASXX_RX_PRT_EN</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00274"></a>00274 {
<a name="l00275"></a>00275     <span class="keywordflow">if</span> (!(
<a name="l00276"></a>00276           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00277"></a>00277           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00278"></a>00278           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00279"></a>00279           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00280"></a>00280           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00281"></a>00281         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ASXX_RX_PRT_EN(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00282"></a>00282     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000000ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00283"></a>00283 }
<a name="l00284"></a>00284 <span class="preprocessor">#else</span>
<a name="l00285"></a><a class="code" href="cvmx-asxx-defs_8h.html#aa6821fff85af555115f6c748dbdadced">00285</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASXX_RX_PRT_EN(offset) (CVMX_ADD_IO_SEG(0x00011800B0000000ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00286"></a>00286 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00287"></a>00287 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00288"></a>00288 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-asxx-defs_8h.html#a8c4592a2646d020fa353ab930b0d2231">CVMX_ASXX_RX_WOL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00289"></a>00289 {
<a name="l00290"></a>00290     <span class="keywordflow">if</span> (!(
<a name="l00291"></a>00291           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00292"></a>00292         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ASXX_RX_WOL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00293"></a>00293     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000100ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00294"></a>00294 }
<a name="l00295"></a>00295 <span class="preprocessor">#else</span>
<a name="l00296"></a><a class="code" href="cvmx-asxx-defs_8h.html#a8c4592a2646d020fa353ab930b0d2231">00296</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASXX_RX_WOL(offset) (CVMX_ADD_IO_SEG(0x00011800B0000100ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00297"></a>00297 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00298"></a>00298 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00299"></a>00299 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-asxx-defs_8h.html#aceeecd37bf2cc34e0286f7b773dadfeb">CVMX_ASXX_RX_WOL_MSK</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00300"></a>00300 {
<a name="l00301"></a>00301     <span class="keywordflow">if</span> (!(
<a name="l00302"></a>00302           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00303"></a>00303         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ASXX_RX_WOL_MSK(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00304"></a>00304     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000108ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00305"></a>00305 }
<a name="l00306"></a>00306 <span class="preprocessor">#else</span>
<a name="l00307"></a><a class="code" href="cvmx-asxx-defs_8h.html#aceeecd37bf2cc34e0286f7b773dadfeb">00307</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASXX_RX_WOL_MSK(offset) (CVMX_ADD_IO_SEG(0x00011800B0000108ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00308"></a>00308 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00309"></a>00309 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00310"></a>00310 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-asxx-defs_8h.html#a35ccd8e136ebf1e54e228b54ba86fd31">CVMX_ASXX_RX_WOL_POWOK</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00311"></a>00311 {
<a name="l00312"></a>00312     <span class="keywordflow">if</span> (!(
<a name="l00313"></a>00313           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00314"></a>00314         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ASXX_RX_WOL_POWOK(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00315"></a>00315     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000118ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00316"></a>00316 }
<a name="l00317"></a>00317 <span class="preprocessor">#else</span>
<a name="l00318"></a><a class="code" href="cvmx-asxx-defs_8h.html#a35ccd8e136ebf1e54e228b54ba86fd31">00318</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASXX_RX_WOL_POWOK(offset) (CVMX_ADD_IO_SEG(0x00011800B0000118ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00319"></a>00319 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00320"></a>00320 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00321"></a>00321 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-asxx-defs_8h.html#a9ef7a4dd760319bd2ae4fb138c6ccf9f">CVMX_ASXX_RX_WOL_SIG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00322"></a>00322 {
<a name="l00323"></a>00323     <span class="keywordflow">if</span> (!(
<a name="l00324"></a>00324           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00325"></a>00325         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ASXX_RX_WOL_SIG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00326"></a>00326     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000110ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00327"></a>00327 }
<a name="l00328"></a>00328 <span class="preprocessor">#else</span>
<a name="l00329"></a><a class="code" href="cvmx-asxx-defs_8h.html#a9ef7a4dd760319bd2ae4fb138c6ccf9f">00329</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASXX_RX_WOL_SIG(offset) (CVMX_ADD_IO_SEG(0x00011800B0000110ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00330"></a>00330 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00331"></a>00331 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00332"></a>00332 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-asxx-defs_8h.html#a4f1ea6fb0bad8c056e2c4bef0fafa187">CVMX_ASXX_TX_CLK_SETX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00333"></a>00333 {
<a name="l00334"></a>00334     <span class="keywordflow">if</span> (!(
<a name="l00335"></a>00335           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; (((offset &lt;= 2)) &amp;&amp; ((block_id == 0)))) ||
<a name="l00336"></a>00336           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; (((offset &lt;= 2)) &amp;&amp; ((block_id == 0)))) ||
<a name="l00337"></a>00337           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00338"></a>00338           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; (((offset &lt;= 2)) &amp;&amp; ((block_id == 0)))) ||
<a name="l00339"></a>00339           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 1))))))
<a name="l00340"></a>00340         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ASXX_TX_CLK_SETX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00341"></a>00341     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000048ull) + (((offset) &amp; 3) + ((block_id) &amp; 1) * 0x1000000ull) * 8;
<a name="l00342"></a>00342 }
<a name="l00343"></a>00343 <span class="preprocessor">#else</span>
<a name="l00344"></a><a class="code" href="cvmx-asxx-defs_8h.html#a4f1ea6fb0bad8c056e2c4bef0fafa187">00344</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASXX_TX_CLK_SETX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800B0000048ull) + (((offset) &amp; 3) + ((block_id) &amp; 1) * 0x1000000ull) * 8)</span>
<a name="l00345"></a>00345 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00346"></a>00346 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00347"></a>00347 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-asxx-defs_8h.html#a0649b4de4893c0bd8b0f71446ad0ecf5">CVMX_ASXX_TX_COMP_BYP</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00348"></a>00348 {
<a name="l00349"></a>00349     <span class="keywordflow">if</span> (!(
<a name="l00350"></a>00350           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00351"></a>00351           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00352"></a>00352           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00353"></a>00353           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00354"></a>00354           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00355"></a>00355         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ASXX_TX_COMP_BYP(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00356"></a>00356     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000068ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00357"></a>00357 }
<a name="l00358"></a>00358 <span class="preprocessor">#else</span>
<a name="l00359"></a><a class="code" href="cvmx-asxx-defs_8h.html#a0649b4de4893c0bd8b0f71446ad0ecf5">00359</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASXX_TX_COMP_BYP(offset) (CVMX_ADD_IO_SEG(0x00011800B0000068ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00360"></a>00360 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00361"></a>00361 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00362"></a>00362 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-asxx-defs_8h.html#adf3bad7d447da5bdf97e52b299dfd029">CVMX_ASXX_TX_HI_WATERX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00363"></a>00363 {
<a name="l00364"></a>00364     <span class="keywordflow">if</span> (!(
<a name="l00365"></a>00365           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; (((offset &lt;= 2)) &amp;&amp; ((block_id == 0)))) ||
<a name="l00366"></a>00366           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; (((offset &lt;= 2)) &amp;&amp; ((block_id == 0)))) ||
<a name="l00367"></a>00367           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00368"></a>00368           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; (((offset &lt;= 2)) &amp;&amp; ((block_id == 0)))) ||
<a name="l00369"></a>00369           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 1))))))
<a name="l00370"></a>00370         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ASXX_TX_HI_WATERX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00371"></a>00371     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000080ull) + (((offset) &amp; 3) + ((block_id) &amp; 1) * 0x1000000ull) * 8;
<a name="l00372"></a>00372 }
<a name="l00373"></a>00373 <span class="preprocessor">#else</span>
<a name="l00374"></a><a class="code" href="cvmx-asxx-defs_8h.html#adf3bad7d447da5bdf97e52b299dfd029">00374</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASXX_TX_HI_WATERX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800B0000080ull) + (((offset) &amp; 3) + ((block_id) &amp; 1) * 0x1000000ull) * 8)</span>
<a name="l00375"></a>00375 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00376"></a>00376 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00377"></a>00377 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-asxx-defs_8h.html#ad64119e8cdf58cbd7b11fb76ed6de5f6">CVMX_ASXX_TX_PRT_EN</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00378"></a>00378 {
<a name="l00379"></a>00379     <span class="keywordflow">if</span> (!(
<a name="l00380"></a>00380           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00381"></a>00381           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00382"></a>00382           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00383"></a>00383           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00384"></a>00384           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00385"></a>00385         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ASXX_TX_PRT_EN(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00386"></a>00386     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B0000008ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00387"></a>00387 }
<a name="l00388"></a>00388 <span class="preprocessor">#else</span>
<a name="l00389"></a><a class="code" href="cvmx-asxx-defs_8h.html#ad64119e8cdf58cbd7b11fb76ed6de5f6">00389</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ASXX_TX_PRT_EN(offset) (CVMX_ADD_IO_SEG(0x00011800B0000008ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00390"></a>00390 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00391"></a>00391 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00392"></a>00392 <span class="comment">/**</span>
<a name="l00393"></a>00393 <span class="comment"> * cvmx_asx#_gmii_rx_clk_set</span>
<a name="l00394"></a>00394 <span class="comment"> *</span>
<a name="l00395"></a>00395 <span class="comment"> * ASX_GMII_RX_CLK_SET = GMII Clock delay setting</span>
<a name="l00396"></a>00396 <span class="comment"> *</span>
<a name="l00397"></a>00397 <span class="comment"> */</span>
<a name="l00398"></a><a class="code" href="unioncvmx__asxx__gmii__rx__clk__set.html">00398</a> <span class="keyword">union </span><a class="code" href="unioncvmx__asxx__gmii__rx__clk__set.html" title="cvmx_asx::_gmii_rx_clk_set">cvmx_asxx_gmii_rx_clk_set</a> {
<a name="l00399"></a><a class="code" href="unioncvmx__asxx__gmii__rx__clk__set.html#a42f3acc2a801543321403da522ed2224">00399</a>     uint64_t <a class="code" href="unioncvmx__asxx__gmii__rx__clk__set.html#a42f3acc2a801543321403da522ed2224">u64</a>;
<a name="l00400"></a><a class="code" href="structcvmx__asxx__gmii__rx__clk__set_1_1cvmx__asxx__gmii__rx__clk__set__s.html">00400</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__gmii__rx__clk__set_1_1cvmx__asxx__gmii__rx__clk__set__s.html">cvmx_asxx_gmii_rx_clk_set_s</a> {
<a name="l00401"></a>00401 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00402"></a>00402 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__gmii__rx__clk__set_1_1cvmx__asxx__gmii__rx__clk__set__s.html#ad774c865c3709100c02e89d94bb7ec6e">reserved_5_63</a>                : 59;
<a name="l00403"></a>00403     uint64_t <a class="code" href="structcvmx__asxx__gmii__rx__clk__set_1_1cvmx__asxx__gmii__rx__clk__set__s.html#a8f4cca6375ed72ae133849059640bb12">setting</a>                      : 5;  <span class="comment">/**&lt; Setting to place on the RXCLK (GMII receive clk)</span>
<a name="l00404"></a>00404 <span class="comment">                                                         delay line.  The intrinsic delay can range from</span>
<a name="l00405"></a>00405 <span class="comment">                                                         50ps to 80ps per tap. */</span>
<a name="l00406"></a>00406 <span class="preprocessor">#else</span>
<a name="l00407"></a><a class="code" href="structcvmx__asxx__gmii__rx__clk__set_1_1cvmx__asxx__gmii__rx__clk__set__s.html#a8f4cca6375ed72ae133849059640bb12">00407</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__gmii__rx__clk__set_1_1cvmx__asxx__gmii__rx__clk__set__s.html#a8f4cca6375ed72ae133849059640bb12">setting</a>                      : 5;
<a name="l00408"></a><a class="code" href="structcvmx__asxx__gmii__rx__clk__set_1_1cvmx__asxx__gmii__rx__clk__set__s.html#ad774c865c3709100c02e89d94bb7ec6e">00408</a>     uint64_t <a class="code" href="structcvmx__asxx__gmii__rx__clk__set_1_1cvmx__asxx__gmii__rx__clk__set__s.html#ad774c865c3709100c02e89d94bb7ec6e">reserved_5_63</a>                : 59;
<a name="l00409"></a>00409 <span class="preprocessor">#endif</span>
<a name="l00410"></a>00410 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__asxx__gmii__rx__clk__set.html#a81a23e0908518491849b19ed80d3de4e">s</a>;
<a name="l00411"></a><a class="code" href="unioncvmx__asxx__gmii__rx__clk__set.html#aeada2968ae3e6f45c491d75cabd5279b">00411</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__gmii__rx__clk__set_1_1cvmx__asxx__gmii__rx__clk__set__s.html">cvmx_asxx_gmii_rx_clk_set_s</a>    <a class="code" href="unioncvmx__asxx__gmii__rx__clk__set.html#aeada2968ae3e6f45c491d75cabd5279b">cn30xx</a>;
<a name="l00412"></a><a class="code" href="unioncvmx__asxx__gmii__rx__clk__set.html#ab762d1014f53d5712858701c16bb7d98">00412</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__gmii__rx__clk__set_1_1cvmx__asxx__gmii__rx__clk__set__s.html">cvmx_asxx_gmii_rx_clk_set_s</a>    <a class="code" href="unioncvmx__asxx__gmii__rx__clk__set.html#ab762d1014f53d5712858701c16bb7d98">cn31xx</a>;
<a name="l00413"></a><a class="code" href="unioncvmx__asxx__gmii__rx__clk__set.html#ab64181bb4c4df93916385ffa60f9522b">00413</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__gmii__rx__clk__set_1_1cvmx__asxx__gmii__rx__clk__set__s.html">cvmx_asxx_gmii_rx_clk_set_s</a>    <a class="code" href="unioncvmx__asxx__gmii__rx__clk__set.html#ab64181bb4c4df93916385ffa60f9522b">cn50xx</a>;
<a name="l00414"></a>00414 };
<a name="l00415"></a><a class="code" href="cvmx-asxx-defs_8h.html#a30a5efdde0e4a91847597fa1be63c38e">00415</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__asxx__gmii__rx__clk__set.html" title="cvmx_asx::_gmii_rx_clk_set">cvmx_asxx_gmii_rx_clk_set</a> <a class="code" href="unioncvmx__asxx__gmii__rx__clk__set.html" title="cvmx_asx::_gmii_rx_clk_set">cvmx_asxx_gmii_rx_clk_set_t</a>;
<a name="l00416"></a>00416 <span class="comment"></span>
<a name="l00417"></a>00417 <span class="comment">/**</span>
<a name="l00418"></a>00418 <span class="comment"> * cvmx_asx#_gmii_rx_dat_set</span>
<a name="l00419"></a>00419 <span class="comment"> *</span>
<a name="l00420"></a>00420 <span class="comment"> * ASX_GMII_RX_DAT_SET = GMII Clock delay setting</span>
<a name="l00421"></a>00421 <span class="comment"> *</span>
<a name="l00422"></a>00422 <span class="comment"> */</span>
<a name="l00423"></a><a class="code" href="unioncvmx__asxx__gmii__rx__dat__set.html">00423</a> <span class="keyword">union </span><a class="code" href="unioncvmx__asxx__gmii__rx__dat__set.html" title="cvmx_asx::_gmii_rx_dat_set">cvmx_asxx_gmii_rx_dat_set</a> {
<a name="l00424"></a><a class="code" href="unioncvmx__asxx__gmii__rx__dat__set.html#a61683a982643fbbe2279110290c04f3b">00424</a>     uint64_t <a class="code" href="unioncvmx__asxx__gmii__rx__dat__set.html#a61683a982643fbbe2279110290c04f3b">u64</a>;
<a name="l00425"></a><a class="code" href="structcvmx__asxx__gmii__rx__dat__set_1_1cvmx__asxx__gmii__rx__dat__set__s.html">00425</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__gmii__rx__dat__set_1_1cvmx__asxx__gmii__rx__dat__set__s.html">cvmx_asxx_gmii_rx_dat_set_s</a> {
<a name="l00426"></a>00426 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00427"></a>00427 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__gmii__rx__dat__set_1_1cvmx__asxx__gmii__rx__dat__set__s.html#a29572d03ff5b27a3ba149a7746085bce">reserved_5_63</a>                : 59;
<a name="l00428"></a>00428     uint64_t <a class="code" href="structcvmx__asxx__gmii__rx__dat__set_1_1cvmx__asxx__gmii__rx__dat__set__s.html#a7b284ed2b298184700dab55678da3647">setting</a>                      : 5;  <span class="comment">/**&lt; Setting to place on the RXD (GMII receive data)</span>
<a name="l00429"></a>00429 <span class="comment">                                                         delay lines.  The intrinsic delay can range from</span>
<a name="l00430"></a>00430 <span class="comment">                                                         50ps to 80ps per tap. */</span>
<a name="l00431"></a>00431 <span class="preprocessor">#else</span>
<a name="l00432"></a><a class="code" href="structcvmx__asxx__gmii__rx__dat__set_1_1cvmx__asxx__gmii__rx__dat__set__s.html#a7b284ed2b298184700dab55678da3647">00432</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__gmii__rx__dat__set_1_1cvmx__asxx__gmii__rx__dat__set__s.html#a7b284ed2b298184700dab55678da3647">setting</a>                      : 5;
<a name="l00433"></a><a class="code" href="structcvmx__asxx__gmii__rx__dat__set_1_1cvmx__asxx__gmii__rx__dat__set__s.html#a29572d03ff5b27a3ba149a7746085bce">00433</a>     uint64_t <a class="code" href="structcvmx__asxx__gmii__rx__dat__set_1_1cvmx__asxx__gmii__rx__dat__set__s.html#a29572d03ff5b27a3ba149a7746085bce">reserved_5_63</a>                : 59;
<a name="l00434"></a>00434 <span class="preprocessor">#endif</span>
<a name="l00435"></a>00435 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__asxx__gmii__rx__dat__set.html#a75d6e9afcf5f62312ce4165376e97fee">s</a>;
<a name="l00436"></a><a class="code" href="unioncvmx__asxx__gmii__rx__dat__set.html#a55fffda6f43ed21d6fb1d220166b7251">00436</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__gmii__rx__dat__set_1_1cvmx__asxx__gmii__rx__dat__set__s.html">cvmx_asxx_gmii_rx_dat_set_s</a>    <a class="code" href="unioncvmx__asxx__gmii__rx__dat__set.html#a55fffda6f43ed21d6fb1d220166b7251">cn30xx</a>;
<a name="l00437"></a><a class="code" href="unioncvmx__asxx__gmii__rx__dat__set.html#a91fe62ddafd2025a06668894c7317a8c">00437</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__gmii__rx__dat__set_1_1cvmx__asxx__gmii__rx__dat__set__s.html">cvmx_asxx_gmii_rx_dat_set_s</a>    <a class="code" href="unioncvmx__asxx__gmii__rx__dat__set.html#a91fe62ddafd2025a06668894c7317a8c">cn31xx</a>;
<a name="l00438"></a><a class="code" href="unioncvmx__asxx__gmii__rx__dat__set.html#ac67257ab60b708f18c9778b95652c1e0">00438</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__gmii__rx__dat__set_1_1cvmx__asxx__gmii__rx__dat__set__s.html">cvmx_asxx_gmii_rx_dat_set_s</a>    <a class="code" href="unioncvmx__asxx__gmii__rx__dat__set.html#ac67257ab60b708f18c9778b95652c1e0">cn50xx</a>;
<a name="l00439"></a>00439 };
<a name="l00440"></a><a class="code" href="cvmx-asxx-defs_8h.html#a72b5cd48979600c11f80adf8889e7dbc">00440</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__asxx__gmii__rx__dat__set.html" title="cvmx_asx::_gmii_rx_dat_set">cvmx_asxx_gmii_rx_dat_set</a> <a class="code" href="unioncvmx__asxx__gmii__rx__dat__set.html" title="cvmx_asx::_gmii_rx_dat_set">cvmx_asxx_gmii_rx_dat_set_t</a>;
<a name="l00441"></a>00441 <span class="comment"></span>
<a name="l00442"></a>00442 <span class="comment">/**</span>
<a name="l00443"></a>00443 <span class="comment"> * cvmx_asx#_int_en</span>
<a name="l00444"></a>00444 <span class="comment"> *</span>
<a name="l00445"></a>00445 <span class="comment"> * ASX_INT_EN = Interrupt Enable</span>
<a name="l00446"></a>00446 <span class="comment"> *</span>
<a name="l00447"></a>00447 <span class="comment"> */</span>
<a name="l00448"></a><a class="code" href="unioncvmx__asxx__int__en.html">00448</a> <span class="keyword">union </span><a class="code" href="unioncvmx__asxx__int__en.html" title="cvmx_asx::_int_en">cvmx_asxx_int_en</a> {
<a name="l00449"></a><a class="code" href="unioncvmx__asxx__int__en.html#a793125d7502eb7b02c603d75f35718bb">00449</a>     uint64_t <a class="code" href="unioncvmx__asxx__int__en.html#a793125d7502eb7b02c603d75f35718bb">u64</a>;
<a name="l00450"></a><a class="code" href="structcvmx__asxx__int__en_1_1cvmx__asxx__int__en__s.html">00450</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__int__en_1_1cvmx__asxx__int__en__s.html">cvmx_asxx_int_en_s</a> {
<a name="l00451"></a>00451 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00452"></a>00452 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__int__en_1_1cvmx__asxx__int__en__s.html#a28d903664d76c3e40f520bb86b6b2445">reserved_12_63</a>               : 52;
<a name="l00453"></a>00453     uint64_t <a class="code" href="structcvmx__asxx__int__en_1_1cvmx__asxx__int__en__s.html#a708f978c13c6b3af2b5a8dcc644decc2">txpsh</a>                        : 4;  <span class="comment">/**&lt; TX FIFO overflow on RMGII port */</span>
<a name="l00454"></a>00454     uint64_t <a class="code" href="structcvmx__asxx__int__en_1_1cvmx__asxx__int__en__s.html#a747aadd935e5627a9e8feef9174eedc6">txpop</a>                        : 4;  <span class="comment">/**&lt; TX FIFO underflow on RMGII port */</span>
<a name="l00455"></a>00455     uint64_t <a class="code" href="structcvmx__asxx__int__en_1_1cvmx__asxx__int__en__s.html#acdbb36d6115163ad83ff8f6f667d7a23">ovrflw</a>                       : 4;  <span class="comment">/**&lt; RX FIFO overflow on RMGII port */</span>
<a name="l00456"></a>00456 <span class="preprocessor">#else</span>
<a name="l00457"></a><a class="code" href="structcvmx__asxx__int__en_1_1cvmx__asxx__int__en__s.html#acdbb36d6115163ad83ff8f6f667d7a23">00457</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__int__en_1_1cvmx__asxx__int__en__s.html#acdbb36d6115163ad83ff8f6f667d7a23">ovrflw</a>                       : 4;
<a name="l00458"></a><a class="code" href="structcvmx__asxx__int__en_1_1cvmx__asxx__int__en__s.html#a747aadd935e5627a9e8feef9174eedc6">00458</a>     uint64_t <a class="code" href="structcvmx__asxx__int__en_1_1cvmx__asxx__int__en__s.html#a747aadd935e5627a9e8feef9174eedc6">txpop</a>                        : 4;
<a name="l00459"></a><a class="code" href="structcvmx__asxx__int__en_1_1cvmx__asxx__int__en__s.html#a708f978c13c6b3af2b5a8dcc644decc2">00459</a>     uint64_t <a class="code" href="structcvmx__asxx__int__en_1_1cvmx__asxx__int__en__s.html#a708f978c13c6b3af2b5a8dcc644decc2">txpsh</a>                        : 4;
<a name="l00460"></a><a class="code" href="structcvmx__asxx__int__en_1_1cvmx__asxx__int__en__s.html#a28d903664d76c3e40f520bb86b6b2445">00460</a>     uint64_t <a class="code" href="structcvmx__asxx__int__en_1_1cvmx__asxx__int__en__s.html#a28d903664d76c3e40f520bb86b6b2445">reserved_12_63</a>               : 52;
<a name="l00461"></a>00461 <span class="preprocessor">#endif</span>
<a name="l00462"></a>00462 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__asxx__int__en.html#a8a28f7f19376b39cd35a3bff0dc67582">s</a>;
<a name="l00463"></a><a class="code" href="structcvmx__asxx__int__en_1_1cvmx__asxx__int__en__cn30xx.html">00463</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__int__en_1_1cvmx__asxx__int__en__cn30xx.html">cvmx_asxx_int_en_cn30xx</a> {
<a name="l00464"></a>00464 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00465"></a>00465 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__int__en_1_1cvmx__asxx__int__en__cn30xx.html#a9cb737204a3c71f48362407d87f28736">reserved_11_63</a>               : 53;
<a name="l00466"></a>00466     uint64_t <a class="code" href="structcvmx__asxx__int__en_1_1cvmx__asxx__int__en__cn30xx.html#a996784ce745b71d6b2c65050723bfdb4">txpsh</a>                        : 3;  <span class="comment">/**&lt; TX FIFO overflow on RMGII port */</span>
<a name="l00467"></a>00467     uint64_t <a class="code" href="structcvmx__asxx__int__en_1_1cvmx__asxx__int__en__cn30xx.html#a72f71a1613768eddacfcce0556729a3b">reserved_7_7</a>                 : 1;
<a name="l00468"></a>00468     uint64_t <a class="code" href="structcvmx__asxx__int__en_1_1cvmx__asxx__int__en__cn30xx.html#aa9a5f75f883e2994e6cbfa6302a90c7f">txpop</a>                        : 3;  <span class="comment">/**&lt; TX FIFO underflow on RMGII port */</span>
<a name="l00469"></a>00469     uint64_t <a class="code" href="structcvmx__asxx__int__en_1_1cvmx__asxx__int__en__cn30xx.html#a6be8c3720bb0a07e5f2cd0abe7b470df">reserved_3_3</a>                 : 1;
<a name="l00470"></a>00470     uint64_t <a class="code" href="structcvmx__asxx__int__en_1_1cvmx__asxx__int__en__cn30xx.html#a227a4fce63b72f79679eeef736cbd807">ovrflw</a>                       : 3;  <span class="comment">/**&lt; RX FIFO overflow on RMGII port */</span>
<a name="l00471"></a>00471 <span class="preprocessor">#else</span>
<a name="l00472"></a><a class="code" href="structcvmx__asxx__int__en_1_1cvmx__asxx__int__en__cn30xx.html#a227a4fce63b72f79679eeef736cbd807">00472</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__int__en_1_1cvmx__asxx__int__en__cn30xx.html#a227a4fce63b72f79679eeef736cbd807">ovrflw</a>                       : 3;
<a name="l00473"></a><a class="code" href="structcvmx__asxx__int__en_1_1cvmx__asxx__int__en__cn30xx.html#a6be8c3720bb0a07e5f2cd0abe7b470df">00473</a>     uint64_t <a class="code" href="structcvmx__asxx__int__en_1_1cvmx__asxx__int__en__cn30xx.html#a6be8c3720bb0a07e5f2cd0abe7b470df">reserved_3_3</a>                 : 1;
<a name="l00474"></a><a class="code" href="structcvmx__asxx__int__en_1_1cvmx__asxx__int__en__cn30xx.html#aa9a5f75f883e2994e6cbfa6302a90c7f">00474</a>     uint64_t <a class="code" href="structcvmx__asxx__int__en_1_1cvmx__asxx__int__en__cn30xx.html#aa9a5f75f883e2994e6cbfa6302a90c7f">txpop</a>                        : 3;
<a name="l00475"></a><a class="code" href="structcvmx__asxx__int__en_1_1cvmx__asxx__int__en__cn30xx.html#a72f71a1613768eddacfcce0556729a3b">00475</a>     uint64_t <a class="code" href="structcvmx__asxx__int__en_1_1cvmx__asxx__int__en__cn30xx.html#a72f71a1613768eddacfcce0556729a3b">reserved_7_7</a>                 : 1;
<a name="l00476"></a><a class="code" href="structcvmx__asxx__int__en_1_1cvmx__asxx__int__en__cn30xx.html#a996784ce745b71d6b2c65050723bfdb4">00476</a>     uint64_t <a class="code" href="structcvmx__asxx__int__en_1_1cvmx__asxx__int__en__cn30xx.html#a996784ce745b71d6b2c65050723bfdb4">txpsh</a>                        : 3;
<a name="l00477"></a><a class="code" href="structcvmx__asxx__int__en_1_1cvmx__asxx__int__en__cn30xx.html#a9cb737204a3c71f48362407d87f28736">00477</a>     uint64_t <a class="code" href="structcvmx__asxx__int__en_1_1cvmx__asxx__int__en__cn30xx.html#a9cb737204a3c71f48362407d87f28736">reserved_11_63</a>               : 53;
<a name="l00478"></a>00478 <span class="preprocessor">#endif</span>
<a name="l00479"></a>00479 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__asxx__int__en.html#a82af4473ef389c7e956a734373d69b9f">cn30xx</a>;
<a name="l00480"></a><a class="code" href="unioncvmx__asxx__int__en.html#a680237cbacc428a0cbffb0766731430d">00480</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__int__en_1_1cvmx__asxx__int__en__cn30xx.html">cvmx_asxx_int_en_cn30xx</a>        <a class="code" href="unioncvmx__asxx__int__en.html#a680237cbacc428a0cbffb0766731430d">cn31xx</a>;
<a name="l00481"></a><a class="code" href="unioncvmx__asxx__int__en.html#a61ad7183b2ae18fed32c5f566af23141">00481</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__int__en_1_1cvmx__asxx__int__en__s.html">cvmx_asxx_int_en_s</a>             <a class="code" href="unioncvmx__asxx__int__en.html#a61ad7183b2ae18fed32c5f566af23141">cn38xx</a>;
<a name="l00482"></a><a class="code" href="unioncvmx__asxx__int__en.html#ac3d80757c7e14fb9b5bfad7ff0b5c977">00482</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__int__en_1_1cvmx__asxx__int__en__s.html">cvmx_asxx_int_en_s</a>             <a class="code" href="unioncvmx__asxx__int__en.html#ac3d80757c7e14fb9b5bfad7ff0b5c977">cn38xxp2</a>;
<a name="l00483"></a><a class="code" href="unioncvmx__asxx__int__en.html#a12deaccb259f7d973364c86640344452">00483</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__int__en_1_1cvmx__asxx__int__en__cn30xx.html">cvmx_asxx_int_en_cn30xx</a>        <a class="code" href="unioncvmx__asxx__int__en.html#a12deaccb259f7d973364c86640344452">cn50xx</a>;
<a name="l00484"></a><a class="code" href="unioncvmx__asxx__int__en.html#a619da6e586d16fcb1c71f36e8fd939b2">00484</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__int__en_1_1cvmx__asxx__int__en__s.html">cvmx_asxx_int_en_s</a>             <a class="code" href="unioncvmx__asxx__int__en.html#a619da6e586d16fcb1c71f36e8fd939b2">cn58xx</a>;
<a name="l00485"></a><a class="code" href="unioncvmx__asxx__int__en.html#a499fc41b710f55c9ddba87a539b3143a">00485</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__int__en_1_1cvmx__asxx__int__en__s.html">cvmx_asxx_int_en_s</a>             <a class="code" href="unioncvmx__asxx__int__en.html#a499fc41b710f55c9ddba87a539b3143a">cn58xxp1</a>;
<a name="l00486"></a>00486 };
<a name="l00487"></a><a class="code" href="cvmx-asxx-defs_8h.html#ad912fe860f0c5aed94ffaec234de53fc">00487</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__asxx__int__en.html" title="cvmx_asx::_int_en">cvmx_asxx_int_en</a> <a class="code" href="unioncvmx__asxx__int__en.html" title="cvmx_asx::_int_en">cvmx_asxx_int_en_t</a>;
<a name="l00488"></a>00488 <span class="comment"></span>
<a name="l00489"></a>00489 <span class="comment">/**</span>
<a name="l00490"></a>00490 <span class="comment"> * cvmx_asx#_int_reg</span>
<a name="l00491"></a>00491 <span class="comment"> *</span>
<a name="l00492"></a>00492 <span class="comment"> * ASX_INT_REG = Interrupt Register</span>
<a name="l00493"></a>00493 <span class="comment"> *</span>
<a name="l00494"></a>00494 <span class="comment"> */</span>
<a name="l00495"></a><a class="code" href="unioncvmx__asxx__int__reg.html">00495</a> <span class="keyword">union </span><a class="code" href="unioncvmx__asxx__int__reg.html" title="cvmx_asx::_int_reg">cvmx_asxx_int_reg</a> {
<a name="l00496"></a><a class="code" href="unioncvmx__asxx__int__reg.html#a30643142cf6d6e6222ff0ec8c9b2d95d">00496</a>     uint64_t <a class="code" href="unioncvmx__asxx__int__reg.html#a30643142cf6d6e6222ff0ec8c9b2d95d">u64</a>;
<a name="l00497"></a><a class="code" href="structcvmx__asxx__int__reg_1_1cvmx__asxx__int__reg__s.html">00497</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__int__reg_1_1cvmx__asxx__int__reg__s.html">cvmx_asxx_int_reg_s</a> {
<a name="l00498"></a>00498 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00499"></a>00499 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__int__reg_1_1cvmx__asxx__int__reg__s.html#a7cf3efdca9b3ba72657c5da597ff60b2">reserved_12_63</a>               : 52;
<a name="l00500"></a>00500     uint64_t <a class="code" href="structcvmx__asxx__int__reg_1_1cvmx__asxx__int__reg__s.html#a211f5e5cd68076bd83dedf4d8bae7c7c">txpsh</a>                        : 4;  <span class="comment">/**&lt; TX FIFO overflow on RMGII port */</span>
<a name="l00501"></a>00501     uint64_t <a class="code" href="structcvmx__asxx__int__reg_1_1cvmx__asxx__int__reg__s.html#af87ccd27542f053c3d1a533aecd9dc39">txpop</a>                        : 4;  <span class="comment">/**&lt; TX FIFO underflow on RMGII port */</span>
<a name="l00502"></a>00502     uint64_t <a class="code" href="structcvmx__asxx__int__reg_1_1cvmx__asxx__int__reg__s.html#a667d51dd3ab417c5da4ed68c4e4c88b5">ovrflw</a>                       : 4;  <span class="comment">/**&lt; RX FIFO overflow on RMGII port */</span>
<a name="l00503"></a>00503 <span class="preprocessor">#else</span>
<a name="l00504"></a><a class="code" href="structcvmx__asxx__int__reg_1_1cvmx__asxx__int__reg__s.html#a667d51dd3ab417c5da4ed68c4e4c88b5">00504</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__int__reg_1_1cvmx__asxx__int__reg__s.html#a667d51dd3ab417c5da4ed68c4e4c88b5">ovrflw</a>                       : 4;
<a name="l00505"></a><a class="code" href="structcvmx__asxx__int__reg_1_1cvmx__asxx__int__reg__s.html#af87ccd27542f053c3d1a533aecd9dc39">00505</a>     uint64_t <a class="code" href="structcvmx__asxx__int__reg_1_1cvmx__asxx__int__reg__s.html#af87ccd27542f053c3d1a533aecd9dc39">txpop</a>                        : 4;
<a name="l00506"></a><a class="code" href="structcvmx__asxx__int__reg_1_1cvmx__asxx__int__reg__s.html#a211f5e5cd68076bd83dedf4d8bae7c7c">00506</a>     uint64_t <a class="code" href="structcvmx__asxx__int__reg_1_1cvmx__asxx__int__reg__s.html#a211f5e5cd68076bd83dedf4d8bae7c7c">txpsh</a>                        : 4;
<a name="l00507"></a><a class="code" href="structcvmx__asxx__int__reg_1_1cvmx__asxx__int__reg__s.html#a7cf3efdca9b3ba72657c5da597ff60b2">00507</a>     uint64_t <a class="code" href="structcvmx__asxx__int__reg_1_1cvmx__asxx__int__reg__s.html#a7cf3efdca9b3ba72657c5da597ff60b2">reserved_12_63</a>               : 52;
<a name="l00508"></a>00508 <span class="preprocessor">#endif</span>
<a name="l00509"></a>00509 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__asxx__int__reg.html#a09b6f03ef7e96fccafb9909179f63987">s</a>;
<a name="l00510"></a><a class="code" href="structcvmx__asxx__int__reg_1_1cvmx__asxx__int__reg__cn30xx.html">00510</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__int__reg_1_1cvmx__asxx__int__reg__cn30xx.html">cvmx_asxx_int_reg_cn30xx</a> {
<a name="l00511"></a>00511 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00512"></a>00512 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__int__reg_1_1cvmx__asxx__int__reg__cn30xx.html#ac5824d28c6ae72f63d2bacf154e9cc34">reserved_11_63</a>               : 53;
<a name="l00513"></a>00513     uint64_t <a class="code" href="structcvmx__asxx__int__reg_1_1cvmx__asxx__int__reg__cn30xx.html#a7b9445fc285ca99868f63a2965590146">txpsh</a>                        : 3;  <span class="comment">/**&lt; TX FIFO overflow on RMGII port */</span>
<a name="l00514"></a>00514     uint64_t <a class="code" href="structcvmx__asxx__int__reg_1_1cvmx__asxx__int__reg__cn30xx.html#a6795c78a6af18ed470df33fb6ed03951">reserved_7_7</a>                 : 1;
<a name="l00515"></a>00515     uint64_t <a class="code" href="structcvmx__asxx__int__reg_1_1cvmx__asxx__int__reg__cn30xx.html#ae3387e0b7e58195d7730f1dc7defc702">txpop</a>                        : 3;  <span class="comment">/**&lt; TX FIFO underflow on RMGII port */</span>
<a name="l00516"></a>00516     uint64_t <a class="code" href="structcvmx__asxx__int__reg_1_1cvmx__asxx__int__reg__cn30xx.html#aaf7b92c57f79e09ab8d6e369f1fb4037">reserved_3_3</a>                 : 1;
<a name="l00517"></a>00517     uint64_t <a class="code" href="structcvmx__asxx__int__reg_1_1cvmx__asxx__int__reg__cn30xx.html#ac94141830b0c20dcc5dd4daf0c5e9b92">ovrflw</a>                       : 3;  <span class="comment">/**&lt; RX FIFO overflow on RMGII port */</span>
<a name="l00518"></a>00518 <span class="preprocessor">#else</span>
<a name="l00519"></a><a class="code" href="structcvmx__asxx__int__reg_1_1cvmx__asxx__int__reg__cn30xx.html#ac94141830b0c20dcc5dd4daf0c5e9b92">00519</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__int__reg_1_1cvmx__asxx__int__reg__cn30xx.html#ac94141830b0c20dcc5dd4daf0c5e9b92">ovrflw</a>                       : 3;
<a name="l00520"></a><a class="code" href="structcvmx__asxx__int__reg_1_1cvmx__asxx__int__reg__cn30xx.html#aaf7b92c57f79e09ab8d6e369f1fb4037">00520</a>     uint64_t <a class="code" href="structcvmx__asxx__int__reg_1_1cvmx__asxx__int__reg__cn30xx.html#aaf7b92c57f79e09ab8d6e369f1fb4037">reserved_3_3</a>                 : 1;
<a name="l00521"></a><a class="code" href="structcvmx__asxx__int__reg_1_1cvmx__asxx__int__reg__cn30xx.html#ae3387e0b7e58195d7730f1dc7defc702">00521</a>     uint64_t <a class="code" href="structcvmx__asxx__int__reg_1_1cvmx__asxx__int__reg__cn30xx.html#ae3387e0b7e58195d7730f1dc7defc702">txpop</a>                        : 3;
<a name="l00522"></a><a class="code" href="structcvmx__asxx__int__reg_1_1cvmx__asxx__int__reg__cn30xx.html#a6795c78a6af18ed470df33fb6ed03951">00522</a>     uint64_t <a class="code" href="structcvmx__asxx__int__reg_1_1cvmx__asxx__int__reg__cn30xx.html#a6795c78a6af18ed470df33fb6ed03951">reserved_7_7</a>                 : 1;
<a name="l00523"></a><a class="code" href="structcvmx__asxx__int__reg_1_1cvmx__asxx__int__reg__cn30xx.html#a7b9445fc285ca99868f63a2965590146">00523</a>     uint64_t <a class="code" href="structcvmx__asxx__int__reg_1_1cvmx__asxx__int__reg__cn30xx.html#a7b9445fc285ca99868f63a2965590146">txpsh</a>                        : 3;
<a name="l00524"></a><a class="code" href="structcvmx__asxx__int__reg_1_1cvmx__asxx__int__reg__cn30xx.html#ac5824d28c6ae72f63d2bacf154e9cc34">00524</a>     uint64_t <a class="code" href="structcvmx__asxx__int__reg_1_1cvmx__asxx__int__reg__cn30xx.html#ac5824d28c6ae72f63d2bacf154e9cc34">reserved_11_63</a>               : 53;
<a name="l00525"></a>00525 <span class="preprocessor">#endif</span>
<a name="l00526"></a>00526 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__asxx__int__reg.html#a2d7b25fd0f44a9a59cf8e8036f84ebe4">cn30xx</a>;
<a name="l00527"></a><a class="code" href="unioncvmx__asxx__int__reg.html#af79d24901acfc7305bde561171bca3bf">00527</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__int__reg_1_1cvmx__asxx__int__reg__cn30xx.html">cvmx_asxx_int_reg_cn30xx</a>       <a class="code" href="unioncvmx__asxx__int__reg.html#af79d24901acfc7305bde561171bca3bf">cn31xx</a>;
<a name="l00528"></a><a class="code" href="unioncvmx__asxx__int__reg.html#a700a901ba5682f1b272b767016a8f7a6">00528</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__int__reg_1_1cvmx__asxx__int__reg__s.html">cvmx_asxx_int_reg_s</a>            <a class="code" href="unioncvmx__asxx__int__reg.html#a700a901ba5682f1b272b767016a8f7a6">cn38xx</a>;
<a name="l00529"></a><a class="code" href="unioncvmx__asxx__int__reg.html#ada8374fc311da49fc276005146d662d7">00529</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__int__reg_1_1cvmx__asxx__int__reg__s.html">cvmx_asxx_int_reg_s</a>            <a class="code" href="unioncvmx__asxx__int__reg.html#ada8374fc311da49fc276005146d662d7">cn38xxp2</a>;
<a name="l00530"></a><a class="code" href="unioncvmx__asxx__int__reg.html#aa8078d3e81f8312cc7b96a392062552d">00530</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__int__reg_1_1cvmx__asxx__int__reg__cn30xx.html">cvmx_asxx_int_reg_cn30xx</a>       <a class="code" href="unioncvmx__asxx__int__reg.html#aa8078d3e81f8312cc7b96a392062552d">cn50xx</a>;
<a name="l00531"></a><a class="code" href="unioncvmx__asxx__int__reg.html#a0c5c9b132f1be299eb06b1f63657bcdc">00531</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__int__reg_1_1cvmx__asxx__int__reg__s.html">cvmx_asxx_int_reg_s</a>            <a class="code" href="unioncvmx__asxx__int__reg.html#a0c5c9b132f1be299eb06b1f63657bcdc">cn58xx</a>;
<a name="l00532"></a><a class="code" href="unioncvmx__asxx__int__reg.html#ade18c5d01f3ec2adede9556b1ac85b62">00532</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__int__reg_1_1cvmx__asxx__int__reg__s.html">cvmx_asxx_int_reg_s</a>            <a class="code" href="unioncvmx__asxx__int__reg.html#ade18c5d01f3ec2adede9556b1ac85b62">cn58xxp1</a>;
<a name="l00533"></a>00533 };
<a name="l00534"></a><a class="code" href="cvmx-asxx-defs_8h.html#ac9e6ffbfee12edc729d03000af818506">00534</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__asxx__int__reg.html" title="cvmx_asx::_int_reg">cvmx_asxx_int_reg</a> <a class="code" href="unioncvmx__asxx__int__reg.html" title="cvmx_asx::_int_reg">cvmx_asxx_int_reg_t</a>;
<a name="l00535"></a>00535 <span class="comment"></span>
<a name="l00536"></a>00536 <span class="comment">/**</span>
<a name="l00537"></a>00537 <span class="comment"> * cvmx_asx#_mii_rx_dat_set</span>
<a name="l00538"></a>00538 <span class="comment"> *</span>
<a name="l00539"></a>00539 <span class="comment"> * ASX_MII_RX_DAT_SET = GMII Clock delay setting</span>
<a name="l00540"></a>00540 <span class="comment"> *</span>
<a name="l00541"></a>00541 <span class="comment"> */</span>
<a name="l00542"></a><a class="code" href="unioncvmx__asxx__mii__rx__dat__set.html">00542</a> <span class="keyword">union </span><a class="code" href="unioncvmx__asxx__mii__rx__dat__set.html" title="cvmx_asx::_mii_rx_dat_set">cvmx_asxx_mii_rx_dat_set</a> {
<a name="l00543"></a><a class="code" href="unioncvmx__asxx__mii__rx__dat__set.html#ae2e74a47fee1c9692a5758d8a65db9a0">00543</a>     uint64_t <a class="code" href="unioncvmx__asxx__mii__rx__dat__set.html#ae2e74a47fee1c9692a5758d8a65db9a0">u64</a>;
<a name="l00544"></a><a class="code" href="structcvmx__asxx__mii__rx__dat__set_1_1cvmx__asxx__mii__rx__dat__set__s.html">00544</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__mii__rx__dat__set_1_1cvmx__asxx__mii__rx__dat__set__s.html">cvmx_asxx_mii_rx_dat_set_s</a> {
<a name="l00545"></a>00545 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00546"></a>00546 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__mii__rx__dat__set_1_1cvmx__asxx__mii__rx__dat__set__s.html#a168cfd7a67b672a507e651bba9c7db16">reserved_5_63</a>                : 59;
<a name="l00547"></a>00547     uint64_t <a class="code" href="structcvmx__asxx__mii__rx__dat__set_1_1cvmx__asxx__mii__rx__dat__set__s.html#aaec1a69db239636afd8ef606eb6a5024">setting</a>                      : 5;  <span class="comment">/**&lt; Setting to place on the RXD (MII receive data)</span>
<a name="l00548"></a>00548 <span class="comment">                                                         delay lines.  The intrinsic delay can range from</span>
<a name="l00549"></a>00549 <span class="comment">                                                         50ps to 80ps per tap. */</span>
<a name="l00550"></a>00550 <span class="preprocessor">#else</span>
<a name="l00551"></a><a class="code" href="structcvmx__asxx__mii__rx__dat__set_1_1cvmx__asxx__mii__rx__dat__set__s.html#aaec1a69db239636afd8ef606eb6a5024">00551</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__mii__rx__dat__set_1_1cvmx__asxx__mii__rx__dat__set__s.html#aaec1a69db239636afd8ef606eb6a5024">setting</a>                      : 5;
<a name="l00552"></a><a class="code" href="structcvmx__asxx__mii__rx__dat__set_1_1cvmx__asxx__mii__rx__dat__set__s.html#a168cfd7a67b672a507e651bba9c7db16">00552</a>     uint64_t <a class="code" href="structcvmx__asxx__mii__rx__dat__set_1_1cvmx__asxx__mii__rx__dat__set__s.html#a168cfd7a67b672a507e651bba9c7db16">reserved_5_63</a>                : 59;
<a name="l00553"></a>00553 <span class="preprocessor">#endif</span>
<a name="l00554"></a>00554 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__asxx__mii__rx__dat__set.html#a6cc13cb00b3bf74101775dd244bd88fd">s</a>;
<a name="l00555"></a><a class="code" href="unioncvmx__asxx__mii__rx__dat__set.html#a9533873785e57e68bff245de08d94bfd">00555</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__mii__rx__dat__set_1_1cvmx__asxx__mii__rx__dat__set__s.html">cvmx_asxx_mii_rx_dat_set_s</a>     <a class="code" href="unioncvmx__asxx__mii__rx__dat__set.html#a9533873785e57e68bff245de08d94bfd">cn30xx</a>;
<a name="l00556"></a><a class="code" href="unioncvmx__asxx__mii__rx__dat__set.html#abff03b7b29070cddef4b1965823af070">00556</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__mii__rx__dat__set_1_1cvmx__asxx__mii__rx__dat__set__s.html">cvmx_asxx_mii_rx_dat_set_s</a>     <a class="code" href="unioncvmx__asxx__mii__rx__dat__set.html#abff03b7b29070cddef4b1965823af070">cn50xx</a>;
<a name="l00557"></a>00557 };
<a name="l00558"></a><a class="code" href="cvmx-asxx-defs_8h.html#a491c74b9f13b3660b85c3901585cf7c9">00558</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__asxx__mii__rx__dat__set.html" title="cvmx_asx::_mii_rx_dat_set">cvmx_asxx_mii_rx_dat_set</a> <a class="code" href="unioncvmx__asxx__mii__rx__dat__set.html" title="cvmx_asx::_mii_rx_dat_set">cvmx_asxx_mii_rx_dat_set_t</a>;
<a name="l00559"></a>00559 <span class="comment"></span>
<a name="l00560"></a>00560 <span class="comment">/**</span>
<a name="l00561"></a>00561 <span class="comment"> * cvmx_asx#_prt_loop</span>
<a name="l00562"></a>00562 <span class="comment"> *</span>
<a name="l00563"></a>00563 <span class="comment"> * ASX_PRT_LOOP = Internal Loopback mode - TX FIFO output goes into RX FIFO (and maybe pins)</span>
<a name="l00564"></a>00564 <span class="comment"> *</span>
<a name="l00565"></a>00565 <span class="comment"> */</span>
<a name="l00566"></a><a class="code" href="unioncvmx__asxx__prt__loop.html">00566</a> <span class="keyword">union </span><a class="code" href="unioncvmx__asxx__prt__loop.html" title="cvmx_asx::_prt_loop">cvmx_asxx_prt_loop</a> {
<a name="l00567"></a><a class="code" href="unioncvmx__asxx__prt__loop.html#accf51bbf45564bc0bd3aa6fe3371d311">00567</a>     uint64_t <a class="code" href="unioncvmx__asxx__prt__loop.html#accf51bbf45564bc0bd3aa6fe3371d311">u64</a>;
<a name="l00568"></a><a class="code" href="structcvmx__asxx__prt__loop_1_1cvmx__asxx__prt__loop__s.html">00568</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__prt__loop_1_1cvmx__asxx__prt__loop__s.html">cvmx_asxx_prt_loop_s</a> {
<a name="l00569"></a>00569 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00570"></a>00570 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__prt__loop_1_1cvmx__asxx__prt__loop__s.html#accfa5e5da43ae25e7eb7dc4793d765b6">reserved_8_63</a>                : 56;
<a name="l00571"></a>00571     uint64_t <a class="code" href="structcvmx__asxx__prt__loop_1_1cvmx__asxx__prt__loop__s.html#a868dafa6b123398b4c7fea50de9219f6">ext_loop</a>                     : 4;  <span class="comment">/**&lt; External Loopback Enable</span>
<a name="l00572"></a>00572 <span class="comment">                                                         0 = No Loopback (TX FIFO is filled by RMGII)</span>
<a name="l00573"></a>00573 <span class="comment">                                                         1 = RX FIFO drives the TX FIFO</span>
<a name="l00574"></a>00574 <span class="comment">                                                             - GMX_PRT_CFG[DUPLEX] must be 1 (FullDuplex)</span>
<a name="l00575"></a>00575 <span class="comment">                                                             - GMX_PRT_CFG[SPEED] must be 1  (GigE speed)</span>
<a name="l00576"></a>00576 <span class="comment">                                                             - core clock &gt; 250MHZ</span>
<a name="l00577"></a>00577 <span class="comment">                                                             - rxc must not deviate from the +-50ppm</span>
<a name="l00578"></a>00578 <span class="comment">                                                             - if txc&gt;rxc, idle cycle may drop over time */</span>
<a name="l00579"></a>00579     uint64_t <a class="code" href="structcvmx__asxx__prt__loop_1_1cvmx__asxx__prt__loop__s.html#ada5663bb937ce41e02f51e67a5e9e403">int_loop</a>                     : 4;  <span class="comment">/**&lt; Internal Loopback Enable</span>
<a name="l00580"></a>00580 <span class="comment">                                                         0 = No Loopback (RX FIFO is filled by RMGII pins)</span>
<a name="l00581"></a>00581 <span class="comment">                                                         1 = TX FIFO drives the RX FIFO</span>
<a name="l00582"></a>00582 <span class="comment">                                                         Note, in internal loop-back mode, the RGMII link</span>
<a name="l00583"></a>00583 <span class="comment">                                                         status is not used (since there is no real PHY).</span>
<a name="l00584"></a>00584 <span class="comment">                                                         Software cannot use the inband status. */</span>
<a name="l00585"></a>00585 <span class="preprocessor">#else</span>
<a name="l00586"></a><a class="code" href="structcvmx__asxx__prt__loop_1_1cvmx__asxx__prt__loop__s.html#ada5663bb937ce41e02f51e67a5e9e403">00586</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__prt__loop_1_1cvmx__asxx__prt__loop__s.html#ada5663bb937ce41e02f51e67a5e9e403">int_loop</a>                     : 4;
<a name="l00587"></a><a class="code" href="structcvmx__asxx__prt__loop_1_1cvmx__asxx__prt__loop__s.html#a868dafa6b123398b4c7fea50de9219f6">00587</a>     uint64_t <a class="code" href="structcvmx__asxx__prt__loop_1_1cvmx__asxx__prt__loop__s.html#a868dafa6b123398b4c7fea50de9219f6">ext_loop</a>                     : 4;
<a name="l00588"></a><a class="code" href="structcvmx__asxx__prt__loop_1_1cvmx__asxx__prt__loop__s.html#accfa5e5da43ae25e7eb7dc4793d765b6">00588</a>     uint64_t <a class="code" href="structcvmx__asxx__prt__loop_1_1cvmx__asxx__prt__loop__s.html#accfa5e5da43ae25e7eb7dc4793d765b6">reserved_8_63</a>                : 56;
<a name="l00589"></a>00589 <span class="preprocessor">#endif</span>
<a name="l00590"></a>00590 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__asxx__prt__loop.html#a1c5cbaf2e3d88aefccb6d6acf476ca95">s</a>;
<a name="l00591"></a><a class="code" href="structcvmx__asxx__prt__loop_1_1cvmx__asxx__prt__loop__cn30xx.html">00591</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__prt__loop_1_1cvmx__asxx__prt__loop__cn30xx.html">cvmx_asxx_prt_loop_cn30xx</a> {
<a name="l00592"></a>00592 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00593"></a>00593 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__prt__loop_1_1cvmx__asxx__prt__loop__cn30xx.html#aa34e0492a409b94bbb2b297d9f5a0ca6">reserved_7_63</a>                : 57;
<a name="l00594"></a>00594     uint64_t <a class="code" href="structcvmx__asxx__prt__loop_1_1cvmx__asxx__prt__loop__cn30xx.html#a5d093a4b393f74558dec948aa34bea05">ext_loop</a>                     : 3;  <span class="comment">/**&lt; External Loopback Enable</span>
<a name="l00595"></a>00595 <span class="comment">                                                         0 = No Loopback (TX FIFO is filled by RMGII)</span>
<a name="l00596"></a>00596 <span class="comment">                                                         1 = RX FIFO drives the TX FIFO</span>
<a name="l00597"></a>00597 <span class="comment">                                                             - GMX_PRT_CFG[DUPLEX] must be 1 (FullDuplex)</span>
<a name="l00598"></a>00598 <span class="comment">                                                             - GMX_PRT_CFG[SPEED] must be 1  (GigE speed)</span>
<a name="l00599"></a>00599 <span class="comment">                                                             - core clock &gt; 250MHZ</span>
<a name="l00600"></a>00600 <span class="comment">                                                             - rxc must not deviate from the +-50ppm</span>
<a name="l00601"></a>00601 <span class="comment">                                                             - if txc&gt;rxc, idle cycle may drop over time */</span>
<a name="l00602"></a>00602     uint64_t <a class="code" href="structcvmx__asxx__prt__loop_1_1cvmx__asxx__prt__loop__cn30xx.html#a448f651101b2dc62000f0ccc57d83696">reserved_3_3</a>                 : 1;
<a name="l00603"></a>00603     uint64_t <a class="code" href="structcvmx__asxx__prt__loop_1_1cvmx__asxx__prt__loop__cn30xx.html#a0c1582bbd59728e62dffd68d7bb5a7b5">int_loop</a>                     : 3;  <span class="comment">/**&lt; Internal Loopback Enable</span>
<a name="l00604"></a>00604 <span class="comment">                                                         0 = No Loopback (RX FIFO is filled by RMGII pins)</span>
<a name="l00605"></a>00605 <span class="comment">                                                         1 = TX FIFO drives the RX FIFO</span>
<a name="l00606"></a>00606 <span class="comment">                                                             - GMX_PRT_CFG[DUPLEX] must be 1 (FullDuplex)</span>
<a name="l00607"></a>00607 <span class="comment">                                                             - GMX_PRT_CFG[SPEED] must be 1  (GigE speed)</span>
<a name="l00608"></a>00608 <span class="comment">                                                             - GMX_TX_CLK[CLK_CNT] must be 1</span>
<a name="l00609"></a>00609 <span class="comment">                                                         Note, in internal loop-back mode, the RGMII link</span>
<a name="l00610"></a>00610 <span class="comment">                                                         status is not used (since there is no real PHY).</span>
<a name="l00611"></a>00611 <span class="comment">                                                         Software cannot use the inband status. */</span>
<a name="l00612"></a>00612 <span class="preprocessor">#else</span>
<a name="l00613"></a><a class="code" href="structcvmx__asxx__prt__loop_1_1cvmx__asxx__prt__loop__cn30xx.html#a0c1582bbd59728e62dffd68d7bb5a7b5">00613</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__prt__loop_1_1cvmx__asxx__prt__loop__cn30xx.html#a0c1582bbd59728e62dffd68d7bb5a7b5">int_loop</a>                     : 3;
<a name="l00614"></a><a class="code" href="structcvmx__asxx__prt__loop_1_1cvmx__asxx__prt__loop__cn30xx.html#a448f651101b2dc62000f0ccc57d83696">00614</a>     uint64_t <a class="code" href="structcvmx__asxx__prt__loop_1_1cvmx__asxx__prt__loop__cn30xx.html#a448f651101b2dc62000f0ccc57d83696">reserved_3_3</a>                 : 1;
<a name="l00615"></a><a class="code" href="structcvmx__asxx__prt__loop_1_1cvmx__asxx__prt__loop__cn30xx.html#a5d093a4b393f74558dec948aa34bea05">00615</a>     uint64_t <a class="code" href="structcvmx__asxx__prt__loop_1_1cvmx__asxx__prt__loop__cn30xx.html#a5d093a4b393f74558dec948aa34bea05">ext_loop</a>                     : 3;
<a name="l00616"></a><a class="code" href="structcvmx__asxx__prt__loop_1_1cvmx__asxx__prt__loop__cn30xx.html#aa34e0492a409b94bbb2b297d9f5a0ca6">00616</a>     uint64_t <a class="code" href="structcvmx__asxx__prt__loop_1_1cvmx__asxx__prt__loop__cn30xx.html#aa34e0492a409b94bbb2b297d9f5a0ca6">reserved_7_63</a>                : 57;
<a name="l00617"></a>00617 <span class="preprocessor">#endif</span>
<a name="l00618"></a>00618 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__asxx__prt__loop.html#a291e6413dbf0065daab2058aad87d02d">cn30xx</a>;
<a name="l00619"></a><a class="code" href="unioncvmx__asxx__prt__loop.html#af021285474e36f21ca64fbe6765c94a0">00619</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__prt__loop_1_1cvmx__asxx__prt__loop__cn30xx.html">cvmx_asxx_prt_loop_cn30xx</a>      <a class="code" href="unioncvmx__asxx__prt__loop.html#af021285474e36f21ca64fbe6765c94a0">cn31xx</a>;
<a name="l00620"></a><a class="code" href="unioncvmx__asxx__prt__loop.html#ab34e2aa71ae8a534ce057925868be418">00620</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__prt__loop_1_1cvmx__asxx__prt__loop__s.html">cvmx_asxx_prt_loop_s</a>           <a class="code" href="unioncvmx__asxx__prt__loop.html#ab34e2aa71ae8a534ce057925868be418">cn38xx</a>;
<a name="l00621"></a><a class="code" href="unioncvmx__asxx__prt__loop.html#ab4fc8bc10b7bda36ca69ef60dc6ee06a">00621</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__prt__loop_1_1cvmx__asxx__prt__loop__s.html">cvmx_asxx_prt_loop_s</a>           <a class="code" href="unioncvmx__asxx__prt__loop.html#ab4fc8bc10b7bda36ca69ef60dc6ee06a">cn38xxp2</a>;
<a name="l00622"></a><a class="code" href="unioncvmx__asxx__prt__loop.html#a3334e29c75410acb1ac299db0a873677">00622</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__prt__loop_1_1cvmx__asxx__prt__loop__cn30xx.html">cvmx_asxx_prt_loop_cn30xx</a>      <a class="code" href="unioncvmx__asxx__prt__loop.html#a3334e29c75410acb1ac299db0a873677">cn50xx</a>;
<a name="l00623"></a><a class="code" href="unioncvmx__asxx__prt__loop.html#a11cf9f528e5976384898e80fd89fab26">00623</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__prt__loop_1_1cvmx__asxx__prt__loop__s.html">cvmx_asxx_prt_loop_s</a>           <a class="code" href="unioncvmx__asxx__prt__loop.html#a11cf9f528e5976384898e80fd89fab26">cn58xx</a>;
<a name="l00624"></a><a class="code" href="unioncvmx__asxx__prt__loop.html#ac6e6d58a43a29f627a2468ce5a238242">00624</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__prt__loop_1_1cvmx__asxx__prt__loop__s.html">cvmx_asxx_prt_loop_s</a>           <a class="code" href="unioncvmx__asxx__prt__loop.html#ac6e6d58a43a29f627a2468ce5a238242">cn58xxp1</a>;
<a name="l00625"></a>00625 };
<a name="l00626"></a><a class="code" href="cvmx-asxx-defs_8h.html#aa80644fdfa548b1721f1311e68a6dd3d">00626</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__asxx__prt__loop.html" title="cvmx_asx::_prt_loop">cvmx_asxx_prt_loop</a> <a class="code" href="unioncvmx__asxx__prt__loop.html" title="cvmx_asx::_prt_loop">cvmx_asxx_prt_loop_t</a>;
<a name="l00627"></a>00627 <span class="comment"></span>
<a name="l00628"></a>00628 <span class="comment">/**</span>
<a name="l00629"></a>00629 <span class="comment"> * cvmx_asx#_rld_bypass</span>
<a name="l00630"></a>00630 <span class="comment"> *</span>
<a name="l00631"></a>00631 <span class="comment"> * ASX_RLD_BYPASS</span>
<a name="l00632"></a>00632 <span class="comment"> *</span>
<a name="l00633"></a>00633 <span class="comment"> */</span>
<a name="l00634"></a><a class="code" href="unioncvmx__asxx__rld__bypass.html">00634</a> <span class="keyword">union </span><a class="code" href="unioncvmx__asxx__rld__bypass.html" title="cvmx_asx::_rld_bypass">cvmx_asxx_rld_bypass</a> {
<a name="l00635"></a><a class="code" href="unioncvmx__asxx__rld__bypass.html#a134dde04b84b0520b78bef6504666a62">00635</a>     uint64_t <a class="code" href="unioncvmx__asxx__rld__bypass.html#a134dde04b84b0520b78bef6504666a62">u64</a>;
<a name="l00636"></a><a class="code" href="structcvmx__asxx__rld__bypass_1_1cvmx__asxx__rld__bypass__s.html">00636</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rld__bypass_1_1cvmx__asxx__rld__bypass__s.html">cvmx_asxx_rld_bypass_s</a> {
<a name="l00637"></a>00637 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00638"></a>00638 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__rld__bypass_1_1cvmx__asxx__rld__bypass__s.html#a842eb33ec8f79a50e83e7bb901f354a1">reserved_1_63</a>                : 63;
<a name="l00639"></a>00639     uint64_t <a class="code" href="structcvmx__asxx__rld__bypass_1_1cvmx__asxx__rld__bypass__s.html#a6ea6b1a9eb8e7cf1a6e703fee1679e21">bypass</a>                       : 1;  <span class="comment">/**&lt; When set, the rld_dll setting is bypassed with</span>
<a name="l00640"></a>00640 <span class="comment">                                                         ASX_RLD_BYPASS_SETTING */</span>
<a name="l00641"></a>00641 <span class="preprocessor">#else</span>
<a name="l00642"></a><a class="code" href="structcvmx__asxx__rld__bypass_1_1cvmx__asxx__rld__bypass__s.html#a6ea6b1a9eb8e7cf1a6e703fee1679e21">00642</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__rld__bypass_1_1cvmx__asxx__rld__bypass__s.html#a6ea6b1a9eb8e7cf1a6e703fee1679e21">bypass</a>                       : 1;
<a name="l00643"></a><a class="code" href="structcvmx__asxx__rld__bypass_1_1cvmx__asxx__rld__bypass__s.html#a842eb33ec8f79a50e83e7bb901f354a1">00643</a>     uint64_t <a class="code" href="structcvmx__asxx__rld__bypass_1_1cvmx__asxx__rld__bypass__s.html#a842eb33ec8f79a50e83e7bb901f354a1">reserved_1_63</a>                : 63;
<a name="l00644"></a>00644 <span class="preprocessor">#endif</span>
<a name="l00645"></a>00645 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__asxx__rld__bypass.html#a0da8afd3b4c168ba4446ca94ba49b7f9">s</a>;
<a name="l00646"></a><a class="code" href="unioncvmx__asxx__rld__bypass.html#ab00d887d74cf9030e5b5f042e854a99e">00646</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rld__bypass_1_1cvmx__asxx__rld__bypass__s.html">cvmx_asxx_rld_bypass_s</a>         <a class="code" href="unioncvmx__asxx__rld__bypass.html#ab00d887d74cf9030e5b5f042e854a99e">cn38xx</a>;
<a name="l00647"></a><a class="code" href="unioncvmx__asxx__rld__bypass.html#a9002472b5a70ffcde11a5b4fe565033c">00647</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rld__bypass_1_1cvmx__asxx__rld__bypass__s.html">cvmx_asxx_rld_bypass_s</a>         <a class="code" href="unioncvmx__asxx__rld__bypass.html#a9002472b5a70ffcde11a5b4fe565033c">cn38xxp2</a>;
<a name="l00648"></a><a class="code" href="unioncvmx__asxx__rld__bypass.html#acdeb890ee5221f9a86663df594f35be6">00648</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rld__bypass_1_1cvmx__asxx__rld__bypass__s.html">cvmx_asxx_rld_bypass_s</a>         <a class="code" href="unioncvmx__asxx__rld__bypass.html#acdeb890ee5221f9a86663df594f35be6">cn58xx</a>;
<a name="l00649"></a><a class="code" href="unioncvmx__asxx__rld__bypass.html#a1f6be1c1d7bd9590ccea57d2a5328947">00649</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rld__bypass_1_1cvmx__asxx__rld__bypass__s.html">cvmx_asxx_rld_bypass_s</a>         <a class="code" href="unioncvmx__asxx__rld__bypass.html#a1f6be1c1d7bd9590ccea57d2a5328947">cn58xxp1</a>;
<a name="l00650"></a>00650 };
<a name="l00651"></a><a class="code" href="cvmx-asxx-defs_8h.html#a801ac96a974812d33a99d94006f27b4f">00651</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__asxx__rld__bypass.html" title="cvmx_asx::_rld_bypass">cvmx_asxx_rld_bypass</a> <a class="code" href="unioncvmx__asxx__rld__bypass.html" title="cvmx_asx::_rld_bypass">cvmx_asxx_rld_bypass_t</a>;
<a name="l00652"></a>00652 <span class="comment"></span>
<a name="l00653"></a>00653 <span class="comment">/**</span>
<a name="l00654"></a>00654 <span class="comment"> * cvmx_asx#_rld_bypass_setting</span>
<a name="l00655"></a>00655 <span class="comment"> *</span>
<a name="l00656"></a>00656 <span class="comment"> * ASX_RLD_BYPASS_SETTING</span>
<a name="l00657"></a>00657 <span class="comment"> *</span>
<a name="l00658"></a>00658 <span class="comment"> */</span>
<a name="l00659"></a><a class="code" href="unioncvmx__asxx__rld__bypass__setting.html">00659</a> <span class="keyword">union </span><a class="code" href="unioncvmx__asxx__rld__bypass__setting.html" title="cvmx_asx::_rld_bypass_setting">cvmx_asxx_rld_bypass_setting</a> {
<a name="l00660"></a><a class="code" href="unioncvmx__asxx__rld__bypass__setting.html#a70f73dab10b3f76e679c6211dadba1da">00660</a>     uint64_t <a class="code" href="unioncvmx__asxx__rld__bypass__setting.html#a70f73dab10b3f76e679c6211dadba1da">u64</a>;
<a name="l00661"></a><a class="code" href="structcvmx__asxx__rld__bypass__setting_1_1cvmx__asxx__rld__bypass__setting__s.html">00661</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rld__bypass__setting_1_1cvmx__asxx__rld__bypass__setting__s.html">cvmx_asxx_rld_bypass_setting_s</a> {
<a name="l00662"></a>00662 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00663"></a>00663 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__rld__bypass__setting_1_1cvmx__asxx__rld__bypass__setting__s.html#aec72707534c0de5336067d7a77769f3d">reserved_5_63</a>                : 59;
<a name="l00664"></a>00664     uint64_t <a class="code" href="structcvmx__asxx__rld__bypass__setting_1_1cvmx__asxx__rld__bypass__setting__s.html#aca31ef647beca2515e40e0b661920e5d">setting</a>                      : 5;  <span class="comment">/**&lt; The rld_dll setting bypass value */</span>
<a name="l00665"></a>00665 <span class="preprocessor">#else</span>
<a name="l00666"></a><a class="code" href="structcvmx__asxx__rld__bypass__setting_1_1cvmx__asxx__rld__bypass__setting__s.html#aca31ef647beca2515e40e0b661920e5d">00666</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__rld__bypass__setting_1_1cvmx__asxx__rld__bypass__setting__s.html#aca31ef647beca2515e40e0b661920e5d">setting</a>                      : 5;
<a name="l00667"></a><a class="code" href="structcvmx__asxx__rld__bypass__setting_1_1cvmx__asxx__rld__bypass__setting__s.html#aec72707534c0de5336067d7a77769f3d">00667</a>     uint64_t <a class="code" href="structcvmx__asxx__rld__bypass__setting_1_1cvmx__asxx__rld__bypass__setting__s.html#aec72707534c0de5336067d7a77769f3d">reserved_5_63</a>                : 59;
<a name="l00668"></a>00668 <span class="preprocessor">#endif</span>
<a name="l00669"></a>00669 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__asxx__rld__bypass__setting.html#a7481f9b87e2bfe46ceb2eff862d967cf">s</a>;
<a name="l00670"></a><a class="code" href="unioncvmx__asxx__rld__bypass__setting.html#a419ce638c046335284f7d47d94f6c42e">00670</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rld__bypass__setting_1_1cvmx__asxx__rld__bypass__setting__s.html">cvmx_asxx_rld_bypass_setting_s</a> <a class="code" href="unioncvmx__asxx__rld__bypass__setting.html#a419ce638c046335284f7d47d94f6c42e">cn38xx</a>;
<a name="l00671"></a><a class="code" href="unioncvmx__asxx__rld__bypass__setting.html#ac4ebb4d6eb6727a57c2e25ee8b3d4542">00671</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rld__bypass__setting_1_1cvmx__asxx__rld__bypass__setting__s.html">cvmx_asxx_rld_bypass_setting_s</a> <a class="code" href="unioncvmx__asxx__rld__bypass__setting.html#ac4ebb4d6eb6727a57c2e25ee8b3d4542">cn38xxp2</a>;
<a name="l00672"></a><a class="code" href="unioncvmx__asxx__rld__bypass__setting.html#a5f658c33a45dd7273e0c83f39ec64926">00672</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rld__bypass__setting_1_1cvmx__asxx__rld__bypass__setting__s.html">cvmx_asxx_rld_bypass_setting_s</a> <a class="code" href="unioncvmx__asxx__rld__bypass__setting.html#a5f658c33a45dd7273e0c83f39ec64926">cn58xx</a>;
<a name="l00673"></a><a class="code" href="unioncvmx__asxx__rld__bypass__setting.html#a7efd32d5430bb04c88bcf3e84df0edc8">00673</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rld__bypass__setting_1_1cvmx__asxx__rld__bypass__setting__s.html">cvmx_asxx_rld_bypass_setting_s</a> <a class="code" href="unioncvmx__asxx__rld__bypass__setting.html#a7efd32d5430bb04c88bcf3e84df0edc8">cn58xxp1</a>;
<a name="l00674"></a>00674 };
<a name="l00675"></a><a class="code" href="cvmx-asxx-defs_8h.html#adb4c02207240e3e4d44d9eeca46117fd">00675</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__asxx__rld__bypass__setting.html" title="cvmx_asx::_rld_bypass_setting">cvmx_asxx_rld_bypass_setting</a> <a class="code" href="unioncvmx__asxx__rld__bypass__setting.html" title="cvmx_asx::_rld_bypass_setting">cvmx_asxx_rld_bypass_setting_t</a>;
<a name="l00676"></a>00676 <span class="comment"></span>
<a name="l00677"></a>00677 <span class="comment">/**</span>
<a name="l00678"></a>00678 <span class="comment"> * cvmx_asx#_rld_comp</span>
<a name="l00679"></a>00679 <span class="comment"> *</span>
<a name="l00680"></a>00680 <span class="comment"> * ASX_RLD_COMP</span>
<a name="l00681"></a>00681 <span class="comment"> *</span>
<a name="l00682"></a>00682 <span class="comment"> */</span>
<a name="l00683"></a><a class="code" href="unioncvmx__asxx__rld__comp.html">00683</a> <span class="keyword">union </span><a class="code" href="unioncvmx__asxx__rld__comp.html" title="cvmx_asx::_rld_comp">cvmx_asxx_rld_comp</a> {
<a name="l00684"></a><a class="code" href="unioncvmx__asxx__rld__comp.html#a6eb9318c85ae13fc671b36922fb57a3b">00684</a>     uint64_t <a class="code" href="unioncvmx__asxx__rld__comp.html#a6eb9318c85ae13fc671b36922fb57a3b">u64</a>;
<a name="l00685"></a><a class="code" href="structcvmx__asxx__rld__comp_1_1cvmx__asxx__rld__comp__s.html">00685</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rld__comp_1_1cvmx__asxx__rld__comp__s.html">cvmx_asxx_rld_comp_s</a> {
<a name="l00686"></a>00686 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00687"></a>00687 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__rld__comp_1_1cvmx__asxx__rld__comp__s.html#a263f2be0ac26666d028b667792f2d887">reserved_9_63</a>                : 55;
<a name="l00688"></a>00688     uint64_t <a class="code" href="structcvmx__asxx__rld__comp_1_1cvmx__asxx__rld__comp__s.html#a41cef8121468c68026f7c8c7c19d02dc">pctl</a>                         : 5;  <span class="comment">/**&lt; PCTL Compensation Value</span>
<a name="l00689"></a>00689 <span class="comment">                                                         These bits reflect the computed compensation</span>
<a name="l00690"></a>00690 <span class="comment">                                                          values from the built-in compensation circuit. */</span>
<a name="l00691"></a>00691     uint64_t <a class="code" href="structcvmx__asxx__rld__comp_1_1cvmx__asxx__rld__comp__s.html#a8bd75cee75f2fd2473b5f5773b6677a0">nctl</a>                         : 4;  <span class="comment">/**&lt; These bits reflect the computed compensation</span>
<a name="l00692"></a>00692 <span class="comment">                                                         values from the built-in compensation circuit. */</span>
<a name="l00693"></a>00693 <span class="preprocessor">#else</span>
<a name="l00694"></a><a class="code" href="structcvmx__asxx__rld__comp_1_1cvmx__asxx__rld__comp__s.html#a8bd75cee75f2fd2473b5f5773b6677a0">00694</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__rld__comp_1_1cvmx__asxx__rld__comp__s.html#a8bd75cee75f2fd2473b5f5773b6677a0">nctl</a>                         : 4;
<a name="l00695"></a><a class="code" href="structcvmx__asxx__rld__comp_1_1cvmx__asxx__rld__comp__s.html#a41cef8121468c68026f7c8c7c19d02dc">00695</a>     uint64_t <a class="code" href="structcvmx__asxx__rld__comp_1_1cvmx__asxx__rld__comp__s.html#a41cef8121468c68026f7c8c7c19d02dc">pctl</a>                         : 5;
<a name="l00696"></a><a class="code" href="structcvmx__asxx__rld__comp_1_1cvmx__asxx__rld__comp__s.html#a263f2be0ac26666d028b667792f2d887">00696</a>     uint64_t <a class="code" href="structcvmx__asxx__rld__comp_1_1cvmx__asxx__rld__comp__s.html#a263f2be0ac26666d028b667792f2d887">reserved_9_63</a>                : 55;
<a name="l00697"></a>00697 <span class="preprocessor">#endif</span>
<a name="l00698"></a>00698 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__asxx__rld__comp.html#a27883eca6a3a4e6301b448553f601a6b">s</a>;
<a name="l00699"></a><a class="code" href="structcvmx__asxx__rld__comp_1_1cvmx__asxx__rld__comp__cn38xx.html">00699</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rld__comp_1_1cvmx__asxx__rld__comp__cn38xx.html">cvmx_asxx_rld_comp_cn38xx</a> {
<a name="l00700"></a>00700 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00701"></a>00701 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__rld__comp_1_1cvmx__asxx__rld__comp__cn38xx.html#a96c774a583f969c1bc20364a93060199">reserved_8_63</a>                : 56;
<a name="l00702"></a>00702     uint64_t <a class="code" href="structcvmx__asxx__rld__comp_1_1cvmx__asxx__rld__comp__cn38xx.html#a923a61383e2803ab075c6c0beb750461">pctl</a>                         : 4;  <span class="comment">/**&lt; These bits reflect the computed compensation</span>
<a name="l00703"></a>00703 <span class="comment">                                                         values from the built-in compensation circuit. */</span>
<a name="l00704"></a>00704     uint64_t <a class="code" href="structcvmx__asxx__rld__comp_1_1cvmx__asxx__rld__comp__cn38xx.html#abe01aa9197059c5b00313a568763e12d">nctl</a>                         : 4;  <span class="comment">/**&lt; These bits reflect the computed compensation</span>
<a name="l00705"></a>00705 <span class="comment">                                                         values from the built-in compensation circuit. */</span>
<a name="l00706"></a>00706 <span class="preprocessor">#else</span>
<a name="l00707"></a><a class="code" href="structcvmx__asxx__rld__comp_1_1cvmx__asxx__rld__comp__cn38xx.html#abe01aa9197059c5b00313a568763e12d">00707</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__rld__comp_1_1cvmx__asxx__rld__comp__cn38xx.html#abe01aa9197059c5b00313a568763e12d">nctl</a>                         : 4;
<a name="l00708"></a><a class="code" href="structcvmx__asxx__rld__comp_1_1cvmx__asxx__rld__comp__cn38xx.html#a923a61383e2803ab075c6c0beb750461">00708</a>     uint64_t <a class="code" href="structcvmx__asxx__rld__comp_1_1cvmx__asxx__rld__comp__cn38xx.html#a923a61383e2803ab075c6c0beb750461">pctl</a>                         : 4;
<a name="l00709"></a><a class="code" href="structcvmx__asxx__rld__comp_1_1cvmx__asxx__rld__comp__cn38xx.html#a96c774a583f969c1bc20364a93060199">00709</a>     uint64_t <a class="code" href="structcvmx__asxx__rld__comp_1_1cvmx__asxx__rld__comp__cn38xx.html#a96c774a583f969c1bc20364a93060199">reserved_8_63</a>                : 56;
<a name="l00710"></a>00710 <span class="preprocessor">#endif</span>
<a name="l00711"></a>00711 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__asxx__rld__comp.html#aed29370bcfbb81b84f8de07708af09fe">cn38xx</a>;
<a name="l00712"></a><a class="code" href="unioncvmx__asxx__rld__comp.html#af80ebbeb0cea5274aaec9858a46ee245">00712</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rld__comp_1_1cvmx__asxx__rld__comp__cn38xx.html">cvmx_asxx_rld_comp_cn38xx</a>      <a class="code" href="unioncvmx__asxx__rld__comp.html#af80ebbeb0cea5274aaec9858a46ee245">cn38xxp2</a>;
<a name="l00713"></a><a class="code" href="unioncvmx__asxx__rld__comp.html#a31efab82e1e982c9b61687f95cacc2e0">00713</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rld__comp_1_1cvmx__asxx__rld__comp__s.html">cvmx_asxx_rld_comp_s</a>           <a class="code" href="unioncvmx__asxx__rld__comp.html#a31efab82e1e982c9b61687f95cacc2e0">cn58xx</a>;
<a name="l00714"></a><a class="code" href="unioncvmx__asxx__rld__comp.html#ad8abad59658ffacaae359ff9de98eacb">00714</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rld__comp_1_1cvmx__asxx__rld__comp__s.html">cvmx_asxx_rld_comp_s</a>           <a class="code" href="unioncvmx__asxx__rld__comp.html#ad8abad59658ffacaae359ff9de98eacb">cn58xxp1</a>;
<a name="l00715"></a>00715 };
<a name="l00716"></a><a class="code" href="cvmx-asxx-defs_8h.html#a525bfb784d21f869703777f20d2c4854">00716</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__asxx__rld__comp.html" title="cvmx_asx::_rld_comp">cvmx_asxx_rld_comp</a> <a class="code" href="unioncvmx__asxx__rld__comp.html" title="cvmx_asx::_rld_comp">cvmx_asxx_rld_comp_t</a>;
<a name="l00717"></a>00717 <span class="comment"></span>
<a name="l00718"></a>00718 <span class="comment">/**</span>
<a name="l00719"></a>00719 <span class="comment"> * cvmx_asx#_rld_data_drv</span>
<a name="l00720"></a>00720 <span class="comment"> *</span>
<a name="l00721"></a>00721 <span class="comment"> * ASX_RLD_DATA_DRV</span>
<a name="l00722"></a>00722 <span class="comment"> *</span>
<a name="l00723"></a>00723 <span class="comment"> */</span>
<a name="l00724"></a><a class="code" href="unioncvmx__asxx__rld__data__drv.html">00724</a> <span class="keyword">union </span><a class="code" href="unioncvmx__asxx__rld__data__drv.html" title="cvmx_asx::_rld_data_drv">cvmx_asxx_rld_data_drv</a> {
<a name="l00725"></a><a class="code" href="unioncvmx__asxx__rld__data__drv.html#a9714b077528e12a6ae75b6c96d7f8fae">00725</a>     uint64_t <a class="code" href="unioncvmx__asxx__rld__data__drv.html#a9714b077528e12a6ae75b6c96d7f8fae">u64</a>;
<a name="l00726"></a><a class="code" href="structcvmx__asxx__rld__data__drv_1_1cvmx__asxx__rld__data__drv__s.html">00726</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rld__data__drv_1_1cvmx__asxx__rld__data__drv__s.html">cvmx_asxx_rld_data_drv_s</a> {
<a name="l00727"></a>00727 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00728"></a>00728 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__rld__data__drv_1_1cvmx__asxx__rld__data__drv__s.html#aa2e12b99c6ed84834db9d97dbf48c99f">reserved_8_63</a>                : 56;
<a name="l00729"></a>00729     uint64_t <a class="code" href="structcvmx__asxx__rld__data__drv_1_1cvmx__asxx__rld__data__drv__s.html#ae9063a3abadc80a95abebf7bd2edca6f">pctl</a>                         : 4;  <span class="comment">/**&lt; These bits specify a driving strength (positive</span>
<a name="l00730"></a>00730 <span class="comment">                                                         integer) for the RLD I/Os when the built-in</span>
<a name="l00731"></a>00731 <span class="comment">                                                         compensation circuit is bypassed. */</span>
<a name="l00732"></a>00732     uint64_t <a class="code" href="structcvmx__asxx__rld__data__drv_1_1cvmx__asxx__rld__data__drv__s.html#afba8f037a411445e0a8fb243ec4090c6">nctl</a>                         : 4;  <span class="comment">/**&lt; These bits specify a driving strength (positive</span>
<a name="l00733"></a>00733 <span class="comment">                                                         integer) for the RLD I/Os when the built-in</span>
<a name="l00734"></a>00734 <span class="comment">                                                         compensation circuit is bypassed. */</span>
<a name="l00735"></a>00735 <span class="preprocessor">#else</span>
<a name="l00736"></a><a class="code" href="structcvmx__asxx__rld__data__drv_1_1cvmx__asxx__rld__data__drv__s.html#afba8f037a411445e0a8fb243ec4090c6">00736</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__rld__data__drv_1_1cvmx__asxx__rld__data__drv__s.html#afba8f037a411445e0a8fb243ec4090c6">nctl</a>                         : 4;
<a name="l00737"></a><a class="code" href="structcvmx__asxx__rld__data__drv_1_1cvmx__asxx__rld__data__drv__s.html#ae9063a3abadc80a95abebf7bd2edca6f">00737</a>     uint64_t <a class="code" href="structcvmx__asxx__rld__data__drv_1_1cvmx__asxx__rld__data__drv__s.html#ae9063a3abadc80a95abebf7bd2edca6f">pctl</a>                         : 4;
<a name="l00738"></a><a class="code" href="structcvmx__asxx__rld__data__drv_1_1cvmx__asxx__rld__data__drv__s.html#aa2e12b99c6ed84834db9d97dbf48c99f">00738</a>     uint64_t <a class="code" href="structcvmx__asxx__rld__data__drv_1_1cvmx__asxx__rld__data__drv__s.html#aa2e12b99c6ed84834db9d97dbf48c99f">reserved_8_63</a>                : 56;
<a name="l00739"></a>00739 <span class="preprocessor">#endif</span>
<a name="l00740"></a>00740 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__asxx__rld__data__drv.html#a11cc5539666df9aa86975875b3a7a68e">s</a>;
<a name="l00741"></a><a class="code" href="unioncvmx__asxx__rld__data__drv.html#a744a9154ed2f41685508bb699e13c300">00741</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rld__data__drv_1_1cvmx__asxx__rld__data__drv__s.html">cvmx_asxx_rld_data_drv_s</a>       <a class="code" href="unioncvmx__asxx__rld__data__drv.html#a744a9154ed2f41685508bb699e13c300">cn38xx</a>;
<a name="l00742"></a><a class="code" href="unioncvmx__asxx__rld__data__drv.html#a3806666bb3298373a6c6fdcfaac661cf">00742</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rld__data__drv_1_1cvmx__asxx__rld__data__drv__s.html">cvmx_asxx_rld_data_drv_s</a>       <a class="code" href="unioncvmx__asxx__rld__data__drv.html#a3806666bb3298373a6c6fdcfaac661cf">cn38xxp2</a>;
<a name="l00743"></a><a class="code" href="unioncvmx__asxx__rld__data__drv.html#a18418e72a6aca9c183c20f03253f87d2">00743</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rld__data__drv_1_1cvmx__asxx__rld__data__drv__s.html">cvmx_asxx_rld_data_drv_s</a>       <a class="code" href="unioncvmx__asxx__rld__data__drv.html#a18418e72a6aca9c183c20f03253f87d2">cn58xx</a>;
<a name="l00744"></a><a class="code" href="unioncvmx__asxx__rld__data__drv.html#af5a96c1187531adff4709bde078b7edf">00744</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rld__data__drv_1_1cvmx__asxx__rld__data__drv__s.html">cvmx_asxx_rld_data_drv_s</a>       <a class="code" href="unioncvmx__asxx__rld__data__drv.html#af5a96c1187531adff4709bde078b7edf">cn58xxp1</a>;
<a name="l00745"></a>00745 };
<a name="l00746"></a><a class="code" href="cvmx-asxx-defs_8h.html#a009189376c45d5bdf43a01b5dfd8dcad">00746</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__asxx__rld__data__drv.html" title="cvmx_asx::_rld_data_drv">cvmx_asxx_rld_data_drv</a> <a class="code" href="unioncvmx__asxx__rld__data__drv.html" title="cvmx_asx::_rld_data_drv">cvmx_asxx_rld_data_drv_t</a>;
<a name="l00747"></a>00747 <span class="comment"></span>
<a name="l00748"></a>00748 <span class="comment">/**</span>
<a name="l00749"></a>00749 <span class="comment"> * cvmx_asx#_rld_fcram_mode</span>
<a name="l00750"></a>00750 <span class="comment"> *</span>
<a name="l00751"></a>00751 <span class="comment"> * ASX_RLD_FCRAM_MODE</span>
<a name="l00752"></a>00752 <span class="comment"> *</span>
<a name="l00753"></a>00753 <span class="comment"> */</span>
<a name="l00754"></a><a class="code" href="unioncvmx__asxx__rld__fcram__mode.html">00754</a> <span class="keyword">union </span><a class="code" href="unioncvmx__asxx__rld__fcram__mode.html" title="cvmx_asx::_rld_fcram_mode">cvmx_asxx_rld_fcram_mode</a> {
<a name="l00755"></a><a class="code" href="unioncvmx__asxx__rld__fcram__mode.html#a5afd76da59a1e799fefb19269cacaaae">00755</a>     uint64_t <a class="code" href="unioncvmx__asxx__rld__fcram__mode.html#a5afd76da59a1e799fefb19269cacaaae">u64</a>;
<a name="l00756"></a><a class="code" href="structcvmx__asxx__rld__fcram__mode_1_1cvmx__asxx__rld__fcram__mode__s.html">00756</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rld__fcram__mode_1_1cvmx__asxx__rld__fcram__mode__s.html">cvmx_asxx_rld_fcram_mode_s</a> {
<a name="l00757"></a>00757 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00758"></a>00758 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__rld__fcram__mode_1_1cvmx__asxx__rld__fcram__mode__s.html#a3ed3a15f344ab8fc64de266d91bc5a75">reserved_1_63</a>                : 63;
<a name="l00759"></a>00759     uint64_t <a class="code" href="structcvmx__asxx__rld__fcram__mode_1_1cvmx__asxx__rld__fcram__mode__s.html#aa773c2f600f5ae2d6308ae1d24ce6749">mode</a>                         : 1;  <span class="comment">/**&lt; Memory Mode</span>
<a name="l00760"></a>00760 <span class="comment">                                                         - 0: RLDRAM</span>
<a name="l00761"></a>00761 <span class="comment">                                                         - 1: FCRAM */</span>
<a name="l00762"></a>00762 <span class="preprocessor">#else</span>
<a name="l00763"></a><a class="code" href="structcvmx__asxx__rld__fcram__mode_1_1cvmx__asxx__rld__fcram__mode__s.html#aa773c2f600f5ae2d6308ae1d24ce6749">00763</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__rld__fcram__mode_1_1cvmx__asxx__rld__fcram__mode__s.html#aa773c2f600f5ae2d6308ae1d24ce6749">mode</a>                         : 1;
<a name="l00764"></a><a class="code" href="structcvmx__asxx__rld__fcram__mode_1_1cvmx__asxx__rld__fcram__mode__s.html#a3ed3a15f344ab8fc64de266d91bc5a75">00764</a>     uint64_t <a class="code" href="structcvmx__asxx__rld__fcram__mode_1_1cvmx__asxx__rld__fcram__mode__s.html#a3ed3a15f344ab8fc64de266d91bc5a75">reserved_1_63</a>                : 63;
<a name="l00765"></a>00765 <span class="preprocessor">#endif</span>
<a name="l00766"></a>00766 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__asxx__rld__fcram__mode.html#a2f64c6ff1fa91a1201acd36523761282">s</a>;
<a name="l00767"></a><a class="code" href="unioncvmx__asxx__rld__fcram__mode.html#a67f97c9d91001045e083d8eb4f8db0ff">00767</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rld__fcram__mode_1_1cvmx__asxx__rld__fcram__mode__s.html">cvmx_asxx_rld_fcram_mode_s</a>     <a class="code" href="unioncvmx__asxx__rld__fcram__mode.html#a67f97c9d91001045e083d8eb4f8db0ff">cn38xx</a>;
<a name="l00768"></a><a class="code" href="unioncvmx__asxx__rld__fcram__mode.html#afd667a2debea7fc1120b327b0be70926">00768</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rld__fcram__mode_1_1cvmx__asxx__rld__fcram__mode__s.html">cvmx_asxx_rld_fcram_mode_s</a>     <a class="code" href="unioncvmx__asxx__rld__fcram__mode.html#afd667a2debea7fc1120b327b0be70926">cn38xxp2</a>;
<a name="l00769"></a>00769 };
<a name="l00770"></a><a class="code" href="cvmx-asxx-defs_8h.html#aa7810d38f62b95174b815f1a612a2316">00770</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__asxx__rld__fcram__mode.html" title="cvmx_asx::_rld_fcram_mode">cvmx_asxx_rld_fcram_mode</a> <a class="code" href="unioncvmx__asxx__rld__fcram__mode.html" title="cvmx_asx::_rld_fcram_mode">cvmx_asxx_rld_fcram_mode_t</a>;
<a name="l00771"></a>00771 <span class="comment"></span>
<a name="l00772"></a>00772 <span class="comment">/**</span>
<a name="l00773"></a>00773 <span class="comment"> * cvmx_asx#_rld_nctl_strong</span>
<a name="l00774"></a>00774 <span class="comment"> *</span>
<a name="l00775"></a>00775 <span class="comment"> * ASX_RLD_NCTL_STRONG</span>
<a name="l00776"></a>00776 <span class="comment"> *</span>
<a name="l00777"></a>00777 <span class="comment"> */</span>
<a name="l00778"></a><a class="code" href="unioncvmx__asxx__rld__nctl__strong.html">00778</a> <span class="keyword">union </span><a class="code" href="unioncvmx__asxx__rld__nctl__strong.html" title="cvmx_asx::_rld_nctl_strong">cvmx_asxx_rld_nctl_strong</a> {
<a name="l00779"></a><a class="code" href="unioncvmx__asxx__rld__nctl__strong.html#a58849ce79e5cc4735f1df95db98b11a1">00779</a>     uint64_t <a class="code" href="unioncvmx__asxx__rld__nctl__strong.html#a58849ce79e5cc4735f1df95db98b11a1">u64</a>;
<a name="l00780"></a><a class="code" href="structcvmx__asxx__rld__nctl__strong_1_1cvmx__asxx__rld__nctl__strong__s.html">00780</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rld__nctl__strong_1_1cvmx__asxx__rld__nctl__strong__s.html">cvmx_asxx_rld_nctl_strong_s</a> {
<a name="l00781"></a>00781 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00782"></a>00782 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__rld__nctl__strong_1_1cvmx__asxx__rld__nctl__strong__s.html#a90771ffc380aff0c02113533146fc1d4">reserved_5_63</a>                : 59;
<a name="l00783"></a>00783     uint64_t <a class="code" href="structcvmx__asxx__rld__nctl__strong_1_1cvmx__asxx__rld__nctl__strong__s.html#a057ee3c06e5286c5e0011f9c81f8091e">nctl</a>                         : 5;  <span class="comment">/**&lt; Duke&apos;s drive control */</span>
<a name="l00784"></a>00784 <span class="preprocessor">#else</span>
<a name="l00785"></a><a class="code" href="structcvmx__asxx__rld__nctl__strong_1_1cvmx__asxx__rld__nctl__strong__s.html#a057ee3c06e5286c5e0011f9c81f8091e">00785</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__rld__nctl__strong_1_1cvmx__asxx__rld__nctl__strong__s.html#a057ee3c06e5286c5e0011f9c81f8091e">nctl</a>                         : 5;
<a name="l00786"></a><a class="code" href="structcvmx__asxx__rld__nctl__strong_1_1cvmx__asxx__rld__nctl__strong__s.html#a90771ffc380aff0c02113533146fc1d4">00786</a>     uint64_t <a class="code" href="structcvmx__asxx__rld__nctl__strong_1_1cvmx__asxx__rld__nctl__strong__s.html#a90771ffc380aff0c02113533146fc1d4">reserved_5_63</a>                : 59;
<a name="l00787"></a>00787 <span class="preprocessor">#endif</span>
<a name="l00788"></a>00788 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__asxx__rld__nctl__strong.html#af6c4d6da44e7a5b550bb90605e5fc466">s</a>;
<a name="l00789"></a><a class="code" href="unioncvmx__asxx__rld__nctl__strong.html#ab0d2cf7a1696ef96c3eb21c2d58e5039">00789</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rld__nctl__strong_1_1cvmx__asxx__rld__nctl__strong__s.html">cvmx_asxx_rld_nctl_strong_s</a>    <a class="code" href="unioncvmx__asxx__rld__nctl__strong.html#ab0d2cf7a1696ef96c3eb21c2d58e5039">cn38xx</a>;
<a name="l00790"></a><a class="code" href="unioncvmx__asxx__rld__nctl__strong.html#a7c03f720e0585c58acd776a3b6a4f2ac">00790</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rld__nctl__strong_1_1cvmx__asxx__rld__nctl__strong__s.html">cvmx_asxx_rld_nctl_strong_s</a>    <a class="code" href="unioncvmx__asxx__rld__nctl__strong.html#a7c03f720e0585c58acd776a3b6a4f2ac">cn38xxp2</a>;
<a name="l00791"></a><a class="code" href="unioncvmx__asxx__rld__nctl__strong.html#a5aaec9440ef7ae7ac781f919d6eb1388">00791</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rld__nctl__strong_1_1cvmx__asxx__rld__nctl__strong__s.html">cvmx_asxx_rld_nctl_strong_s</a>    <a class="code" href="unioncvmx__asxx__rld__nctl__strong.html#a5aaec9440ef7ae7ac781f919d6eb1388">cn58xx</a>;
<a name="l00792"></a><a class="code" href="unioncvmx__asxx__rld__nctl__strong.html#af1d81ce87ecc52f8ad082f3ba847288a">00792</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rld__nctl__strong_1_1cvmx__asxx__rld__nctl__strong__s.html">cvmx_asxx_rld_nctl_strong_s</a>    <a class="code" href="unioncvmx__asxx__rld__nctl__strong.html#af1d81ce87ecc52f8ad082f3ba847288a">cn58xxp1</a>;
<a name="l00793"></a>00793 };
<a name="l00794"></a><a class="code" href="cvmx-asxx-defs_8h.html#ad0af51d2d4eaef7353e98b7229044d12">00794</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__asxx__rld__nctl__strong.html" title="cvmx_asx::_rld_nctl_strong">cvmx_asxx_rld_nctl_strong</a> <a class="code" href="unioncvmx__asxx__rld__nctl__strong.html" title="cvmx_asx::_rld_nctl_strong">cvmx_asxx_rld_nctl_strong_t</a>;
<a name="l00795"></a>00795 <span class="comment"></span>
<a name="l00796"></a>00796 <span class="comment">/**</span>
<a name="l00797"></a>00797 <span class="comment"> * cvmx_asx#_rld_nctl_weak</span>
<a name="l00798"></a>00798 <span class="comment"> *</span>
<a name="l00799"></a>00799 <span class="comment"> * ASX_RLD_NCTL_WEAK</span>
<a name="l00800"></a>00800 <span class="comment"> *</span>
<a name="l00801"></a>00801 <span class="comment"> */</span>
<a name="l00802"></a><a class="code" href="unioncvmx__asxx__rld__nctl__weak.html">00802</a> <span class="keyword">union </span><a class="code" href="unioncvmx__asxx__rld__nctl__weak.html" title="cvmx_asx::_rld_nctl_weak">cvmx_asxx_rld_nctl_weak</a> {
<a name="l00803"></a><a class="code" href="unioncvmx__asxx__rld__nctl__weak.html#ac508a1b39a94dcff7b2e70b021dac44b">00803</a>     uint64_t <a class="code" href="unioncvmx__asxx__rld__nctl__weak.html#ac508a1b39a94dcff7b2e70b021dac44b">u64</a>;
<a name="l00804"></a><a class="code" href="structcvmx__asxx__rld__nctl__weak_1_1cvmx__asxx__rld__nctl__weak__s.html">00804</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rld__nctl__weak_1_1cvmx__asxx__rld__nctl__weak__s.html">cvmx_asxx_rld_nctl_weak_s</a> {
<a name="l00805"></a>00805 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00806"></a>00806 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__rld__nctl__weak_1_1cvmx__asxx__rld__nctl__weak__s.html#acadc265819eee483c77e531fd0020028">reserved_5_63</a>                : 59;
<a name="l00807"></a>00807     uint64_t <a class="code" href="structcvmx__asxx__rld__nctl__weak_1_1cvmx__asxx__rld__nctl__weak__s.html#a5b13ffefbdbe951d15bd63ef1d9b29d2">nctl</a>                         : 5;  <span class="comment">/**&lt; UNUSED (not needed for CN58XX) */</span>
<a name="l00808"></a>00808 <span class="preprocessor">#else</span>
<a name="l00809"></a><a class="code" href="structcvmx__asxx__rld__nctl__weak_1_1cvmx__asxx__rld__nctl__weak__s.html#a5b13ffefbdbe951d15bd63ef1d9b29d2">00809</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__rld__nctl__weak_1_1cvmx__asxx__rld__nctl__weak__s.html#a5b13ffefbdbe951d15bd63ef1d9b29d2">nctl</a>                         : 5;
<a name="l00810"></a><a class="code" href="structcvmx__asxx__rld__nctl__weak_1_1cvmx__asxx__rld__nctl__weak__s.html#acadc265819eee483c77e531fd0020028">00810</a>     uint64_t <a class="code" href="structcvmx__asxx__rld__nctl__weak_1_1cvmx__asxx__rld__nctl__weak__s.html#acadc265819eee483c77e531fd0020028">reserved_5_63</a>                : 59;
<a name="l00811"></a>00811 <span class="preprocessor">#endif</span>
<a name="l00812"></a>00812 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__asxx__rld__nctl__weak.html#a3b4819e4d987718f0e75282b38ed9db2">s</a>;
<a name="l00813"></a><a class="code" href="unioncvmx__asxx__rld__nctl__weak.html#ae63dc1bd9a1534abf190170c057f6f65">00813</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rld__nctl__weak_1_1cvmx__asxx__rld__nctl__weak__s.html">cvmx_asxx_rld_nctl_weak_s</a>      <a class="code" href="unioncvmx__asxx__rld__nctl__weak.html#ae63dc1bd9a1534abf190170c057f6f65">cn38xx</a>;
<a name="l00814"></a><a class="code" href="unioncvmx__asxx__rld__nctl__weak.html#abf75113d70c872d64393a7f9372c047f">00814</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rld__nctl__weak_1_1cvmx__asxx__rld__nctl__weak__s.html">cvmx_asxx_rld_nctl_weak_s</a>      <a class="code" href="unioncvmx__asxx__rld__nctl__weak.html#abf75113d70c872d64393a7f9372c047f">cn38xxp2</a>;
<a name="l00815"></a><a class="code" href="unioncvmx__asxx__rld__nctl__weak.html#a333640ca38205e8149abca256e68ea42">00815</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rld__nctl__weak_1_1cvmx__asxx__rld__nctl__weak__s.html">cvmx_asxx_rld_nctl_weak_s</a>      <a class="code" href="unioncvmx__asxx__rld__nctl__weak.html#a333640ca38205e8149abca256e68ea42">cn58xx</a>;
<a name="l00816"></a><a class="code" href="unioncvmx__asxx__rld__nctl__weak.html#ababf31813263a349d52d537dd58ff51b">00816</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rld__nctl__weak_1_1cvmx__asxx__rld__nctl__weak__s.html">cvmx_asxx_rld_nctl_weak_s</a>      <a class="code" href="unioncvmx__asxx__rld__nctl__weak.html#ababf31813263a349d52d537dd58ff51b">cn58xxp1</a>;
<a name="l00817"></a>00817 };
<a name="l00818"></a><a class="code" href="cvmx-asxx-defs_8h.html#a69f65c79006f0d6df840c623d17c29a7">00818</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__asxx__rld__nctl__weak.html" title="cvmx_asx::_rld_nctl_weak">cvmx_asxx_rld_nctl_weak</a> <a class="code" href="unioncvmx__asxx__rld__nctl__weak.html" title="cvmx_asx::_rld_nctl_weak">cvmx_asxx_rld_nctl_weak_t</a>;
<a name="l00819"></a>00819 <span class="comment"></span>
<a name="l00820"></a>00820 <span class="comment">/**</span>
<a name="l00821"></a>00821 <span class="comment"> * cvmx_asx#_rld_pctl_strong</span>
<a name="l00822"></a>00822 <span class="comment"> *</span>
<a name="l00823"></a>00823 <span class="comment"> * ASX_RLD_PCTL_STRONG</span>
<a name="l00824"></a>00824 <span class="comment"> *</span>
<a name="l00825"></a>00825 <span class="comment"> */</span>
<a name="l00826"></a><a class="code" href="unioncvmx__asxx__rld__pctl__strong.html">00826</a> <span class="keyword">union </span><a class="code" href="unioncvmx__asxx__rld__pctl__strong.html" title="cvmx_asx::_rld_pctl_strong">cvmx_asxx_rld_pctl_strong</a> {
<a name="l00827"></a><a class="code" href="unioncvmx__asxx__rld__pctl__strong.html#ad1c2f75a6b0fabb4a1bb9c8f24bb29df">00827</a>     uint64_t <a class="code" href="unioncvmx__asxx__rld__pctl__strong.html#ad1c2f75a6b0fabb4a1bb9c8f24bb29df">u64</a>;
<a name="l00828"></a><a class="code" href="structcvmx__asxx__rld__pctl__strong_1_1cvmx__asxx__rld__pctl__strong__s.html">00828</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rld__pctl__strong_1_1cvmx__asxx__rld__pctl__strong__s.html">cvmx_asxx_rld_pctl_strong_s</a> {
<a name="l00829"></a>00829 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00830"></a>00830 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__rld__pctl__strong_1_1cvmx__asxx__rld__pctl__strong__s.html#a3eb9c85b6d3631c0f2c8d83894d3c284">reserved_5_63</a>                : 59;
<a name="l00831"></a>00831     uint64_t <a class="code" href="structcvmx__asxx__rld__pctl__strong_1_1cvmx__asxx__rld__pctl__strong__s.html#ad103305ae3115f714122adec40c6d8cc">pctl</a>                         : 5;  <span class="comment">/**&lt; Duke&apos;s drive control */</span>
<a name="l00832"></a>00832 <span class="preprocessor">#else</span>
<a name="l00833"></a><a class="code" href="structcvmx__asxx__rld__pctl__strong_1_1cvmx__asxx__rld__pctl__strong__s.html#ad103305ae3115f714122adec40c6d8cc">00833</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__rld__pctl__strong_1_1cvmx__asxx__rld__pctl__strong__s.html#ad103305ae3115f714122adec40c6d8cc">pctl</a>                         : 5;
<a name="l00834"></a><a class="code" href="structcvmx__asxx__rld__pctl__strong_1_1cvmx__asxx__rld__pctl__strong__s.html#a3eb9c85b6d3631c0f2c8d83894d3c284">00834</a>     uint64_t <a class="code" href="structcvmx__asxx__rld__pctl__strong_1_1cvmx__asxx__rld__pctl__strong__s.html#a3eb9c85b6d3631c0f2c8d83894d3c284">reserved_5_63</a>                : 59;
<a name="l00835"></a>00835 <span class="preprocessor">#endif</span>
<a name="l00836"></a>00836 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__asxx__rld__pctl__strong.html#a3524311372e491409444e96f38e7b191">s</a>;
<a name="l00837"></a><a class="code" href="unioncvmx__asxx__rld__pctl__strong.html#a30d9c270541ee9cb6bfb6093bbbef49e">00837</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rld__pctl__strong_1_1cvmx__asxx__rld__pctl__strong__s.html">cvmx_asxx_rld_pctl_strong_s</a>    <a class="code" href="unioncvmx__asxx__rld__pctl__strong.html#a30d9c270541ee9cb6bfb6093bbbef49e">cn38xx</a>;
<a name="l00838"></a><a class="code" href="unioncvmx__asxx__rld__pctl__strong.html#ad07bc3aa8e0bd788238318a24e74f25e">00838</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rld__pctl__strong_1_1cvmx__asxx__rld__pctl__strong__s.html">cvmx_asxx_rld_pctl_strong_s</a>    <a class="code" href="unioncvmx__asxx__rld__pctl__strong.html#ad07bc3aa8e0bd788238318a24e74f25e">cn38xxp2</a>;
<a name="l00839"></a><a class="code" href="unioncvmx__asxx__rld__pctl__strong.html#a0eb00926bdfed3c648e96e5e170276c4">00839</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rld__pctl__strong_1_1cvmx__asxx__rld__pctl__strong__s.html">cvmx_asxx_rld_pctl_strong_s</a>    <a class="code" href="unioncvmx__asxx__rld__pctl__strong.html#a0eb00926bdfed3c648e96e5e170276c4">cn58xx</a>;
<a name="l00840"></a><a class="code" href="unioncvmx__asxx__rld__pctl__strong.html#a4e6d2ada0abf17ab9d84b5f24e00dd21">00840</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rld__pctl__strong_1_1cvmx__asxx__rld__pctl__strong__s.html">cvmx_asxx_rld_pctl_strong_s</a>    <a class="code" href="unioncvmx__asxx__rld__pctl__strong.html#a4e6d2ada0abf17ab9d84b5f24e00dd21">cn58xxp1</a>;
<a name="l00841"></a>00841 };
<a name="l00842"></a><a class="code" href="cvmx-asxx-defs_8h.html#a05d245a62110d85a19198b89139e8beb">00842</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__asxx__rld__pctl__strong.html" title="cvmx_asx::_rld_pctl_strong">cvmx_asxx_rld_pctl_strong</a> <a class="code" href="unioncvmx__asxx__rld__pctl__strong.html" title="cvmx_asx::_rld_pctl_strong">cvmx_asxx_rld_pctl_strong_t</a>;
<a name="l00843"></a>00843 <span class="comment"></span>
<a name="l00844"></a>00844 <span class="comment">/**</span>
<a name="l00845"></a>00845 <span class="comment"> * cvmx_asx#_rld_pctl_weak</span>
<a name="l00846"></a>00846 <span class="comment"> *</span>
<a name="l00847"></a>00847 <span class="comment"> * ASX_RLD_PCTL_WEAK</span>
<a name="l00848"></a>00848 <span class="comment"> *</span>
<a name="l00849"></a>00849 <span class="comment"> */</span>
<a name="l00850"></a><a class="code" href="unioncvmx__asxx__rld__pctl__weak.html">00850</a> <span class="keyword">union </span><a class="code" href="unioncvmx__asxx__rld__pctl__weak.html" title="cvmx_asx::_rld_pctl_weak">cvmx_asxx_rld_pctl_weak</a> {
<a name="l00851"></a><a class="code" href="unioncvmx__asxx__rld__pctl__weak.html#ad1454ae841a78c59d35f84e532ea3f6c">00851</a>     uint64_t <a class="code" href="unioncvmx__asxx__rld__pctl__weak.html#ad1454ae841a78c59d35f84e532ea3f6c">u64</a>;
<a name="l00852"></a><a class="code" href="structcvmx__asxx__rld__pctl__weak_1_1cvmx__asxx__rld__pctl__weak__s.html">00852</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rld__pctl__weak_1_1cvmx__asxx__rld__pctl__weak__s.html">cvmx_asxx_rld_pctl_weak_s</a> {
<a name="l00853"></a>00853 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00854"></a>00854 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__rld__pctl__weak_1_1cvmx__asxx__rld__pctl__weak__s.html#aafc465f0653ad01cf9abf8d6f4071af9">reserved_5_63</a>                : 59;
<a name="l00855"></a>00855     uint64_t <a class="code" href="structcvmx__asxx__rld__pctl__weak_1_1cvmx__asxx__rld__pctl__weak__s.html#afdeb8f282941af006efd02c828e83851">pctl</a>                         : 5;  <span class="comment">/**&lt; UNUSED (not needed for CN58XX) */</span>
<a name="l00856"></a>00856 <span class="preprocessor">#else</span>
<a name="l00857"></a><a class="code" href="structcvmx__asxx__rld__pctl__weak_1_1cvmx__asxx__rld__pctl__weak__s.html#afdeb8f282941af006efd02c828e83851">00857</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__rld__pctl__weak_1_1cvmx__asxx__rld__pctl__weak__s.html#afdeb8f282941af006efd02c828e83851">pctl</a>                         : 5;
<a name="l00858"></a><a class="code" href="structcvmx__asxx__rld__pctl__weak_1_1cvmx__asxx__rld__pctl__weak__s.html#aafc465f0653ad01cf9abf8d6f4071af9">00858</a>     uint64_t <a class="code" href="structcvmx__asxx__rld__pctl__weak_1_1cvmx__asxx__rld__pctl__weak__s.html#aafc465f0653ad01cf9abf8d6f4071af9">reserved_5_63</a>                : 59;
<a name="l00859"></a>00859 <span class="preprocessor">#endif</span>
<a name="l00860"></a>00860 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__asxx__rld__pctl__weak.html#a5447a9b17b11b665b2e0e45a20254def">s</a>;
<a name="l00861"></a><a class="code" href="unioncvmx__asxx__rld__pctl__weak.html#a7495f7d7efd191f3edb65fd36f44deb6">00861</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rld__pctl__weak_1_1cvmx__asxx__rld__pctl__weak__s.html">cvmx_asxx_rld_pctl_weak_s</a>      <a class="code" href="unioncvmx__asxx__rld__pctl__weak.html#a7495f7d7efd191f3edb65fd36f44deb6">cn38xx</a>;
<a name="l00862"></a><a class="code" href="unioncvmx__asxx__rld__pctl__weak.html#aeac0eacb6ddd32d00342b0de63ac7252">00862</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rld__pctl__weak_1_1cvmx__asxx__rld__pctl__weak__s.html">cvmx_asxx_rld_pctl_weak_s</a>      <a class="code" href="unioncvmx__asxx__rld__pctl__weak.html#aeac0eacb6ddd32d00342b0de63ac7252">cn38xxp2</a>;
<a name="l00863"></a><a class="code" href="unioncvmx__asxx__rld__pctl__weak.html#ad42dbb89fb7fe151f78282a44d867685">00863</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rld__pctl__weak_1_1cvmx__asxx__rld__pctl__weak__s.html">cvmx_asxx_rld_pctl_weak_s</a>      <a class="code" href="unioncvmx__asxx__rld__pctl__weak.html#ad42dbb89fb7fe151f78282a44d867685">cn58xx</a>;
<a name="l00864"></a><a class="code" href="unioncvmx__asxx__rld__pctl__weak.html#a1bdfe575be9f8467cc85f0f9216eddd8">00864</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rld__pctl__weak_1_1cvmx__asxx__rld__pctl__weak__s.html">cvmx_asxx_rld_pctl_weak_s</a>      <a class="code" href="unioncvmx__asxx__rld__pctl__weak.html#a1bdfe575be9f8467cc85f0f9216eddd8">cn58xxp1</a>;
<a name="l00865"></a>00865 };
<a name="l00866"></a><a class="code" href="cvmx-asxx-defs_8h.html#a980b447110f9529424922ad1f128508f">00866</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__asxx__rld__pctl__weak.html" title="cvmx_asx::_rld_pctl_weak">cvmx_asxx_rld_pctl_weak</a> <a class="code" href="unioncvmx__asxx__rld__pctl__weak.html" title="cvmx_asx::_rld_pctl_weak">cvmx_asxx_rld_pctl_weak_t</a>;
<a name="l00867"></a>00867 <span class="comment"></span>
<a name="l00868"></a>00868 <span class="comment">/**</span>
<a name="l00869"></a>00869 <span class="comment"> * cvmx_asx#_rld_setting</span>
<a name="l00870"></a>00870 <span class="comment"> *</span>
<a name="l00871"></a>00871 <span class="comment"> * ASX_RLD_SETTING</span>
<a name="l00872"></a>00872 <span class="comment"> *</span>
<a name="l00873"></a>00873 <span class="comment"> */</span>
<a name="l00874"></a><a class="code" href="unioncvmx__asxx__rld__setting.html">00874</a> <span class="keyword">union </span><a class="code" href="unioncvmx__asxx__rld__setting.html" title="cvmx_asx::_rld_setting">cvmx_asxx_rld_setting</a> {
<a name="l00875"></a><a class="code" href="unioncvmx__asxx__rld__setting.html#a91a801b5d97c2cb615207166d8fc7a7a">00875</a>     uint64_t <a class="code" href="unioncvmx__asxx__rld__setting.html#a91a801b5d97c2cb615207166d8fc7a7a">u64</a>;
<a name="l00876"></a><a class="code" href="structcvmx__asxx__rld__setting_1_1cvmx__asxx__rld__setting__s.html">00876</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rld__setting_1_1cvmx__asxx__rld__setting__s.html">cvmx_asxx_rld_setting_s</a> {
<a name="l00877"></a>00877 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00878"></a>00878 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__rld__setting_1_1cvmx__asxx__rld__setting__s.html#a8da8d0bc90db0c71330aa8501b249d0d">reserved_13_63</a>               : 51;
<a name="l00879"></a>00879     uint64_t <a class="code" href="structcvmx__asxx__rld__setting_1_1cvmx__asxx__rld__setting__s.html#a8f94f2ddaa6f06dea3a7cbe67d5a44c5">dfaset</a>                       : 5;  <span class="comment">/**&lt; RLD ClkGen DLL Setting(debug) */</span>
<a name="l00880"></a>00880     uint64_t <a class="code" href="structcvmx__asxx__rld__setting_1_1cvmx__asxx__rld__setting__s.html#a58aa8a933de4c884bcf17d29284a439d">dfalag</a>                       : 1;  <span class="comment">/**&lt; RLD ClkGen DLL Lag Error(debug) */</span>
<a name="l00881"></a>00881     uint64_t <a class="code" href="structcvmx__asxx__rld__setting_1_1cvmx__asxx__rld__setting__s.html#a6490109431f3c57648d186196bd902af">dfalead</a>                      : 1;  <span class="comment">/**&lt; RLD ClkGen DLL Lead Error(debug) */</span>
<a name="l00882"></a>00882     uint64_t <a class="code" href="structcvmx__asxx__rld__setting_1_1cvmx__asxx__rld__setting__s.html#af8e46eafc1f73908388372f1e18ba6b2">dfalock</a>                      : 1;  <span class="comment">/**&lt; RLD ClkGen DLL Lock acquisition(debug) */</span>
<a name="l00883"></a>00883     uint64_t <a class="code" href="structcvmx__asxx__rld__setting_1_1cvmx__asxx__rld__setting__s.html#a33702d20b0c2e59286b8ed26638cc302">setting</a>                      : 5;  <span class="comment">/**&lt; RLDCK90 DLL Setting(debug) */</span>
<a name="l00884"></a>00884 <span class="preprocessor">#else</span>
<a name="l00885"></a><a class="code" href="structcvmx__asxx__rld__setting_1_1cvmx__asxx__rld__setting__s.html#a33702d20b0c2e59286b8ed26638cc302">00885</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__rld__setting_1_1cvmx__asxx__rld__setting__s.html#a33702d20b0c2e59286b8ed26638cc302">setting</a>                      : 5;
<a name="l00886"></a><a class="code" href="structcvmx__asxx__rld__setting_1_1cvmx__asxx__rld__setting__s.html#af8e46eafc1f73908388372f1e18ba6b2">00886</a>     uint64_t <a class="code" href="structcvmx__asxx__rld__setting_1_1cvmx__asxx__rld__setting__s.html#af8e46eafc1f73908388372f1e18ba6b2">dfalock</a>                      : 1;
<a name="l00887"></a><a class="code" href="structcvmx__asxx__rld__setting_1_1cvmx__asxx__rld__setting__s.html#a6490109431f3c57648d186196bd902af">00887</a>     uint64_t <a class="code" href="structcvmx__asxx__rld__setting_1_1cvmx__asxx__rld__setting__s.html#a6490109431f3c57648d186196bd902af">dfalead</a>                      : 1;
<a name="l00888"></a><a class="code" href="structcvmx__asxx__rld__setting_1_1cvmx__asxx__rld__setting__s.html#a58aa8a933de4c884bcf17d29284a439d">00888</a>     uint64_t <a class="code" href="structcvmx__asxx__rld__setting_1_1cvmx__asxx__rld__setting__s.html#a58aa8a933de4c884bcf17d29284a439d">dfalag</a>                       : 1;
<a name="l00889"></a><a class="code" href="structcvmx__asxx__rld__setting_1_1cvmx__asxx__rld__setting__s.html#a8f94f2ddaa6f06dea3a7cbe67d5a44c5">00889</a>     uint64_t <a class="code" href="structcvmx__asxx__rld__setting_1_1cvmx__asxx__rld__setting__s.html#a8f94f2ddaa6f06dea3a7cbe67d5a44c5">dfaset</a>                       : 5;
<a name="l00890"></a><a class="code" href="structcvmx__asxx__rld__setting_1_1cvmx__asxx__rld__setting__s.html#a8da8d0bc90db0c71330aa8501b249d0d">00890</a>     uint64_t <a class="code" href="structcvmx__asxx__rld__setting_1_1cvmx__asxx__rld__setting__s.html#a8da8d0bc90db0c71330aa8501b249d0d">reserved_13_63</a>               : 51;
<a name="l00891"></a>00891 <span class="preprocessor">#endif</span>
<a name="l00892"></a>00892 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__asxx__rld__setting.html#a83085e59866065e477745fe52af87f0d">s</a>;
<a name="l00893"></a><a class="code" href="structcvmx__asxx__rld__setting_1_1cvmx__asxx__rld__setting__cn38xx.html">00893</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rld__setting_1_1cvmx__asxx__rld__setting__cn38xx.html">cvmx_asxx_rld_setting_cn38xx</a> {
<a name="l00894"></a>00894 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00895"></a>00895 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__rld__setting_1_1cvmx__asxx__rld__setting__cn38xx.html#aef8bdf747c3d98bec3a7297f289f820c">reserved_5_63</a>                : 59;
<a name="l00896"></a>00896     uint64_t <a class="code" href="structcvmx__asxx__rld__setting_1_1cvmx__asxx__rld__setting__cn38xx.html#a0cfa2fd5e7d61318a0cd6c327e9946e7">setting</a>                      : 5;  <span class="comment">/**&lt; This is the read-only true rld dll_setting. */</span>
<a name="l00897"></a>00897 <span class="preprocessor">#else</span>
<a name="l00898"></a><a class="code" href="structcvmx__asxx__rld__setting_1_1cvmx__asxx__rld__setting__cn38xx.html#a0cfa2fd5e7d61318a0cd6c327e9946e7">00898</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__rld__setting_1_1cvmx__asxx__rld__setting__cn38xx.html#a0cfa2fd5e7d61318a0cd6c327e9946e7">setting</a>                      : 5;
<a name="l00899"></a><a class="code" href="structcvmx__asxx__rld__setting_1_1cvmx__asxx__rld__setting__cn38xx.html#aef8bdf747c3d98bec3a7297f289f820c">00899</a>     uint64_t <a class="code" href="structcvmx__asxx__rld__setting_1_1cvmx__asxx__rld__setting__cn38xx.html#aef8bdf747c3d98bec3a7297f289f820c">reserved_5_63</a>                : 59;
<a name="l00900"></a>00900 <span class="preprocessor">#endif</span>
<a name="l00901"></a>00901 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__asxx__rld__setting.html#a24b883d0114b122f6746bc179b8953a9">cn38xx</a>;
<a name="l00902"></a><a class="code" href="unioncvmx__asxx__rld__setting.html#a764374f01a735f2b57999ccd89963ded">00902</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rld__setting_1_1cvmx__asxx__rld__setting__cn38xx.html">cvmx_asxx_rld_setting_cn38xx</a>   <a class="code" href="unioncvmx__asxx__rld__setting.html#a764374f01a735f2b57999ccd89963ded">cn38xxp2</a>;
<a name="l00903"></a><a class="code" href="unioncvmx__asxx__rld__setting.html#a2def861eb583ae853fbd88c97dea0c1f">00903</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rld__setting_1_1cvmx__asxx__rld__setting__s.html">cvmx_asxx_rld_setting_s</a>        <a class="code" href="unioncvmx__asxx__rld__setting.html#a2def861eb583ae853fbd88c97dea0c1f">cn58xx</a>;
<a name="l00904"></a><a class="code" href="unioncvmx__asxx__rld__setting.html#abef596f96ce8cec81de1c4e225566c2c">00904</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rld__setting_1_1cvmx__asxx__rld__setting__s.html">cvmx_asxx_rld_setting_s</a>        <a class="code" href="unioncvmx__asxx__rld__setting.html#abef596f96ce8cec81de1c4e225566c2c">cn58xxp1</a>;
<a name="l00905"></a>00905 };
<a name="l00906"></a><a class="code" href="cvmx-asxx-defs_8h.html#a4f9f02a192232843e2d4d73e34ac9439">00906</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__asxx__rld__setting.html" title="cvmx_asx::_rld_setting">cvmx_asxx_rld_setting</a> <a class="code" href="unioncvmx__asxx__rld__setting.html" title="cvmx_asx::_rld_setting">cvmx_asxx_rld_setting_t</a>;
<a name="l00907"></a>00907 <span class="comment"></span>
<a name="l00908"></a>00908 <span class="comment">/**</span>
<a name="l00909"></a>00909 <span class="comment"> * cvmx_asx#_rx_clk_set#</span>
<a name="l00910"></a>00910 <span class="comment"> *</span>
<a name="l00911"></a>00911 <span class="comment"> * ASX_RX_CLK_SET = RGMII Clock delay setting</span>
<a name="l00912"></a>00912 <span class="comment"> *</span>
<a name="l00913"></a>00913 <span class="comment"> *</span>
<a name="l00914"></a>00914 <span class="comment"> * Notes:</span>
<a name="l00915"></a>00915 <span class="comment"> * Setting to place on the open-loop RXC (RGMII receive clk)</span>
<a name="l00916"></a>00916 <span class="comment"> * delay line, which can delay the recieved clock. This</span>
<a name="l00917"></a>00917 <span class="comment"> * can be used if the board and/or transmitting device</span>
<a name="l00918"></a>00918 <span class="comment"> * has not otherwise delayed the clock.</span>
<a name="l00919"></a>00919 <span class="comment"> *</span>
<a name="l00920"></a>00920 <span class="comment"> * A value of SETTING=0 disables the delay line. The delay</span>
<a name="l00921"></a>00921 <span class="comment"> * line should be disabled unless the transmitter or board</span>
<a name="l00922"></a>00922 <span class="comment"> * does not delay the clock.</span>
<a name="l00923"></a>00923 <span class="comment"> *</span>
<a name="l00924"></a>00924 <span class="comment"> * Note that this delay line provides only a coarse control</span>
<a name="l00925"></a>00925 <span class="comment"> * over the delay. Generally, it can only reliably provide</span>
<a name="l00926"></a>00926 <span class="comment"> * a delay in the range 1.25-2.5ns, which may not be adequate</span>
<a name="l00927"></a>00927 <span class="comment"> * for some system applications.</span>
<a name="l00928"></a>00928 <span class="comment"> *</span>
<a name="l00929"></a>00929 <span class="comment"> * The open loop delay line selects</span>
<a name="l00930"></a>00930 <span class="comment"> * from among a series of tap positions. Each incremental</span>
<a name="l00931"></a>00931 <span class="comment"> * tap position adds a delay of 50ps to 135ps per tap, depending</span>
<a name="l00932"></a>00932 <span class="comment"> * on the chip, its temperature, and the voltage.</span>
<a name="l00933"></a>00933 <span class="comment"> * To achieve from 1.25-2.5ns of delay on the recieved</span>
<a name="l00934"></a>00934 <span class="comment"> * clock, a fixed value of SETTING=24 may work.</span>
<a name="l00935"></a>00935 <span class="comment"> * For more precision, we recommend the following settings</span>
<a name="l00936"></a>00936 <span class="comment"> * based on the chip voltage:</span>
<a name="l00937"></a>00937 <span class="comment"> *</span>
<a name="l00938"></a>00938 <span class="comment"> *    VDD           SETTING</span>
<a name="l00939"></a>00939 <span class="comment"> *  -----------------------------</span>
<a name="l00940"></a>00940 <span class="comment"> *    1.0             18</span>
<a name="l00941"></a>00941 <span class="comment"> *    1.05            19</span>
<a name="l00942"></a>00942 <span class="comment"> *    1.1             21</span>
<a name="l00943"></a>00943 <span class="comment"> *    1.15            22</span>
<a name="l00944"></a>00944 <span class="comment"> *    1.2             23</span>
<a name="l00945"></a>00945 <span class="comment"> *    1.25            24</span>
<a name="l00946"></a>00946 <span class="comment"> *    1.3             25</span>
<a name="l00947"></a>00947 <span class="comment"> */</span>
<a name="l00948"></a><a class="code" href="unioncvmx__asxx__rx__clk__setx.html">00948</a> <span class="keyword">union </span><a class="code" href="unioncvmx__asxx__rx__clk__setx.html" title="cvmx_asx::_rx_clk_set#">cvmx_asxx_rx_clk_setx</a> {
<a name="l00949"></a><a class="code" href="unioncvmx__asxx__rx__clk__setx.html#aa7f8e4cbf024ca1b45f89d714ee52b22">00949</a>     uint64_t <a class="code" href="unioncvmx__asxx__rx__clk__setx.html#aa7f8e4cbf024ca1b45f89d714ee52b22">u64</a>;
<a name="l00950"></a><a class="code" href="structcvmx__asxx__rx__clk__setx_1_1cvmx__asxx__rx__clk__setx__s.html">00950</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rx__clk__setx_1_1cvmx__asxx__rx__clk__setx__s.html">cvmx_asxx_rx_clk_setx_s</a> {
<a name="l00951"></a>00951 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00952"></a>00952 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__rx__clk__setx_1_1cvmx__asxx__rx__clk__setx__s.html#a31c27a84fba3d5593e079e2d24dadb68">reserved_5_63</a>                : 59;
<a name="l00953"></a>00953     uint64_t <a class="code" href="structcvmx__asxx__rx__clk__setx_1_1cvmx__asxx__rx__clk__setx__s.html#ae3205e1c636237d9d5ec624ac63acee2">setting</a>                      : 5;  <span class="comment">/**&lt; Setting to place on the open-loop RXC delay line */</span>
<a name="l00954"></a>00954 <span class="preprocessor">#else</span>
<a name="l00955"></a><a class="code" href="structcvmx__asxx__rx__clk__setx_1_1cvmx__asxx__rx__clk__setx__s.html#ae3205e1c636237d9d5ec624ac63acee2">00955</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__rx__clk__setx_1_1cvmx__asxx__rx__clk__setx__s.html#ae3205e1c636237d9d5ec624ac63acee2">setting</a>                      : 5;
<a name="l00956"></a><a class="code" href="structcvmx__asxx__rx__clk__setx_1_1cvmx__asxx__rx__clk__setx__s.html#a31c27a84fba3d5593e079e2d24dadb68">00956</a>     uint64_t <a class="code" href="structcvmx__asxx__rx__clk__setx_1_1cvmx__asxx__rx__clk__setx__s.html#a31c27a84fba3d5593e079e2d24dadb68">reserved_5_63</a>                : 59;
<a name="l00957"></a>00957 <span class="preprocessor">#endif</span>
<a name="l00958"></a>00958 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__asxx__rx__clk__setx.html#a674fc1ce5f5fa71e69bd5985cd68070e">s</a>;
<a name="l00959"></a><a class="code" href="unioncvmx__asxx__rx__clk__setx.html#afb7d10b9384fc7035e19c0557aebabd6">00959</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rx__clk__setx_1_1cvmx__asxx__rx__clk__setx__s.html">cvmx_asxx_rx_clk_setx_s</a>        <a class="code" href="unioncvmx__asxx__rx__clk__setx.html#afb7d10b9384fc7035e19c0557aebabd6">cn30xx</a>;
<a name="l00960"></a><a class="code" href="unioncvmx__asxx__rx__clk__setx.html#a62b9709694a5ab9d7ae4a068c93cc4eb">00960</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rx__clk__setx_1_1cvmx__asxx__rx__clk__setx__s.html">cvmx_asxx_rx_clk_setx_s</a>        <a class="code" href="unioncvmx__asxx__rx__clk__setx.html#a62b9709694a5ab9d7ae4a068c93cc4eb">cn31xx</a>;
<a name="l00961"></a><a class="code" href="unioncvmx__asxx__rx__clk__setx.html#a5ccc0e47c7eb7c9039368715b1085f90">00961</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rx__clk__setx_1_1cvmx__asxx__rx__clk__setx__s.html">cvmx_asxx_rx_clk_setx_s</a>        <a class="code" href="unioncvmx__asxx__rx__clk__setx.html#a5ccc0e47c7eb7c9039368715b1085f90">cn38xx</a>;
<a name="l00962"></a><a class="code" href="unioncvmx__asxx__rx__clk__setx.html#ab213016e45f5166e290e898b4e02bc98">00962</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rx__clk__setx_1_1cvmx__asxx__rx__clk__setx__s.html">cvmx_asxx_rx_clk_setx_s</a>        <a class="code" href="unioncvmx__asxx__rx__clk__setx.html#ab213016e45f5166e290e898b4e02bc98">cn38xxp2</a>;
<a name="l00963"></a><a class="code" href="unioncvmx__asxx__rx__clk__setx.html#a078ede362907453b22f7adae8b1f906a">00963</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rx__clk__setx_1_1cvmx__asxx__rx__clk__setx__s.html">cvmx_asxx_rx_clk_setx_s</a>        <a class="code" href="unioncvmx__asxx__rx__clk__setx.html#a078ede362907453b22f7adae8b1f906a">cn50xx</a>;
<a name="l00964"></a><a class="code" href="unioncvmx__asxx__rx__clk__setx.html#a9d403b41b93f284295528b6b4ad2402f">00964</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rx__clk__setx_1_1cvmx__asxx__rx__clk__setx__s.html">cvmx_asxx_rx_clk_setx_s</a>        <a class="code" href="unioncvmx__asxx__rx__clk__setx.html#a9d403b41b93f284295528b6b4ad2402f">cn58xx</a>;
<a name="l00965"></a><a class="code" href="unioncvmx__asxx__rx__clk__setx.html#a264849e37ab4bb036068995988e6cafc">00965</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rx__clk__setx_1_1cvmx__asxx__rx__clk__setx__s.html">cvmx_asxx_rx_clk_setx_s</a>        <a class="code" href="unioncvmx__asxx__rx__clk__setx.html#a264849e37ab4bb036068995988e6cafc">cn58xxp1</a>;
<a name="l00966"></a>00966 };
<a name="l00967"></a><a class="code" href="cvmx-asxx-defs_8h.html#a261a9b66f162c52a389f9df613ad3e17">00967</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__asxx__rx__clk__setx.html" title="cvmx_asx::_rx_clk_set#">cvmx_asxx_rx_clk_setx</a> <a class="code" href="unioncvmx__asxx__rx__clk__setx.html" title="cvmx_asx::_rx_clk_set#">cvmx_asxx_rx_clk_setx_t</a>;
<a name="l00968"></a>00968 <span class="comment"></span>
<a name="l00969"></a>00969 <span class="comment">/**</span>
<a name="l00970"></a>00970 <span class="comment"> * cvmx_asx#_rx_prt_en</span>
<a name="l00971"></a>00971 <span class="comment"> *</span>
<a name="l00972"></a>00972 <span class="comment"> * ASX_RX_PRT_EN = RGMII Port Enable</span>
<a name="l00973"></a>00973 <span class="comment"> *</span>
<a name="l00974"></a>00974 <span class="comment"> */</span>
<a name="l00975"></a><a class="code" href="unioncvmx__asxx__rx__prt__en.html">00975</a> <span class="keyword">union </span><a class="code" href="unioncvmx__asxx__rx__prt__en.html" title="cvmx_asx::_rx_prt_en">cvmx_asxx_rx_prt_en</a> {
<a name="l00976"></a><a class="code" href="unioncvmx__asxx__rx__prt__en.html#a2a4b7fddf05ee98059e6696f076c3d70">00976</a>     uint64_t <a class="code" href="unioncvmx__asxx__rx__prt__en.html#a2a4b7fddf05ee98059e6696f076c3d70">u64</a>;
<a name="l00977"></a><a class="code" href="structcvmx__asxx__rx__prt__en_1_1cvmx__asxx__rx__prt__en__s.html">00977</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rx__prt__en_1_1cvmx__asxx__rx__prt__en__s.html">cvmx_asxx_rx_prt_en_s</a> {
<a name="l00978"></a>00978 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00979"></a>00979 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__rx__prt__en_1_1cvmx__asxx__rx__prt__en__s.html#a31536e873e65dc257b1f813d049fb7af">reserved_4_63</a>                : 60;
<a name="l00980"></a>00980     uint64_t <a class="code" href="structcvmx__asxx__rx__prt__en_1_1cvmx__asxx__rx__prt__en__s.html#a1243bcc7335b006f2fb606c9cddf59ba">prt_en</a>                       : 4;  <span class="comment">/**&lt; Port enable.  Must be set for Octane to receive</span>
<a name="l00981"></a>00981 <span class="comment">                                                         RMGII traffic.  When this bit clear on a given</span>
<a name="l00982"></a>00982 <span class="comment">                                                         port, then the all RGMII cycles will appear as</span>
<a name="l00983"></a>00983 <span class="comment">                                                         inter-frame cycles. */</span>
<a name="l00984"></a>00984 <span class="preprocessor">#else</span>
<a name="l00985"></a><a class="code" href="structcvmx__asxx__rx__prt__en_1_1cvmx__asxx__rx__prt__en__s.html#a1243bcc7335b006f2fb606c9cddf59ba">00985</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__rx__prt__en_1_1cvmx__asxx__rx__prt__en__s.html#a1243bcc7335b006f2fb606c9cddf59ba">prt_en</a>                       : 4;
<a name="l00986"></a><a class="code" href="structcvmx__asxx__rx__prt__en_1_1cvmx__asxx__rx__prt__en__s.html#a31536e873e65dc257b1f813d049fb7af">00986</a>     uint64_t <a class="code" href="structcvmx__asxx__rx__prt__en_1_1cvmx__asxx__rx__prt__en__s.html#a31536e873e65dc257b1f813d049fb7af">reserved_4_63</a>                : 60;
<a name="l00987"></a>00987 <span class="preprocessor">#endif</span>
<a name="l00988"></a>00988 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__asxx__rx__prt__en.html#af13c19246648cafc9c9b2e783937c750">s</a>;
<a name="l00989"></a><a class="code" href="structcvmx__asxx__rx__prt__en_1_1cvmx__asxx__rx__prt__en__cn30xx.html">00989</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rx__prt__en_1_1cvmx__asxx__rx__prt__en__cn30xx.html">cvmx_asxx_rx_prt_en_cn30xx</a> {
<a name="l00990"></a>00990 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00991"></a>00991 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__rx__prt__en_1_1cvmx__asxx__rx__prt__en__cn30xx.html#a0ea35f7096b64c1bda3cb1aad35d366a">reserved_3_63</a>                : 61;
<a name="l00992"></a>00992     uint64_t <a class="code" href="structcvmx__asxx__rx__prt__en_1_1cvmx__asxx__rx__prt__en__cn30xx.html#a01f38ba454399450f2ea0ccdb817f5ef">prt_en</a>                       : 3;  <span class="comment">/**&lt; Port enable.  Must be set for Octane to receive</span>
<a name="l00993"></a>00993 <span class="comment">                                                         RMGII traffic.  When this bit clear on a given</span>
<a name="l00994"></a>00994 <span class="comment">                                                         port, then the all RGMII cycles will appear as</span>
<a name="l00995"></a>00995 <span class="comment">                                                         inter-frame cycles. */</span>
<a name="l00996"></a>00996 <span class="preprocessor">#else</span>
<a name="l00997"></a><a class="code" href="structcvmx__asxx__rx__prt__en_1_1cvmx__asxx__rx__prt__en__cn30xx.html#a01f38ba454399450f2ea0ccdb817f5ef">00997</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__rx__prt__en_1_1cvmx__asxx__rx__prt__en__cn30xx.html#a01f38ba454399450f2ea0ccdb817f5ef">prt_en</a>                       : 3;
<a name="l00998"></a><a class="code" href="structcvmx__asxx__rx__prt__en_1_1cvmx__asxx__rx__prt__en__cn30xx.html#a0ea35f7096b64c1bda3cb1aad35d366a">00998</a>     uint64_t <a class="code" href="structcvmx__asxx__rx__prt__en_1_1cvmx__asxx__rx__prt__en__cn30xx.html#a0ea35f7096b64c1bda3cb1aad35d366a">reserved_3_63</a>                : 61;
<a name="l00999"></a>00999 <span class="preprocessor">#endif</span>
<a name="l01000"></a>01000 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__asxx__rx__prt__en.html#a65310b27eab81ea4cdcf2eb6ad7df347">cn30xx</a>;
<a name="l01001"></a><a class="code" href="unioncvmx__asxx__rx__prt__en.html#a5b69cf127b4e8cf17105f5bb6bab9035">01001</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rx__prt__en_1_1cvmx__asxx__rx__prt__en__cn30xx.html">cvmx_asxx_rx_prt_en_cn30xx</a>     <a class="code" href="unioncvmx__asxx__rx__prt__en.html#a5b69cf127b4e8cf17105f5bb6bab9035">cn31xx</a>;
<a name="l01002"></a><a class="code" href="unioncvmx__asxx__rx__prt__en.html#aff863c1282339d6cc6ee7eda309794a2">01002</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rx__prt__en_1_1cvmx__asxx__rx__prt__en__s.html">cvmx_asxx_rx_prt_en_s</a>          <a class="code" href="unioncvmx__asxx__rx__prt__en.html#aff863c1282339d6cc6ee7eda309794a2">cn38xx</a>;
<a name="l01003"></a><a class="code" href="unioncvmx__asxx__rx__prt__en.html#a247c59f81218901639a089a5fd2a0d2d">01003</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rx__prt__en_1_1cvmx__asxx__rx__prt__en__s.html">cvmx_asxx_rx_prt_en_s</a>          <a class="code" href="unioncvmx__asxx__rx__prt__en.html#a247c59f81218901639a089a5fd2a0d2d">cn38xxp2</a>;
<a name="l01004"></a><a class="code" href="unioncvmx__asxx__rx__prt__en.html#a84f59d3b273cc49facb4ebc23125b318">01004</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rx__prt__en_1_1cvmx__asxx__rx__prt__en__cn30xx.html">cvmx_asxx_rx_prt_en_cn30xx</a>     <a class="code" href="unioncvmx__asxx__rx__prt__en.html#a84f59d3b273cc49facb4ebc23125b318">cn50xx</a>;
<a name="l01005"></a><a class="code" href="unioncvmx__asxx__rx__prt__en.html#add3976d6632dc1728aa2a2b1ad3418d0">01005</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rx__prt__en_1_1cvmx__asxx__rx__prt__en__s.html">cvmx_asxx_rx_prt_en_s</a>          <a class="code" href="unioncvmx__asxx__rx__prt__en.html#add3976d6632dc1728aa2a2b1ad3418d0">cn58xx</a>;
<a name="l01006"></a><a class="code" href="unioncvmx__asxx__rx__prt__en.html#a2e239ab2c5f44592bab3e5600d7cedeb">01006</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rx__prt__en_1_1cvmx__asxx__rx__prt__en__s.html">cvmx_asxx_rx_prt_en_s</a>          <a class="code" href="unioncvmx__asxx__rx__prt__en.html#a2e239ab2c5f44592bab3e5600d7cedeb">cn58xxp1</a>;
<a name="l01007"></a>01007 };
<a name="l01008"></a><a class="code" href="cvmx-asxx-defs_8h.html#a264e8d1a6139a5febfa18cb614b36790">01008</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__asxx__rx__prt__en.html" title="cvmx_asx::_rx_prt_en">cvmx_asxx_rx_prt_en</a> <a class="code" href="unioncvmx__asxx__rx__prt__en.html" title="cvmx_asx::_rx_prt_en">cvmx_asxx_rx_prt_en_t</a>;
<a name="l01009"></a>01009 <span class="comment"></span>
<a name="l01010"></a>01010 <span class="comment">/**</span>
<a name="l01011"></a>01011 <span class="comment"> * cvmx_asx#_rx_wol</span>
<a name="l01012"></a>01012 <span class="comment"> *</span>
<a name="l01013"></a>01013 <span class="comment"> * ASX_RX_WOL = RGMII RX Wake on LAN status register</span>
<a name="l01014"></a>01014 <span class="comment"> *</span>
<a name="l01015"></a>01015 <span class="comment"> */</span>
<a name="l01016"></a><a class="code" href="unioncvmx__asxx__rx__wol.html">01016</a> <span class="keyword">union </span><a class="code" href="unioncvmx__asxx__rx__wol.html" title="cvmx_asx::_rx_wol">cvmx_asxx_rx_wol</a> {
<a name="l01017"></a><a class="code" href="unioncvmx__asxx__rx__wol.html#a6ee9f22d465e500584da8ae3a46e3e0a">01017</a>     uint64_t <a class="code" href="unioncvmx__asxx__rx__wol.html#a6ee9f22d465e500584da8ae3a46e3e0a">u64</a>;
<a name="l01018"></a><a class="code" href="structcvmx__asxx__rx__wol_1_1cvmx__asxx__rx__wol__s.html">01018</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rx__wol_1_1cvmx__asxx__rx__wol__s.html">cvmx_asxx_rx_wol_s</a> {
<a name="l01019"></a>01019 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01020"></a>01020 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__rx__wol_1_1cvmx__asxx__rx__wol__s.html#aa72236d5b4c154ee31d3a091f6036a95">reserved_2_63</a>                : 62;
<a name="l01021"></a>01021     uint64_t <a class="code" href="structcvmx__asxx__rx__wol_1_1cvmx__asxx__rx__wol__s.html#a7d8e775758ed84007b5d8bad04aeb8a0">status</a>                       : 1;  <span class="comment">/**&lt; Copy of PMCSR[15] - PME_status */</span>
<a name="l01022"></a>01022     uint64_t <a class="code" href="structcvmx__asxx__rx__wol_1_1cvmx__asxx__rx__wol__s.html#a25812b97c855a93109705a5d28417938">enable</a>                       : 1;  <span class="comment">/**&lt; Copy of PMCSR[8]  - PME_enable */</span>
<a name="l01023"></a>01023 <span class="preprocessor">#else</span>
<a name="l01024"></a><a class="code" href="structcvmx__asxx__rx__wol_1_1cvmx__asxx__rx__wol__s.html#a25812b97c855a93109705a5d28417938">01024</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__rx__wol_1_1cvmx__asxx__rx__wol__s.html#a25812b97c855a93109705a5d28417938">enable</a>                       : 1;
<a name="l01025"></a><a class="code" href="structcvmx__asxx__rx__wol_1_1cvmx__asxx__rx__wol__s.html#a7d8e775758ed84007b5d8bad04aeb8a0">01025</a>     uint64_t <a class="code" href="structcvmx__asxx__rx__wol_1_1cvmx__asxx__rx__wol__s.html#a7d8e775758ed84007b5d8bad04aeb8a0">status</a>                       : 1;
<a name="l01026"></a><a class="code" href="structcvmx__asxx__rx__wol_1_1cvmx__asxx__rx__wol__s.html#aa72236d5b4c154ee31d3a091f6036a95">01026</a>     uint64_t <a class="code" href="structcvmx__asxx__rx__wol_1_1cvmx__asxx__rx__wol__s.html#aa72236d5b4c154ee31d3a091f6036a95">reserved_2_63</a>                : 62;
<a name="l01027"></a>01027 <span class="preprocessor">#endif</span>
<a name="l01028"></a>01028 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__asxx__rx__wol.html#a63f7b60e52b0b9f1d2a310a8e4849d68">s</a>;
<a name="l01029"></a><a class="code" href="unioncvmx__asxx__rx__wol.html#a698c3ccadc6145a95bd6401994c11eb2">01029</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rx__wol_1_1cvmx__asxx__rx__wol__s.html">cvmx_asxx_rx_wol_s</a>             <a class="code" href="unioncvmx__asxx__rx__wol.html#a698c3ccadc6145a95bd6401994c11eb2">cn38xx</a>;
<a name="l01030"></a><a class="code" href="unioncvmx__asxx__rx__wol.html#a5072121b5fa17f95ffca47716fe98946">01030</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rx__wol_1_1cvmx__asxx__rx__wol__s.html">cvmx_asxx_rx_wol_s</a>             <a class="code" href="unioncvmx__asxx__rx__wol.html#a5072121b5fa17f95ffca47716fe98946">cn38xxp2</a>;
<a name="l01031"></a>01031 };
<a name="l01032"></a><a class="code" href="cvmx-asxx-defs_8h.html#a4398991691d01dffc9135d8cb6ca05fe">01032</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__asxx__rx__wol.html" title="cvmx_asx::_rx_wol">cvmx_asxx_rx_wol</a> <a class="code" href="unioncvmx__asxx__rx__wol.html" title="cvmx_asx::_rx_wol">cvmx_asxx_rx_wol_t</a>;
<a name="l01033"></a>01033 <span class="comment"></span>
<a name="l01034"></a>01034 <span class="comment">/**</span>
<a name="l01035"></a>01035 <span class="comment"> * cvmx_asx#_rx_wol_msk</span>
<a name="l01036"></a>01036 <span class="comment"> *</span>
<a name="l01037"></a>01037 <span class="comment"> * ASX_RX_WOL_MSK = RGMII RX Wake on LAN byte mask</span>
<a name="l01038"></a>01038 <span class="comment"> *</span>
<a name="l01039"></a>01039 <span class="comment"> */</span>
<a name="l01040"></a><a class="code" href="unioncvmx__asxx__rx__wol__msk.html">01040</a> <span class="keyword">union </span><a class="code" href="unioncvmx__asxx__rx__wol__msk.html" title="cvmx_asx::_rx_wol_msk">cvmx_asxx_rx_wol_msk</a> {
<a name="l01041"></a><a class="code" href="unioncvmx__asxx__rx__wol__msk.html#a51ea4989c85aa98bc883ec419c7ff033">01041</a>     uint64_t <a class="code" href="unioncvmx__asxx__rx__wol__msk.html#a51ea4989c85aa98bc883ec419c7ff033">u64</a>;
<a name="l01042"></a><a class="code" href="structcvmx__asxx__rx__wol__msk_1_1cvmx__asxx__rx__wol__msk__s.html">01042</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rx__wol__msk_1_1cvmx__asxx__rx__wol__msk__s.html">cvmx_asxx_rx_wol_msk_s</a> {
<a name="l01043"></a>01043 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01044"></a>01044 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__rx__wol__msk_1_1cvmx__asxx__rx__wol__msk__s.html#ad0d14b03efa8d54e03f8ce7facfec09d">msk</a>                          : 64; <span class="comment">/**&lt; Bytes to include in the CRC signature */</span>
<a name="l01045"></a>01045 <span class="preprocessor">#else</span>
<a name="l01046"></a><a class="code" href="structcvmx__asxx__rx__wol__msk_1_1cvmx__asxx__rx__wol__msk__s.html#ad0d14b03efa8d54e03f8ce7facfec09d">01046</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__rx__wol__msk_1_1cvmx__asxx__rx__wol__msk__s.html#ad0d14b03efa8d54e03f8ce7facfec09d">msk</a>                          : 64;
<a name="l01047"></a>01047 <span class="preprocessor">#endif</span>
<a name="l01048"></a>01048 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__asxx__rx__wol__msk.html#ac42abebb31e1e80278b79721e29ef0e5">s</a>;
<a name="l01049"></a><a class="code" href="unioncvmx__asxx__rx__wol__msk.html#ac0771a4a71b63a0a1f18db80041ce1b5">01049</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rx__wol__msk_1_1cvmx__asxx__rx__wol__msk__s.html">cvmx_asxx_rx_wol_msk_s</a>         <a class="code" href="unioncvmx__asxx__rx__wol__msk.html#ac0771a4a71b63a0a1f18db80041ce1b5">cn38xx</a>;
<a name="l01050"></a><a class="code" href="unioncvmx__asxx__rx__wol__msk.html#ac11b03a1dadd40ccd675680496d480a0">01050</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rx__wol__msk_1_1cvmx__asxx__rx__wol__msk__s.html">cvmx_asxx_rx_wol_msk_s</a>         <a class="code" href="unioncvmx__asxx__rx__wol__msk.html#ac11b03a1dadd40ccd675680496d480a0">cn38xxp2</a>;
<a name="l01051"></a>01051 };
<a name="l01052"></a><a class="code" href="cvmx-asxx-defs_8h.html#a36a8ddb38824bbaa213d872910ef638e">01052</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__asxx__rx__wol__msk.html" title="cvmx_asx::_rx_wol_msk">cvmx_asxx_rx_wol_msk</a> <a class="code" href="unioncvmx__asxx__rx__wol__msk.html" title="cvmx_asx::_rx_wol_msk">cvmx_asxx_rx_wol_msk_t</a>;
<a name="l01053"></a>01053 <span class="comment"></span>
<a name="l01054"></a>01054 <span class="comment">/**</span>
<a name="l01055"></a>01055 <span class="comment"> * cvmx_asx#_rx_wol_powok</span>
<a name="l01056"></a>01056 <span class="comment"> *</span>
<a name="l01057"></a>01057 <span class="comment"> * ASX_RX_WOL_POWOK = RGMII RX Wake on LAN Power OK</span>
<a name="l01058"></a>01058 <span class="comment"> *</span>
<a name="l01059"></a>01059 <span class="comment"> */</span>
<a name="l01060"></a><a class="code" href="unioncvmx__asxx__rx__wol__powok.html">01060</a> <span class="keyword">union </span><a class="code" href="unioncvmx__asxx__rx__wol__powok.html" title="cvmx_asx::_rx_wol_powok">cvmx_asxx_rx_wol_powok</a> {
<a name="l01061"></a><a class="code" href="unioncvmx__asxx__rx__wol__powok.html#a401d3de8a767559aa6d46e2b7d42746b">01061</a>     uint64_t <a class="code" href="unioncvmx__asxx__rx__wol__powok.html#a401d3de8a767559aa6d46e2b7d42746b">u64</a>;
<a name="l01062"></a><a class="code" href="structcvmx__asxx__rx__wol__powok_1_1cvmx__asxx__rx__wol__powok__s.html">01062</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rx__wol__powok_1_1cvmx__asxx__rx__wol__powok__s.html">cvmx_asxx_rx_wol_powok_s</a> {
<a name="l01063"></a>01063 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01064"></a>01064 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__rx__wol__powok_1_1cvmx__asxx__rx__wol__powok__s.html#aec14378110588ab6b5d0d9a05b0c2b93">reserved_1_63</a>                : 63;
<a name="l01065"></a>01065     uint64_t <a class="code" href="structcvmx__asxx__rx__wol__powok_1_1cvmx__asxx__rx__wol__powok__s.html#afe32a4e16d94a6882874eb90518ea63b">powerok</a>                      : 1;  <span class="comment">/**&lt; Power OK */</span>
<a name="l01066"></a>01066 <span class="preprocessor">#else</span>
<a name="l01067"></a><a class="code" href="structcvmx__asxx__rx__wol__powok_1_1cvmx__asxx__rx__wol__powok__s.html#afe32a4e16d94a6882874eb90518ea63b">01067</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__rx__wol__powok_1_1cvmx__asxx__rx__wol__powok__s.html#afe32a4e16d94a6882874eb90518ea63b">powerok</a>                      : 1;
<a name="l01068"></a><a class="code" href="structcvmx__asxx__rx__wol__powok_1_1cvmx__asxx__rx__wol__powok__s.html#aec14378110588ab6b5d0d9a05b0c2b93">01068</a>     uint64_t <a class="code" href="structcvmx__asxx__rx__wol__powok_1_1cvmx__asxx__rx__wol__powok__s.html#aec14378110588ab6b5d0d9a05b0c2b93">reserved_1_63</a>                : 63;
<a name="l01069"></a>01069 <span class="preprocessor">#endif</span>
<a name="l01070"></a>01070 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__asxx__rx__wol__powok.html#a60c0b8be0af35892668e4fa642d72320">s</a>;
<a name="l01071"></a><a class="code" href="unioncvmx__asxx__rx__wol__powok.html#a159ba6b177265472392c8fe2bf8cef36">01071</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rx__wol__powok_1_1cvmx__asxx__rx__wol__powok__s.html">cvmx_asxx_rx_wol_powok_s</a>       <a class="code" href="unioncvmx__asxx__rx__wol__powok.html#a159ba6b177265472392c8fe2bf8cef36">cn38xx</a>;
<a name="l01072"></a><a class="code" href="unioncvmx__asxx__rx__wol__powok.html#a7b461e3653ab6907e9013dc7c65d4479">01072</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rx__wol__powok_1_1cvmx__asxx__rx__wol__powok__s.html">cvmx_asxx_rx_wol_powok_s</a>       <a class="code" href="unioncvmx__asxx__rx__wol__powok.html#a7b461e3653ab6907e9013dc7c65d4479">cn38xxp2</a>;
<a name="l01073"></a>01073 };
<a name="l01074"></a><a class="code" href="cvmx-asxx-defs_8h.html#a4371d85718ed7dfcaefee568777505f6">01074</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__asxx__rx__wol__powok.html" title="cvmx_asx::_rx_wol_powok">cvmx_asxx_rx_wol_powok</a> <a class="code" href="unioncvmx__asxx__rx__wol__powok.html" title="cvmx_asx::_rx_wol_powok">cvmx_asxx_rx_wol_powok_t</a>;
<a name="l01075"></a>01075 <span class="comment"></span>
<a name="l01076"></a>01076 <span class="comment">/**</span>
<a name="l01077"></a>01077 <span class="comment"> * cvmx_asx#_rx_wol_sig</span>
<a name="l01078"></a>01078 <span class="comment"> *</span>
<a name="l01079"></a>01079 <span class="comment"> * ASX_RX_WOL_SIG = RGMII RX Wake on LAN CRC signature</span>
<a name="l01080"></a>01080 <span class="comment"> *</span>
<a name="l01081"></a>01081 <span class="comment"> */</span>
<a name="l01082"></a><a class="code" href="unioncvmx__asxx__rx__wol__sig.html">01082</a> <span class="keyword">union </span><a class="code" href="unioncvmx__asxx__rx__wol__sig.html" title="cvmx_asx::_rx_wol_sig">cvmx_asxx_rx_wol_sig</a> {
<a name="l01083"></a><a class="code" href="unioncvmx__asxx__rx__wol__sig.html#ae8753b040a4923fbaa3adab8b46a2597">01083</a>     uint64_t <a class="code" href="unioncvmx__asxx__rx__wol__sig.html#ae8753b040a4923fbaa3adab8b46a2597">u64</a>;
<a name="l01084"></a><a class="code" href="structcvmx__asxx__rx__wol__sig_1_1cvmx__asxx__rx__wol__sig__s.html">01084</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rx__wol__sig_1_1cvmx__asxx__rx__wol__sig__s.html">cvmx_asxx_rx_wol_sig_s</a> {
<a name="l01085"></a>01085 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01086"></a>01086 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__rx__wol__sig_1_1cvmx__asxx__rx__wol__sig__s.html#a95fd5fd81241ec2e58883d7fe70c66fa">reserved_32_63</a>               : 32;
<a name="l01087"></a>01087     uint64_t <a class="code" href="structcvmx__asxx__rx__wol__sig_1_1cvmx__asxx__rx__wol__sig__s.html#a81ff67c21c7aa3ffae5f75f2b132f3c3">sig</a>                          : 32; <span class="comment">/**&lt; CRC signature */</span>
<a name="l01088"></a>01088 <span class="preprocessor">#else</span>
<a name="l01089"></a><a class="code" href="structcvmx__asxx__rx__wol__sig_1_1cvmx__asxx__rx__wol__sig__s.html#a81ff67c21c7aa3ffae5f75f2b132f3c3">01089</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__rx__wol__sig_1_1cvmx__asxx__rx__wol__sig__s.html#a81ff67c21c7aa3ffae5f75f2b132f3c3">sig</a>                          : 32;
<a name="l01090"></a><a class="code" href="structcvmx__asxx__rx__wol__sig_1_1cvmx__asxx__rx__wol__sig__s.html#a95fd5fd81241ec2e58883d7fe70c66fa">01090</a>     uint64_t <a class="code" href="structcvmx__asxx__rx__wol__sig_1_1cvmx__asxx__rx__wol__sig__s.html#a95fd5fd81241ec2e58883d7fe70c66fa">reserved_32_63</a>               : 32;
<a name="l01091"></a>01091 <span class="preprocessor">#endif</span>
<a name="l01092"></a>01092 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__asxx__rx__wol__sig.html#ad647d9faee31bd108bd03f8d8b9dcacf">s</a>;
<a name="l01093"></a><a class="code" href="unioncvmx__asxx__rx__wol__sig.html#afb348ebd17577df6f05a8a345624ef29">01093</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rx__wol__sig_1_1cvmx__asxx__rx__wol__sig__s.html">cvmx_asxx_rx_wol_sig_s</a>         <a class="code" href="unioncvmx__asxx__rx__wol__sig.html#afb348ebd17577df6f05a8a345624ef29">cn38xx</a>;
<a name="l01094"></a><a class="code" href="unioncvmx__asxx__rx__wol__sig.html#aef8c9b0276aed7ac5f4143b1a2263043">01094</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__rx__wol__sig_1_1cvmx__asxx__rx__wol__sig__s.html">cvmx_asxx_rx_wol_sig_s</a>         <a class="code" href="unioncvmx__asxx__rx__wol__sig.html#aef8c9b0276aed7ac5f4143b1a2263043">cn38xxp2</a>;
<a name="l01095"></a>01095 };
<a name="l01096"></a><a class="code" href="cvmx-asxx-defs_8h.html#a718c410c9fe236254f793bddfdfb6137">01096</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__asxx__rx__wol__sig.html" title="cvmx_asx::_rx_wol_sig">cvmx_asxx_rx_wol_sig</a> <a class="code" href="unioncvmx__asxx__rx__wol__sig.html" title="cvmx_asx::_rx_wol_sig">cvmx_asxx_rx_wol_sig_t</a>;
<a name="l01097"></a>01097 <span class="comment"></span>
<a name="l01098"></a>01098 <span class="comment">/**</span>
<a name="l01099"></a>01099 <span class="comment"> * cvmx_asx#_tx_clk_set#</span>
<a name="l01100"></a>01100 <span class="comment"> *</span>
<a name="l01101"></a>01101 <span class="comment"> * ASX_TX_CLK_SET = RGMII Clock delay setting</span>
<a name="l01102"></a>01102 <span class="comment"> *</span>
<a name="l01103"></a>01103 <span class="comment"> *</span>
<a name="l01104"></a>01104 <span class="comment"> * Notes:</span>
<a name="l01105"></a>01105 <span class="comment"> * Setting to place on the open-loop TXC (RGMII transmit clk)</span>
<a name="l01106"></a>01106 <span class="comment"> * delay line, which can delay the transmited clock. This</span>
<a name="l01107"></a>01107 <span class="comment"> * can be used if the board and/or transmitting device</span>
<a name="l01108"></a>01108 <span class="comment"> * has not otherwise delayed the clock.</span>
<a name="l01109"></a>01109 <span class="comment"> *</span>
<a name="l01110"></a>01110 <span class="comment"> * A value of SETTING=0 disables the delay line. The delay</span>
<a name="l01111"></a>01111 <span class="comment"> * line should be disabled unless the transmitter or board</span>
<a name="l01112"></a>01112 <span class="comment"> * does not delay the clock.</span>
<a name="l01113"></a>01113 <span class="comment"> *</span>
<a name="l01114"></a>01114 <span class="comment"> * Note that this delay line provides only a coarse control</span>
<a name="l01115"></a>01115 <span class="comment"> * over the delay. Generally, it can only reliably provide</span>
<a name="l01116"></a>01116 <span class="comment"> * a delay in the range 1.25-2.5ns, which may not be adequate</span>
<a name="l01117"></a>01117 <span class="comment"> * for some system applications.</span>
<a name="l01118"></a>01118 <span class="comment"> *</span>
<a name="l01119"></a>01119 <span class="comment"> * The open loop delay line selects</span>
<a name="l01120"></a>01120 <span class="comment"> * from among a series of tap positions. Each incremental</span>
<a name="l01121"></a>01121 <span class="comment"> * tap position adds a delay of 50ps to 135ps per tap, depending</span>
<a name="l01122"></a>01122 <span class="comment"> * on the chip, its temperature, and the voltage.</span>
<a name="l01123"></a>01123 <span class="comment"> * To achieve from 1.25-2.5ns of delay on the recieved</span>
<a name="l01124"></a>01124 <span class="comment"> * clock, a fixed value of SETTING=24 may work.</span>
<a name="l01125"></a>01125 <span class="comment"> * For more precision, we recommend the following settings</span>
<a name="l01126"></a>01126 <span class="comment"> * based on the chip voltage:</span>
<a name="l01127"></a>01127 <span class="comment"> *</span>
<a name="l01128"></a>01128 <span class="comment"> *    VDD           SETTING</span>
<a name="l01129"></a>01129 <span class="comment"> *  -----------------------------</span>
<a name="l01130"></a>01130 <span class="comment"> *    1.0             18</span>
<a name="l01131"></a>01131 <span class="comment"> *    1.05            19</span>
<a name="l01132"></a>01132 <span class="comment"> *    1.1             21</span>
<a name="l01133"></a>01133 <span class="comment"> *    1.15            22</span>
<a name="l01134"></a>01134 <span class="comment"> *    1.2             23</span>
<a name="l01135"></a>01135 <span class="comment"> *    1.25            24</span>
<a name="l01136"></a>01136 <span class="comment"> *    1.3             25</span>
<a name="l01137"></a>01137 <span class="comment"> */</span>
<a name="l01138"></a><a class="code" href="unioncvmx__asxx__tx__clk__setx.html">01138</a> <span class="keyword">union </span><a class="code" href="unioncvmx__asxx__tx__clk__setx.html" title="cvmx_asx::_tx_clk_set#">cvmx_asxx_tx_clk_setx</a> {
<a name="l01139"></a><a class="code" href="unioncvmx__asxx__tx__clk__setx.html#a22b365c424dbbc8c543f0d58af168d29">01139</a>     uint64_t <a class="code" href="unioncvmx__asxx__tx__clk__setx.html#a22b365c424dbbc8c543f0d58af168d29">u64</a>;
<a name="l01140"></a><a class="code" href="structcvmx__asxx__tx__clk__setx_1_1cvmx__asxx__tx__clk__setx__s.html">01140</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__tx__clk__setx_1_1cvmx__asxx__tx__clk__setx__s.html">cvmx_asxx_tx_clk_setx_s</a> {
<a name="l01141"></a>01141 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01142"></a>01142 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__tx__clk__setx_1_1cvmx__asxx__tx__clk__setx__s.html#a93afd1f4f1d1c87a7d3286fc0d23f955">reserved_5_63</a>                : 59;
<a name="l01143"></a>01143     uint64_t <a class="code" href="structcvmx__asxx__tx__clk__setx_1_1cvmx__asxx__tx__clk__setx__s.html#a123f3820860994f90f4b21e763181f21">setting</a>                      : 5;  <span class="comment">/**&lt; Setting to place on the open-loop TXC delay line */</span>
<a name="l01144"></a>01144 <span class="preprocessor">#else</span>
<a name="l01145"></a><a class="code" href="structcvmx__asxx__tx__clk__setx_1_1cvmx__asxx__tx__clk__setx__s.html#a123f3820860994f90f4b21e763181f21">01145</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__tx__clk__setx_1_1cvmx__asxx__tx__clk__setx__s.html#a123f3820860994f90f4b21e763181f21">setting</a>                      : 5;
<a name="l01146"></a><a class="code" href="structcvmx__asxx__tx__clk__setx_1_1cvmx__asxx__tx__clk__setx__s.html#a93afd1f4f1d1c87a7d3286fc0d23f955">01146</a>     uint64_t <a class="code" href="structcvmx__asxx__tx__clk__setx_1_1cvmx__asxx__tx__clk__setx__s.html#a93afd1f4f1d1c87a7d3286fc0d23f955">reserved_5_63</a>                : 59;
<a name="l01147"></a>01147 <span class="preprocessor">#endif</span>
<a name="l01148"></a>01148 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__asxx__tx__clk__setx.html#a1583fb3d954cb80367d051db88c05175">s</a>;
<a name="l01149"></a><a class="code" href="unioncvmx__asxx__tx__clk__setx.html#a93f562f9eccde5b9633b68ff3d13f2bb">01149</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__tx__clk__setx_1_1cvmx__asxx__tx__clk__setx__s.html">cvmx_asxx_tx_clk_setx_s</a>        <a class="code" href="unioncvmx__asxx__tx__clk__setx.html#a93f562f9eccde5b9633b68ff3d13f2bb">cn30xx</a>;
<a name="l01150"></a><a class="code" href="unioncvmx__asxx__tx__clk__setx.html#a03bd5a1c6b1de3caebd92396b606afe0">01150</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__tx__clk__setx_1_1cvmx__asxx__tx__clk__setx__s.html">cvmx_asxx_tx_clk_setx_s</a>        <a class="code" href="unioncvmx__asxx__tx__clk__setx.html#a03bd5a1c6b1de3caebd92396b606afe0">cn31xx</a>;
<a name="l01151"></a><a class="code" href="unioncvmx__asxx__tx__clk__setx.html#a0df509c8de0824e39da30c3410ba75e4">01151</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__tx__clk__setx_1_1cvmx__asxx__tx__clk__setx__s.html">cvmx_asxx_tx_clk_setx_s</a>        <a class="code" href="unioncvmx__asxx__tx__clk__setx.html#a0df509c8de0824e39da30c3410ba75e4">cn38xx</a>;
<a name="l01152"></a><a class="code" href="unioncvmx__asxx__tx__clk__setx.html#a87c94bd4bc17c104eb427f6fa2182c03">01152</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__tx__clk__setx_1_1cvmx__asxx__tx__clk__setx__s.html">cvmx_asxx_tx_clk_setx_s</a>        <a class="code" href="unioncvmx__asxx__tx__clk__setx.html#a87c94bd4bc17c104eb427f6fa2182c03">cn38xxp2</a>;
<a name="l01153"></a><a class="code" href="unioncvmx__asxx__tx__clk__setx.html#a0de8471829ce1fb56b36c9e98c1e07e1">01153</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__tx__clk__setx_1_1cvmx__asxx__tx__clk__setx__s.html">cvmx_asxx_tx_clk_setx_s</a>        <a class="code" href="unioncvmx__asxx__tx__clk__setx.html#a0de8471829ce1fb56b36c9e98c1e07e1">cn50xx</a>;
<a name="l01154"></a><a class="code" href="unioncvmx__asxx__tx__clk__setx.html#a6721f9930e577583ed78183ce202d4de">01154</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__tx__clk__setx_1_1cvmx__asxx__tx__clk__setx__s.html">cvmx_asxx_tx_clk_setx_s</a>        <a class="code" href="unioncvmx__asxx__tx__clk__setx.html#a6721f9930e577583ed78183ce202d4de">cn58xx</a>;
<a name="l01155"></a><a class="code" href="unioncvmx__asxx__tx__clk__setx.html#a4dd706c7cda54cae79b6397e347aa0c9">01155</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__tx__clk__setx_1_1cvmx__asxx__tx__clk__setx__s.html">cvmx_asxx_tx_clk_setx_s</a>        <a class="code" href="unioncvmx__asxx__tx__clk__setx.html#a4dd706c7cda54cae79b6397e347aa0c9">cn58xxp1</a>;
<a name="l01156"></a>01156 };
<a name="l01157"></a><a class="code" href="cvmx-asxx-defs_8h.html#a7820dcbdfa93c2cf7956e353c8f81773">01157</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__asxx__tx__clk__setx.html" title="cvmx_asx::_tx_clk_set#">cvmx_asxx_tx_clk_setx</a> <a class="code" href="unioncvmx__asxx__tx__clk__setx.html" title="cvmx_asx::_tx_clk_set#">cvmx_asxx_tx_clk_setx_t</a>;
<a name="l01158"></a>01158 <span class="comment"></span>
<a name="l01159"></a>01159 <span class="comment">/**</span>
<a name="l01160"></a>01160 <span class="comment"> * cvmx_asx#_tx_comp_byp</span>
<a name="l01161"></a>01161 <span class="comment"> *</span>
<a name="l01162"></a>01162 <span class="comment"> * ASX_TX_COMP_BYP = RGMII Clock delay setting</span>
<a name="l01163"></a>01163 <span class="comment"> *</span>
<a name="l01164"></a>01164 <span class="comment"> */</span>
<a name="l01165"></a><a class="code" href="unioncvmx__asxx__tx__comp__byp.html">01165</a> <span class="keyword">union </span><a class="code" href="unioncvmx__asxx__tx__comp__byp.html" title="cvmx_asx::_tx_comp_byp">cvmx_asxx_tx_comp_byp</a> {
<a name="l01166"></a><a class="code" href="unioncvmx__asxx__tx__comp__byp.html#a24f13464d28394465c07850bc85bdf7d">01166</a>     uint64_t <a class="code" href="unioncvmx__asxx__tx__comp__byp.html#a24f13464d28394465c07850bc85bdf7d">u64</a>;
<a name="l01167"></a><a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__s.html">01167</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__s.html">cvmx_asxx_tx_comp_byp_s</a> {
<a name="l01168"></a>01168 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01169"></a>01169 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__s.html#aa32f8a34e685ebb94d70a6f4ade51a4f">reserved_0_63</a>                : 64;
<a name="l01170"></a>01170 <span class="preprocessor">#else</span>
<a name="l01171"></a><a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__s.html#aa32f8a34e685ebb94d70a6f4ade51a4f">01171</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__s.html#aa32f8a34e685ebb94d70a6f4ade51a4f">reserved_0_63</a>                : 64;
<a name="l01172"></a>01172 <span class="preprocessor">#endif</span>
<a name="l01173"></a>01173 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__asxx__tx__comp__byp.html#aea3fedfb9948cd38da42b0d4193fedb8">s</a>;
<a name="l01174"></a><a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn30xx.html">01174</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn30xx.html">cvmx_asxx_tx_comp_byp_cn30xx</a> {
<a name="l01175"></a>01175 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01176"></a>01176 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn30xx.html#af8a945b2fe6c8ca47047e047ed68b8c3">reserved_9_63</a>                : 55;
<a name="l01177"></a>01177     uint64_t <a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn30xx.html#a4fda225c7d33f3d0931e92d1db79dd69">bypass</a>                       : 1;  <span class="comment">/**&lt; Compensation bypass */</span>
<a name="l01178"></a>01178     uint64_t <a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn30xx.html#a5468bdff8ce83bf9073259d5277dd4f2">pctl</a>                         : 4;  <span class="comment">/**&lt; PCTL Compensation Value (see Duke) */</span>
<a name="l01179"></a>01179     uint64_t <a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn30xx.html#a54ca983d8245d821c90a522257e78c85">nctl</a>                         : 4;  <span class="comment">/**&lt; NCTL Compensation Value (see Duke) */</span>
<a name="l01180"></a>01180 <span class="preprocessor">#else</span>
<a name="l01181"></a><a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn30xx.html#a54ca983d8245d821c90a522257e78c85">01181</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn30xx.html#a54ca983d8245d821c90a522257e78c85">nctl</a>                         : 4;
<a name="l01182"></a><a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn30xx.html#a5468bdff8ce83bf9073259d5277dd4f2">01182</a>     uint64_t <a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn30xx.html#a5468bdff8ce83bf9073259d5277dd4f2">pctl</a>                         : 4;
<a name="l01183"></a><a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn30xx.html#a4fda225c7d33f3d0931e92d1db79dd69">01183</a>     uint64_t <a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn30xx.html#a4fda225c7d33f3d0931e92d1db79dd69">bypass</a>                       : 1;
<a name="l01184"></a><a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn30xx.html#af8a945b2fe6c8ca47047e047ed68b8c3">01184</a>     uint64_t <a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn30xx.html#af8a945b2fe6c8ca47047e047ed68b8c3">reserved_9_63</a>                : 55;
<a name="l01185"></a>01185 <span class="preprocessor">#endif</span>
<a name="l01186"></a>01186 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__asxx__tx__comp__byp.html#a53b77ce99e483a8e4fed38881d8a408f">cn30xx</a>;
<a name="l01187"></a><a class="code" href="unioncvmx__asxx__tx__comp__byp.html#a3dd0cc7ebb054b8b8ac6825076216bea">01187</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn30xx.html">cvmx_asxx_tx_comp_byp_cn30xx</a>   <a class="code" href="unioncvmx__asxx__tx__comp__byp.html#a3dd0cc7ebb054b8b8ac6825076216bea">cn31xx</a>;
<a name="l01188"></a><a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn38xx.html">01188</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn38xx.html">cvmx_asxx_tx_comp_byp_cn38xx</a> {
<a name="l01189"></a>01189 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01190"></a>01190 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn38xx.html#a403cf154a00184b7d056978263c36539">reserved_8_63</a>                : 56;
<a name="l01191"></a>01191     uint64_t <a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn38xx.html#a3f6673bd6b6361d119182c90e820b45f">pctl</a>                         : 4;  <span class="comment">/**&lt; PCTL Compensation Value (see Duke) */</span>
<a name="l01192"></a>01192     uint64_t <a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn38xx.html#a655e00752dbd95c68240b9e9d0a983ea">nctl</a>                         : 4;  <span class="comment">/**&lt; NCTL Compensation Value (see Duke) */</span>
<a name="l01193"></a>01193 <span class="preprocessor">#else</span>
<a name="l01194"></a><a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn38xx.html#a655e00752dbd95c68240b9e9d0a983ea">01194</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn38xx.html#a655e00752dbd95c68240b9e9d0a983ea">nctl</a>                         : 4;
<a name="l01195"></a><a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn38xx.html#a3f6673bd6b6361d119182c90e820b45f">01195</a>     uint64_t <a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn38xx.html#a3f6673bd6b6361d119182c90e820b45f">pctl</a>                         : 4;
<a name="l01196"></a><a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn38xx.html#a403cf154a00184b7d056978263c36539">01196</a>     uint64_t <a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn38xx.html#a403cf154a00184b7d056978263c36539">reserved_8_63</a>                : 56;
<a name="l01197"></a>01197 <span class="preprocessor">#endif</span>
<a name="l01198"></a>01198 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__asxx__tx__comp__byp.html#a74f167366d69869a21739c53a89fbebf">cn38xx</a>;
<a name="l01199"></a><a class="code" href="unioncvmx__asxx__tx__comp__byp.html#aad85739ee8016fd8f317fe060867a672">01199</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn38xx.html">cvmx_asxx_tx_comp_byp_cn38xx</a>   <a class="code" href="unioncvmx__asxx__tx__comp__byp.html#aad85739ee8016fd8f317fe060867a672">cn38xxp2</a>;
<a name="l01200"></a><a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn50xx.html">01200</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn50xx.html">cvmx_asxx_tx_comp_byp_cn50xx</a> {
<a name="l01201"></a>01201 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01202"></a>01202 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn50xx.html#a6520b3daa98c994c9a3e687993ee22fc">reserved_17_63</a>               : 47;
<a name="l01203"></a>01203     uint64_t <a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn50xx.html#a7f2edaf24a65c076816d32aa2fb96a27">bypass</a>                       : 1;  <span class="comment">/**&lt; Compensation bypass */</span>
<a name="l01204"></a>01204     uint64_t <a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn50xx.html#a80b679c5e1b2435f17b3b40676ede557">reserved_13_15</a>               : 3;
<a name="l01205"></a>01205     uint64_t <a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn50xx.html#a84ee357242b62f3aaf99e39627f88dd2">pctl</a>                         : 5;  <span class="comment">/**&lt; PCTL Compensation Value (see Duke) */</span>
<a name="l01206"></a>01206     uint64_t <a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn50xx.html#acab70dd09d493223604a7f20d78daca5">reserved_5_7</a>                 : 3;
<a name="l01207"></a>01207     uint64_t <a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn50xx.html#a9c92ba6e91cd38c5f99b6e706534d6f4">nctl</a>                         : 5;  <span class="comment">/**&lt; NCTL Compensation Value (see Duke) */</span>
<a name="l01208"></a>01208 <span class="preprocessor">#else</span>
<a name="l01209"></a><a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn50xx.html#a9c92ba6e91cd38c5f99b6e706534d6f4">01209</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn50xx.html#a9c92ba6e91cd38c5f99b6e706534d6f4">nctl</a>                         : 5;
<a name="l01210"></a><a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn50xx.html#acab70dd09d493223604a7f20d78daca5">01210</a>     uint64_t <a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn50xx.html#acab70dd09d493223604a7f20d78daca5">reserved_5_7</a>                 : 3;
<a name="l01211"></a><a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn50xx.html#a84ee357242b62f3aaf99e39627f88dd2">01211</a>     uint64_t <a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn50xx.html#a84ee357242b62f3aaf99e39627f88dd2">pctl</a>                         : 5;
<a name="l01212"></a><a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn50xx.html#a80b679c5e1b2435f17b3b40676ede557">01212</a>     uint64_t <a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn50xx.html#a80b679c5e1b2435f17b3b40676ede557">reserved_13_15</a>               : 3;
<a name="l01213"></a><a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn50xx.html#a7f2edaf24a65c076816d32aa2fb96a27">01213</a>     uint64_t <a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn50xx.html#a7f2edaf24a65c076816d32aa2fb96a27">bypass</a>                       : 1;
<a name="l01214"></a><a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn50xx.html#a6520b3daa98c994c9a3e687993ee22fc">01214</a>     uint64_t <a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn50xx.html#a6520b3daa98c994c9a3e687993ee22fc">reserved_17_63</a>               : 47;
<a name="l01215"></a>01215 <span class="preprocessor">#endif</span>
<a name="l01216"></a>01216 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__asxx__tx__comp__byp.html#a87351afda8b415fb09d9f03f14ca49ce">cn50xx</a>;
<a name="l01217"></a><a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn58xx.html">01217</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn58xx.html">cvmx_asxx_tx_comp_byp_cn58xx</a> {
<a name="l01218"></a>01218 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01219"></a>01219 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn58xx.html#a934d404760cbdcfc5fc99830674765ee">reserved_13_63</a>               : 51;
<a name="l01220"></a>01220     uint64_t <a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn58xx.html#a0b10bb73afc60325bddb7b09f7f739f9">pctl</a>                         : 5;  <span class="comment">/**&lt; PCTL Compensation Value (see Duke) */</span>
<a name="l01221"></a>01221     uint64_t <a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn58xx.html#a24efeb3b2c167c6126fdb24c523327af">reserved_5_7</a>                 : 3;
<a name="l01222"></a>01222     uint64_t <a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn58xx.html#a28892a4bf9810af093a01287d5b15937">nctl</a>                         : 5;  <span class="comment">/**&lt; NCTL Compensation Value (see Duke) */</span>
<a name="l01223"></a>01223 <span class="preprocessor">#else</span>
<a name="l01224"></a><a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn58xx.html#a28892a4bf9810af093a01287d5b15937">01224</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn58xx.html#a28892a4bf9810af093a01287d5b15937">nctl</a>                         : 5;
<a name="l01225"></a><a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn58xx.html#a24efeb3b2c167c6126fdb24c523327af">01225</a>     uint64_t <a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn58xx.html#a24efeb3b2c167c6126fdb24c523327af">reserved_5_7</a>                 : 3;
<a name="l01226"></a><a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn58xx.html#a0b10bb73afc60325bddb7b09f7f739f9">01226</a>     uint64_t <a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn58xx.html#a0b10bb73afc60325bddb7b09f7f739f9">pctl</a>                         : 5;
<a name="l01227"></a><a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn58xx.html#a934d404760cbdcfc5fc99830674765ee">01227</a>     uint64_t <a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn58xx.html#a934d404760cbdcfc5fc99830674765ee">reserved_13_63</a>               : 51;
<a name="l01228"></a>01228 <span class="preprocessor">#endif</span>
<a name="l01229"></a>01229 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__asxx__tx__comp__byp.html#a35f55223fb685a8c8e78dff7a8ed9e03">cn58xx</a>;
<a name="l01230"></a><a class="code" href="unioncvmx__asxx__tx__comp__byp.html#a4d93a90b8686b05dcc5083952fa2365b">01230</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__tx__comp__byp_1_1cvmx__asxx__tx__comp__byp__cn58xx.html">cvmx_asxx_tx_comp_byp_cn58xx</a>   <a class="code" href="unioncvmx__asxx__tx__comp__byp.html#a4d93a90b8686b05dcc5083952fa2365b">cn58xxp1</a>;
<a name="l01231"></a>01231 };
<a name="l01232"></a><a class="code" href="cvmx-asxx-defs_8h.html#acb8b2edaa775a947d82fbac667268ab6">01232</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__asxx__tx__comp__byp.html" title="cvmx_asx::_tx_comp_byp">cvmx_asxx_tx_comp_byp</a> <a class="code" href="unioncvmx__asxx__tx__comp__byp.html" title="cvmx_asx::_tx_comp_byp">cvmx_asxx_tx_comp_byp_t</a>;
<a name="l01233"></a>01233 <span class="comment"></span>
<a name="l01234"></a>01234 <span class="comment">/**</span>
<a name="l01235"></a>01235 <span class="comment"> * cvmx_asx#_tx_hi_water#</span>
<a name="l01236"></a>01236 <span class="comment"> *</span>
<a name="l01237"></a>01237 <span class="comment"> * ASX_TX_HI_WATER = RGMII TX FIFO Hi WaterMark</span>
<a name="l01238"></a>01238 <span class="comment"> *</span>
<a name="l01239"></a>01239 <span class="comment"> */</span>
<a name="l01240"></a><a class="code" href="unioncvmx__asxx__tx__hi__waterx.html">01240</a> <span class="keyword">union </span><a class="code" href="unioncvmx__asxx__tx__hi__waterx.html" title="cvmx_asx::_tx_hi_water#">cvmx_asxx_tx_hi_waterx</a> {
<a name="l01241"></a><a class="code" href="unioncvmx__asxx__tx__hi__waterx.html#a8300ceda1302139f630755a763b10235">01241</a>     uint64_t <a class="code" href="unioncvmx__asxx__tx__hi__waterx.html#a8300ceda1302139f630755a763b10235">u64</a>;
<a name="l01242"></a><a class="code" href="structcvmx__asxx__tx__hi__waterx_1_1cvmx__asxx__tx__hi__waterx__s.html">01242</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__tx__hi__waterx_1_1cvmx__asxx__tx__hi__waterx__s.html">cvmx_asxx_tx_hi_waterx_s</a> {
<a name="l01243"></a>01243 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01244"></a>01244 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__tx__hi__waterx_1_1cvmx__asxx__tx__hi__waterx__s.html#a10aebf9dc2b212aae0938c235c39ee29">reserved_4_63</a>                : 60;
<a name="l01245"></a>01245     uint64_t <a class="code" href="structcvmx__asxx__tx__hi__waterx_1_1cvmx__asxx__tx__hi__waterx__s.html#a005c468e8fec305ced408a12b2bf3e34">mark</a>                         : 4;  <span class="comment">/**&lt; TX FIFO HiWatermark to stall GMX</span>
<a name="l01246"></a>01246 <span class="comment">                                                         Value of 0 maps to 16</span>
<a name="l01247"></a>01247 <span class="comment">                                                         Reset value changed from 10 in pass1</span>
<a name="l01248"></a>01248 <span class="comment">                                                         Pass1 settings (assuming 125 tclk)</span>
<a name="l01249"></a>01249 <span class="comment">                                                         - 325-375: 12</span>
<a name="l01250"></a>01250 <span class="comment">                                                         - 375-437: 11</span>
<a name="l01251"></a>01251 <span class="comment">                                                         - 437-550: 10</span>
<a name="l01252"></a>01252 <span class="comment">                                                         - 550-687:  9 */</span>
<a name="l01253"></a>01253 <span class="preprocessor">#else</span>
<a name="l01254"></a><a class="code" href="structcvmx__asxx__tx__hi__waterx_1_1cvmx__asxx__tx__hi__waterx__s.html#a005c468e8fec305ced408a12b2bf3e34">01254</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__tx__hi__waterx_1_1cvmx__asxx__tx__hi__waterx__s.html#a005c468e8fec305ced408a12b2bf3e34">mark</a>                         : 4;
<a name="l01255"></a><a class="code" href="structcvmx__asxx__tx__hi__waterx_1_1cvmx__asxx__tx__hi__waterx__s.html#a10aebf9dc2b212aae0938c235c39ee29">01255</a>     uint64_t <a class="code" href="structcvmx__asxx__tx__hi__waterx_1_1cvmx__asxx__tx__hi__waterx__s.html#a10aebf9dc2b212aae0938c235c39ee29">reserved_4_63</a>                : 60;
<a name="l01256"></a>01256 <span class="preprocessor">#endif</span>
<a name="l01257"></a>01257 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__asxx__tx__hi__waterx.html#a5c469633e84eaf548298d7785197fa67">s</a>;
<a name="l01258"></a><a class="code" href="structcvmx__asxx__tx__hi__waterx_1_1cvmx__asxx__tx__hi__waterx__cn30xx.html">01258</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__tx__hi__waterx_1_1cvmx__asxx__tx__hi__waterx__cn30xx.html">cvmx_asxx_tx_hi_waterx_cn30xx</a> {
<a name="l01259"></a>01259 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01260"></a>01260 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__tx__hi__waterx_1_1cvmx__asxx__tx__hi__waterx__cn30xx.html#ac1f366a10612a4fb296603b83505c96f">reserved_3_63</a>                : 61;
<a name="l01261"></a>01261     uint64_t <a class="code" href="structcvmx__asxx__tx__hi__waterx_1_1cvmx__asxx__tx__hi__waterx__cn30xx.html#a7bc0462ea714e2fd4fb23ab4c6b8de11">mark</a>                         : 3;  <span class="comment">/**&lt; TX FIFO HiWatermark to stall GMX</span>
<a name="l01262"></a>01262 <span class="comment">                                                         Value 0 maps to 8. */</span>
<a name="l01263"></a>01263 <span class="preprocessor">#else</span>
<a name="l01264"></a><a class="code" href="structcvmx__asxx__tx__hi__waterx_1_1cvmx__asxx__tx__hi__waterx__cn30xx.html#a7bc0462ea714e2fd4fb23ab4c6b8de11">01264</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__tx__hi__waterx_1_1cvmx__asxx__tx__hi__waterx__cn30xx.html#a7bc0462ea714e2fd4fb23ab4c6b8de11">mark</a>                         : 3;
<a name="l01265"></a><a class="code" href="structcvmx__asxx__tx__hi__waterx_1_1cvmx__asxx__tx__hi__waterx__cn30xx.html#ac1f366a10612a4fb296603b83505c96f">01265</a>     uint64_t <a class="code" href="structcvmx__asxx__tx__hi__waterx_1_1cvmx__asxx__tx__hi__waterx__cn30xx.html#ac1f366a10612a4fb296603b83505c96f">reserved_3_63</a>                : 61;
<a name="l01266"></a>01266 <span class="preprocessor">#endif</span>
<a name="l01267"></a>01267 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__asxx__tx__hi__waterx.html#a247b63597bdefa12dfeba2fab935410e">cn30xx</a>;
<a name="l01268"></a><a class="code" href="unioncvmx__asxx__tx__hi__waterx.html#aac6765a09be2ed4f31cedbf679d6c31f">01268</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__tx__hi__waterx_1_1cvmx__asxx__tx__hi__waterx__cn30xx.html">cvmx_asxx_tx_hi_waterx_cn30xx</a>  <a class="code" href="unioncvmx__asxx__tx__hi__waterx.html#aac6765a09be2ed4f31cedbf679d6c31f">cn31xx</a>;
<a name="l01269"></a><a class="code" href="unioncvmx__asxx__tx__hi__waterx.html#a409a5c20e58af72681ab542f23b73149">01269</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__tx__hi__waterx_1_1cvmx__asxx__tx__hi__waterx__s.html">cvmx_asxx_tx_hi_waterx_s</a>       <a class="code" href="unioncvmx__asxx__tx__hi__waterx.html#a409a5c20e58af72681ab542f23b73149">cn38xx</a>;
<a name="l01270"></a><a class="code" href="unioncvmx__asxx__tx__hi__waterx.html#a47c67e1568d2c5e71b3832de84d1bf98">01270</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__tx__hi__waterx_1_1cvmx__asxx__tx__hi__waterx__s.html">cvmx_asxx_tx_hi_waterx_s</a>       <a class="code" href="unioncvmx__asxx__tx__hi__waterx.html#a47c67e1568d2c5e71b3832de84d1bf98">cn38xxp2</a>;
<a name="l01271"></a><a class="code" href="unioncvmx__asxx__tx__hi__waterx.html#adbfb29151dc5d12481d06b4f7ee4bb9a">01271</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__tx__hi__waterx_1_1cvmx__asxx__tx__hi__waterx__cn30xx.html">cvmx_asxx_tx_hi_waterx_cn30xx</a>  <a class="code" href="unioncvmx__asxx__tx__hi__waterx.html#adbfb29151dc5d12481d06b4f7ee4bb9a">cn50xx</a>;
<a name="l01272"></a><a class="code" href="unioncvmx__asxx__tx__hi__waterx.html#ab248864fb41ca1c33a0d2fd158434858">01272</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__tx__hi__waterx_1_1cvmx__asxx__tx__hi__waterx__s.html">cvmx_asxx_tx_hi_waterx_s</a>       <a class="code" href="unioncvmx__asxx__tx__hi__waterx.html#ab248864fb41ca1c33a0d2fd158434858">cn58xx</a>;
<a name="l01273"></a><a class="code" href="unioncvmx__asxx__tx__hi__waterx.html#a93ba6598e14ae91b449fbfea52995d78">01273</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__tx__hi__waterx_1_1cvmx__asxx__tx__hi__waterx__s.html">cvmx_asxx_tx_hi_waterx_s</a>       <a class="code" href="unioncvmx__asxx__tx__hi__waterx.html#a93ba6598e14ae91b449fbfea52995d78">cn58xxp1</a>;
<a name="l01274"></a>01274 };
<a name="l01275"></a><a class="code" href="cvmx-asxx-defs_8h.html#a3d49c87bc8f121ccc7ae43a8757a6a0f">01275</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__asxx__tx__hi__waterx.html" title="cvmx_asx::_tx_hi_water#">cvmx_asxx_tx_hi_waterx</a> <a class="code" href="unioncvmx__asxx__tx__hi__waterx.html" title="cvmx_asx::_tx_hi_water#">cvmx_asxx_tx_hi_waterx_t</a>;
<a name="l01276"></a>01276 <span class="comment"></span>
<a name="l01277"></a>01277 <span class="comment">/**</span>
<a name="l01278"></a>01278 <span class="comment"> * cvmx_asx#_tx_prt_en</span>
<a name="l01279"></a>01279 <span class="comment"> *</span>
<a name="l01280"></a>01280 <span class="comment"> * ASX_TX_PRT_EN = RGMII Port Enable</span>
<a name="l01281"></a>01281 <span class="comment"> *</span>
<a name="l01282"></a>01282 <span class="comment"> */</span>
<a name="l01283"></a><a class="code" href="unioncvmx__asxx__tx__prt__en.html">01283</a> <span class="keyword">union </span><a class="code" href="unioncvmx__asxx__tx__prt__en.html" title="cvmx_asx::_tx_prt_en">cvmx_asxx_tx_prt_en</a> {
<a name="l01284"></a><a class="code" href="unioncvmx__asxx__tx__prt__en.html#a03f63a84d72fb22959e41e8c1c4be811">01284</a>     uint64_t <a class="code" href="unioncvmx__asxx__tx__prt__en.html#a03f63a84d72fb22959e41e8c1c4be811">u64</a>;
<a name="l01285"></a><a class="code" href="structcvmx__asxx__tx__prt__en_1_1cvmx__asxx__tx__prt__en__s.html">01285</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__tx__prt__en_1_1cvmx__asxx__tx__prt__en__s.html">cvmx_asxx_tx_prt_en_s</a> {
<a name="l01286"></a>01286 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01287"></a>01287 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__tx__prt__en_1_1cvmx__asxx__tx__prt__en__s.html#aeceaed93fd30735be023ed623650c07a">reserved_4_63</a>                : 60;
<a name="l01288"></a>01288     uint64_t <a class="code" href="structcvmx__asxx__tx__prt__en_1_1cvmx__asxx__tx__prt__en__s.html#a7889f3108783b5f83b9c0bdadb7ae771">prt_en</a>                       : 4;  <span class="comment">/**&lt; Port enable.  Must be set for Octane to send</span>
<a name="l01289"></a>01289 <span class="comment">                                                         RMGII traffic.   When this bit clear on a given</span>
<a name="l01290"></a>01290 <span class="comment">                                                         port, then all RGMII cycles will appear as</span>
<a name="l01291"></a>01291 <span class="comment">                                                         inter-frame cycles. */</span>
<a name="l01292"></a>01292 <span class="preprocessor">#else</span>
<a name="l01293"></a><a class="code" href="structcvmx__asxx__tx__prt__en_1_1cvmx__asxx__tx__prt__en__s.html#a7889f3108783b5f83b9c0bdadb7ae771">01293</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__tx__prt__en_1_1cvmx__asxx__tx__prt__en__s.html#a7889f3108783b5f83b9c0bdadb7ae771">prt_en</a>                       : 4;
<a name="l01294"></a><a class="code" href="structcvmx__asxx__tx__prt__en_1_1cvmx__asxx__tx__prt__en__s.html#aeceaed93fd30735be023ed623650c07a">01294</a>     uint64_t <a class="code" href="structcvmx__asxx__tx__prt__en_1_1cvmx__asxx__tx__prt__en__s.html#aeceaed93fd30735be023ed623650c07a">reserved_4_63</a>                : 60;
<a name="l01295"></a>01295 <span class="preprocessor">#endif</span>
<a name="l01296"></a>01296 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__asxx__tx__prt__en.html#af5b1b0fee047c9def3ac3902e39a4e80">s</a>;
<a name="l01297"></a><a class="code" href="structcvmx__asxx__tx__prt__en_1_1cvmx__asxx__tx__prt__en__cn30xx.html">01297</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__tx__prt__en_1_1cvmx__asxx__tx__prt__en__cn30xx.html">cvmx_asxx_tx_prt_en_cn30xx</a> {
<a name="l01298"></a>01298 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01299"></a>01299 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__tx__prt__en_1_1cvmx__asxx__tx__prt__en__cn30xx.html#accfc64ac498a74cdb244acb9a4821629">reserved_3_63</a>                : 61;
<a name="l01300"></a>01300     uint64_t <a class="code" href="structcvmx__asxx__tx__prt__en_1_1cvmx__asxx__tx__prt__en__cn30xx.html#a3b3eaa2df911e1ca07a4079d520468e6">prt_en</a>                       : 3;  <span class="comment">/**&lt; Port enable.  Must be set for Octane to send</span>
<a name="l01301"></a>01301 <span class="comment">                                                         RMGII traffic.   When this bit clear on a given</span>
<a name="l01302"></a>01302 <span class="comment">                                                         port, then all RGMII cycles will appear as</span>
<a name="l01303"></a>01303 <span class="comment">                                                         inter-frame cycles. */</span>
<a name="l01304"></a>01304 <span class="preprocessor">#else</span>
<a name="l01305"></a><a class="code" href="structcvmx__asxx__tx__prt__en_1_1cvmx__asxx__tx__prt__en__cn30xx.html#a3b3eaa2df911e1ca07a4079d520468e6">01305</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__asxx__tx__prt__en_1_1cvmx__asxx__tx__prt__en__cn30xx.html#a3b3eaa2df911e1ca07a4079d520468e6">prt_en</a>                       : 3;
<a name="l01306"></a><a class="code" href="structcvmx__asxx__tx__prt__en_1_1cvmx__asxx__tx__prt__en__cn30xx.html#accfc64ac498a74cdb244acb9a4821629">01306</a>     uint64_t <a class="code" href="structcvmx__asxx__tx__prt__en_1_1cvmx__asxx__tx__prt__en__cn30xx.html#accfc64ac498a74cdb244acb9a4821629">reserved_3_63</a>                : 61;
<a name="l01307"></a>01307 <span class="preprocessor">#endif</span>
<a name="l01308"></a>01308 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__asxx__tx__prt__en.html#a4cd4674fa55abdea33e2797cc45943ec">cn30xx</a>;
<a name="l01309"></a><a class="code" href="unioncvmx__asxx__tx__prt__en.html#a0fbe291eef20c6061f3623a7cce0f0b4">01309</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__tx__prt__en_1_1cvmx__asxx__tx__prt__en__cn30xx.html">cvmx_asxx_tx_prt_en_cn30xx</a>     <a class="code" href="unioncvmx__asxx__tx__prt__en.html#a0fbe291eef20c6061f3623a7cce0f0b4">cn31xx</a>;
<a name="l01310"></a><a class="code" href="unioncvmx__asxx__tx__prt__en.html#a841c9f52919c488f9857a61379b2954f">01310</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__tx__prt__en_1_1cvmx__asxx__tx__prt__en__s.html">cvmx_asxx_tx_prt_en_s</a>          <a class="code" href="unioncvmx__asxx__tx__prt__en.html#a841c9f52919c488f9857a61379b2954f">cn38xx</a>;
<a name="l01311"></a><a class="code" href="unioncvmx__asxx__tx__prt__en.html#a43d9456dc8c8ef6abc3e12a06e34b6aa">01311</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__tx__prt__en_1_1cvmx__asxx__tx__prt__en__s.html">cvmx_asxx_tx_prt_en_s</a>          <a class="code" href="unioncvmx__asxx__tx__prt__en.html#a43d9456dc8c8ef6abc3e12a06e34b6aa">cn38xxp2</a>;
<a name="l01312"></a><a class="code" href="unioncvmx__asxx__tx__prt__en.html#a699fdd712704ad0bdd71b10104db6b8c">01312</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__tx__prt__en_1_1cvmx__asxx__tx__prt__en__cn30xx.html">cvmx_asxx_tx_prt_en_cn30xx</a>     <a class="code" href="unioncvmx__asxx__tx__prt__en.html#a699fdd712704ad0bdd71b10104db6b8c">cn50xx</a>;
<a name="l01313"></a><a class="code" href="unioncvmx__asxx__tx__prt__en.html#a132f1fc9200823c5fed9b5196040bc5d">01313</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__tx__prt__en_1_1cvmx__asxx__tx__prt__en__s.html">cvmx_asxx_tx_prt_en_s</a>          <a class="code" href="unioncvmx__asxx__tx__prt__en.html#a132f1fc9200823c5fed9b5196040bc5d">cn58xx</a>;
<a name="l01314"></a><a class="code" href="unioncvmx__asxx__tx__prt__en.html#a53cb7d4aaf27eb4517c5a45116eebbd3">01314</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__asxx__tx__prt__en_1_1cvmx__asxx__tx__prt__en__s.html">cvmx_asxx_tx_prt_en_s</a>          <a class="code" href="unioncvmx__asxx__tx__prt__en.html#a53cb7d4aaf27eb4517c5a45116eebbd3">cn58xxp1</a>;
<a name="l01315"></a>01315 };
<a name="l01316"></a><a class="code" href="cvmx-asxx-defs_8h.html#a6a596cb95f523c12924621dda68227b8">01316</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__asxx__tx__prt__en.html" title="cvmx_asx::_tx_prt_en">cvmx_asxx_tx_prt_en</a> <a class="code" href="unioncvmx__asxx__tx__prt__en.html" title="cvmx_asx::_tx_prt_en">cvmx_asxx_tx_prt_en_t</a>;
<a name="l01317"></a>01317 
<a name="l01318"></a>01318 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
