sh upload.sh 
+ fel -v spl sunxi-spl.bin
Enabling the L2 cache
Stack pointers: sp_irq=0x00002000, sp=0x00005DF8
Reading the MMU translation table from 0x00008000
Disabling I-cache, MMU and branch prediction... done.
=> Executing the SPL... done.
Setting write-combine mapping for DRAM.
Setting cached mapping for BROM.
Writing back the MMU translation table.
Enabling I-cache, MMU and branch prediction... done.
+ sleep 1
+ fel -v write 0x4a000000 u-boot-dtb.bin
Written 654.1 KB in 0.8 sec (speed: 803.3 KB/s)
+ fel -v -p write 0x42000000 uImage-4.4.11
100% [============================================================] 
Written 7016.2 KB in 8.6 sec (speed: 813.0 KB/s)
+ fel -v write 0x43000000 sun5i-r8-chip.dtb
Written 24.1 KB in 0.0 sec (speed: 764.0 KB/s)
+ fel -v -p write 0x43300000 uInitrd-4.4.11-multiboot
100% [============================================================] 
Written 17498.2 KB in 21.6 sec (speed: 808.3 KB/s)
+ fel -v write 0x43100000 boot.scr
Written 3.9 KB in 0.0 sec (speed: 579.2 KB/s)
Passing boot info via sunxi SPL: script address = 0x43100000
+ fel -v exe 0x4a000000

