{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701787245850 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701787245851 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  5 11:40:45 2023 " "Processing started: Tue Dec  5 11:40:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701787245851 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701787245851 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off p2_03 -c p2_03 " "Command: quartus_map --read_settings_files=on --write_settings_files=off p2_03 -c p2_03" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701787245851 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701787246169 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701787246169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_clock " "Found entity 1: modulo_clock" {  } { { "modulo_clock.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/modulo_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701787255994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701787255994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tratar_botao.v 1 1 " "Found 1 design units, including 1 entities, in source file tratar_botao.v" { { "Info" "ISGN_ENTITY_NAME" "1 tratar_botao " "Found entity 1: tratar_botao" {  } { { "tratar_botao.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/tratar_botao.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701787255996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701787255996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matriz.v 1 1 " "Found 1 design units, including 1 entities, in source file matriz.v" { { "Info" "ISGN_ENTITY_NAME" "1 matriz " "Found entity 1: matriz" {  } { { "matriz.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/matriz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701787255998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701787255998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mudar_jogo.v 1 1 " "Found 1 design units, including 1 entities, in source file mudar_jogo.v" { { "Info" "ISGN_ENTITY_NAME" "1 mudar_jogo " "Found entity 1: mudar_jogo" {  } { { "mudar_jogo.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/mudar_jogo.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701787255999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701787255999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_principal.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_principal.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_principal " "Found entity 1: modulo_principal" {  } { { "modulo_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/modulo_principal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701787256001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701787256001 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "controlador_principal.v(42) " "Verilog HDL information at controlador_principal.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701787256005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_principal.v 1 1 " "Found 1 design units, including 1 entities, in source file controlador_principal.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlador_principal " "Found entity 1: controlador_principal" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701787256005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701787256005 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "modulo_principal.v(24) " "Verilog HDL Instantiation warning at modulo_principal.v(24): instance has no name" {  } { { "modulo_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/modulo_principal.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1701787256006 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "modulo_principal " "Elaborating entity \"modulo_principal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701787256027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_clock modulo_clock:comb_3 " "Elaborating entity \"modulo_clock\" for hierarchy \"modulo_clock:comb_3\"" {  } { { "modulo_principal.v" "comb_3" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/modulo_principal.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701787256028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tratar_botao tratar_botao:tratar_botao_mudar_jogo " "Elaborating entity \"tratar_botao\" for hierarchy \"tratar_botao:tratar_botao_mudar_jogo\"" {  } { { "modulo_principal.v" "tratar_botao_mudar_jogo" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/modulo_principal.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701787256029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mudar_jogo mudar_jogo:mudar_jogo " "Elaborating entity \"mudar_jogo\" for hierarchy \"mudar_jogo:mudar_jogo\"" {  } { { "modulo_principal.v" "mudar_jogo" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/modulo_principal.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701787256030 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 mudar_jogo.v(29) " "Verilog HDL assignment warning at mudar_jogo.v(29): truncated value with size 32 to match size of target (2)" {  } { { "mudar_jogo.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/mudar_jogo.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701787256030 "|modulo_principal|mudar_jogo:mudar_jogo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 mudar_jogo.v(37) " "Verilog HDL assignment warning at mudar_jogo.v(37): truncated value with size 32 to match size of target (2)" {  } { { "mudar_jogo.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/mudar_jogo.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701787256031 "|modulo_principal|mudar_jogo:mudar_jogo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 mudar_jogo.v(45) " "Verilog HDL assignment warning at mudar_jogo.v(45): truncated value with size 32 to match size of target (2)" {  } { { "mudar_jogo.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/mudar_jogo.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701787256031 "|modulo_principal|mudar_jogo:mudar_jogo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador_principal controlador_principal:controlador " "Elaborating entity \"controlador_principal\" for hierarchy \"controlador_principal:controlador\"" {  } { { "modulo_principal.v" "controlador" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/modulo_principal.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701787256031 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coluna2_jogo_salvo controlador_principal.v(21) " "Verilog HDL or VHDL warning at controlador_principal.v(21): object \"coluna2_jogo_salvo\" assigned a value but never read" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701787256032 "|modulo_principal|controlador_principal:controlador"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coluna3_jogo_salvo controlador_principal.v(22) " "Verilog HDL or VHDL warning at controlador_principal.v(22): object \"coluna3_jogo_salvo\" assigned a value but never read" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701787256032 "|modulo_principal|controlador_principal:controlador"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coluna4_jogo_salvo controlador_principal.v(23) " "Verilog HDL or VHDL warning at controlador_principal.v(23): object \"coluna4_jogo_salvo\" assigned a value but never read" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701787256032 "|modulo_principal|controlador_principal:controlador"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coluna5_jogo_salvo controlador_principal.v(24) " "Verilog HDL or VHDL warning at controlador_principal.v(24): object \"coluna5_jogo_salvo\" assigned a value but never read" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701787256032 "|modulo_principal|controlador_principal:controlador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ledRGB controlador_principal.v(42) " "Verilog HDL Always Construct warning at controlador_principal.v(42): inferring latch(es) for variable \"ledRGB\", which holds its previous value in one or more paths through the always construct" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701787256033 "|modulo_principal|controlador_principal:controlador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jogo_salvo controlador_principal.v(42) " "Verilog HDL Always Construct warning at controlador_principal.v(42): inferring latch(es) for variable \"jogo_salvo\", which holds its previous value in one or more paths through the always construct" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701787256033 "|modulo_principal|controlador_principal:controlador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coluna1_jogo_salvo controlador_principal.v(42) " "Verilog HDL Always Construct warning at controlador_principal.v(42): inferring latch(es) for variable \"coluna1_jogo_salvo\", which holds its previous value in one or more paths through the always construct" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701787256033 "|modulo_principal|controlador_principal:controlador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coluna1_ataque_bem_sucedido controlador_principal.v(42) " "Verilog HDL Always Construct warning at controlador_principal.v(42): inferring latch(es) for variable \"coluna1_ataque_bem_sucedido\", which holds its previous value in one or more paths through the always construct" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701787256034 "|modulo_principal|controlador_principal:controlador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coluna2_ataque_bem_sucedido controlador_principal.v(42) " "Verilog HDL Always Construct warning at controlador_principal.v(42): inferring latch(es) for variable \"coluna2_ataque_bem_sucedido\", which holds its previous value in one or more paths through the always construct" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701787256034 "|modulo_principal|controlador_principal:controlador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coluna3_ataque_bem_sucedido controlador_principal.v(42) " "Verilog HDL Always Construct warning at controlador_principal.v(42): inferring latch(es) for variable \"coluna3_ataque_bem_sucedido\", which holds its previous value in one or more paths through the always construct" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701787256034 "|modulo_principal|controlador_principal:controlador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coluna4_ataque_bem_sucedido controlador_principal.v(42) " "Verilog HDL Always Construct warning at controlador_principal.v(42): inferring latch(es) for variable \"coluna4_ataque_bem_sucedido\", which holds its previous value in one or more paths through the always construct" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701787256034 "|modulo_principal|controlador_principal:controlador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coluna5_ataque_bem_sucedido controlador_principal.v(42) " "Verilog HDL Always Construct warning at controlador_principal.v(42): inferring latch(es) for variable \"coluna5_ataque_bem_sucedido\", which holds its previous value in one or more paths through the always construct" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701787256034 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledRGB\[0\] controlador_principal.v(42) " "Inferred latch for \"ledRGB\[0\]\" at controlador_principal.v(42)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701787256036 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledRGB\[1\] controlador_principal.v(42) " "Inferred latch for \"ledRGB\[1\]\" at controlador_principal.v(42)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701787256036 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna5_ataque_bem_sucedido\[0\] controlador_principal.v(115) " "Inferred latch for \"coluna5_ataque_bem_sucedido\[0\]\" at controlador_principal.v(115)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701787256036 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna5_ataque_bem_sucedido\[1\] controlador_principal.v(115) " "Inferred latch for \"coluna5_ataque_bem_sucedido\[1\]\" at controlador_principal.v(115)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701787256036 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna5_ataque_bem_sucedido\[2\] controlador_principal.v(115) " "Inferred latch for \"coluna5_ataque_bem_sucedido\[2\]\" at controlador_principal.v(115)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701787256036 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna5_ataque_bem_sucedido\[3\] controlador_principal.v(115) " "Inferred latch for \"coluna5_ataque_bem_sucedido\[3\]\" at controlador_principal.v(115)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701787256036 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna5_ataque_bem_sucedido\[4\] controlador_principal.v(115) " "Inferred latch for \"coluna5_ataque_bem_sucedido\[4\]\" at controlador_principal.v(115)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701787256036 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna5_ataque_bem_sucedido\[5\] controlador_principal.v(115) " "Inferred latch for \"coluna5_ataque_bem_sucedido\[5\]\" at controlador_principal.v(115)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701787256036 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna5_ataque_bem_sucedido\[6\] controlador_principal.v(115) " "Inferred latch for \"coluna5_ataque_bem_sucedido\[6\]\" at controlador_principal.v(115)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701787256036 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna4_ataque_bem_sucedido\[0\] controlador_principal.v(115) " "Inferred latch for \"coluna4_ataque_bem_sucedido\[0\]\" at controlador_principal.v(115)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701787256036 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna4_ataque_bem_sucedido\[1\] controlador_principal.v(115) " "Inferred latch for \"coluna4_ataque_bem_sucedido\[1\]\" at controlador_principal.v(115)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701787256036 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna4_ataque_bem_sucedido\[2\] controlador_principal.v(115) " "Inferred latch for \"coluna4_ataque_bem_sucedido\[2\]\" at controlador_principal.v(115)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701787256036 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna4_ataque_bem_sucedido\[3\] controlador_principal.v(115) " "Inferred latch for \"coluna4_ataque_bem_sucedido\[3\]\" at controlador_principal.v(115)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701787256036 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna4_ataque_bem_sucedido\[4\] controlador_principal.v(115) " "Inferred latch for \"coluna4_ataque_bem_sucedido\[4\]\" at controlador_principal.v(115)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701787256036 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna4_ataque_bem_sucedido\[5\] controlador_principal.v(115) " "Inferred latch for \"coluna4_ataque_bem_sucedido\[5\]\" at controlador_principal.v(115)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701787256036 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna4_ataque_bem_sucedido\[6\] controlador_principal.v(115) " "Inferred latch for \"coluna4_ataque_bem_sucedido\[6\]\" at controlador_principal.v(115)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701787256036 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna3_ataque_bem_sucedido\[0\] controlador_principal.v(115) " "Inferred latch for \"coluna3_ataque_bem_sucedido\[0\]\" at controlador_principal.v(115)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701787256036 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna3_ataque_bem_sucedido\[1\] controlador_principal.v(115) " "Inferred latch for \"coluna3_ataque_bem_sucedido\[1\]\" at controlador_principal.v(115)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701787256037 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna3_ataque_bem_sucedido\[2\] controlador_principal.v(115) " "Inferred latch for \"coluna3_ataque_bem_sucedido\[2\]\" at controlador_principal.v(115)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701787256037 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna3_ataque_bem_sucedido\[3\] controlador_principal.v(115) " "Inferred latch for \"coluna3_ataque_bem_sucedido\[3\]\" at controlador_principal.v(115)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701787256037 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna3_ataque_bem_sucedido\[4\] controlador_principal.v(115) " "Inferred latch for \"coluna3_ataque_bem_sucedido\[4\]\" at controlador_principal.v(115)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701787256037 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna3_ataque_bem_sucedido\[5\] controlador_principal.v(115) " "Inferred latch for \"coluna3_ataque_bem_sucedido\[5\]\" at controlador_principal.v(115)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701787256037 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna3_ataque_bem_sucedido\[6\] controlador_principal.v(115) " "Inferred latch for \"coluna3_ataque_bem_sucedido\[6\]\" at controlador_principal.v(115)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701787256037 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna2_ataque_bem_sucedido\[0\] controlador_principal.v(115) " "Inferred latch for \"coluna2_ataque_bem_sucedido\[0\]\" at controlador_principal.v(115)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701787256037 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna2_ataque_bem_sucedido\[1\] controlador_principal.v(115) " "Inferred latch for \"coluna2_ataque_bem_sucedido\[1\]\" at controlador_principal.v(115)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701787256037 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna2_ataque_bem_sucedido\[2\] controlador_principal.v(115) " "Inferred latch for \"coluna2_ataque_bem_sucedido\[2\]\" at controlador_principal.v(115)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701787256037 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna2_ataque_bem_sucedido\[3\] controlador_principal.v(115) " "Inferred latch for \"coluna2_ataque_bem_sucedido\[3\]\" at controlador_principal.v(115)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701787256037 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna2_ataque_bem_sucedido\[4\] controlador_principal.v(115) " "Inferred latch for \"coluna2_ataque_bem_sucedido\[4\]\" at controlador_principal.v(115)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701787256037 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna2_ataque_bem_sucedido\[5\] controlador_principal.v(115) " "Inferred latch for \"coluna2_ataque_bem_sucedido\[5\]\" at controlador_principal.v(115)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701787256037 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna2_ataque_bem_sucedido\[6\] controlador_principal.v(115) " "Inferred latch for \"coluna2_ataque_bem_sucedido\[6\]\" at controlador_principal.v(115)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701787256037 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna1_ataque_bem_sucedido\[0\] controlador_principal.v(115) " "Inferred latch for \"coluna1_ataque_bem_sucedido\[0\]\" at controlador_principal.v(115)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701787256037 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna1_ataque_bem_sucedido\[1\] controlador_principal.v(115) " "Inferred latch for \"coluna1_ataque_bem_sucedido\[1\]\" at controlador_principal.v(115)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701787256037 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna1_ataque_bem_sucedido\[2\] controlador_principal.v(115) " "Inferred latch for \"coluna1_ataque_bem_sucedido\[2\]\" at controlador_principal.v(115)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701787256037 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna1_ataque_bem_sucedido\[3\] controlador_principal.v(115) " "Inferred latch for \"coluna1_ataque_bem_sucedido\[3\]\" at controlador_principal.v(115)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701787256037 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna1_ataque_bem_sucedido\[4\] controlador_principal.v(115) " "Inferred latch for \"coluna1_ataque_bem_sucedido\[4\]\" at controlador_principal.v(115)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701787256037 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna1_ataque_bem_sucedido\[5\] controlador_principal.v(115) " "Inferred latch for \"coluna1_ataque_bem_sucedido\[5\]\" at controlador_principal.v(115)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701787256037 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna1_ataque_bem_sucedido\[6\] controlador_principal.v(115) " "Inferred latch for \"coluna1_ataque_bem_sucedido\[6\]\" at controlador_principal.v(115)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701787256037 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna1_jogo_salvo\[0\] controlador_principal.v(115) " "Inferred latch for \"coluna1_jogo_salvo\[0\]\" at controlador_principal.v(115)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701787256037 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna1_jogo_salvo\[1\] controlador_principal.v(115) " "Inferred latch for \"coluna1_jogo_salvo\[1\]\" at controlador_principal.v(115)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701787256037 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna1_jogo_salvo\[2\] controlador_principal.v(115) " "Inferred latch for \"coluna1_jogo_salvo\[2\]\" at controlador_principal.v(115)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701787256037 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna1_jogo_salvo\[3\] controlador_principal.v(115) " "Inferred latch for \"coluna1_jogo_salvo\[3\]\" at controlador_principal.v(115)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701787256038 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna1_jogo_salvo\[4\] controlador_principal.v(115) " "Inferred latch for \"coluna1_jogo_salvo\[4\]\" at controlador_principal.v(115)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701787256038 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna1_jogo_salvo\[5\] controlador_principal.v(115) " "Inferred latch for \"coluna1_jogo_salvo\[5\]\" at controlador_principal.v(115)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701787256038 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna1_jogo_salvo\[6\] controlador_principal.v(115) " "Inferred latch for \"coluna1_jogo_salvo\[6\]\" at controlador_principal.v(115)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701787256038 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jogo_salvo controlador_principal.v(115) " "Inferred latch for \"jogo_salvo\" at controlador_principal.v(115)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701787256038 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matriz matriz:matriz " "Elaborating entity \"matriz\" for hierarchy \"matriz:matriz\"" {  } { { "modulo_principal.v" "matriz" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/modulo_principal.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701787256054 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "botao_salvar_jogo " "bidirectional pin \"botao_salvar_jogo\" has no driver" {  } { { "modulo_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/modulo_principal.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701787256226 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1701787256226 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controlador_principal:controlador\|coluna1_jogo_salvo\[6\] controlador_principal:controlador\|coluna1_jogo_salvo\[1\] " "Duplicate LATCH primitive \"controlador_principal:controlador\|coluna1_jogo_salvo\[6\]\" merged with LATCH primitive \"controlador_principal:controlador\|coluna1_jogo_salvo\[1\]\"" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 115 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701787256227 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1701787256227 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "147 " "Implemented 147 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701787256477 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701787256477 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1701787256477 ""} { "Info" "ICUT_CUT_TM_LCELLS" "121 " "Implemented 121 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701787256477 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701787256477 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/output_files/p2_03.map.smsg " "Generated suppressed messages file D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/output_files/p2_03.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701787256506 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4727 " "Peak virtual memory: 4727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701787256516 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  5 11:40:56 2023 " "Processing ended: Tue Dec  5 11:40:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701787256516 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701787256516 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701787256516 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701787256516 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1701787257657 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701787257658 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  5 11:40:57 2023 " "Processing started: Tue Dec  5 11:40:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701787257658 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1701787257658 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off p2_03 -c p2_03 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off p2_03 -c p2_03" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1701787257658 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1701787257738 ""}
{ "Info" "0" "" "Project  = p2_03" {  } {  } 0 0 "Project  = p2_03" 0 0 "Fitter" 0 0 1701787257738 ""}
{ "Info" "0" "" "Revision = p2_03" {  } {  } 0 0 "Revision = p2_03" 0 0 "Fitter" 0 0 1701787257738 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1701787257786 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1701787257787 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "p2_03 EPM240T100C5 " "Selected device EPM240T100C5 for design \"p2_03\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1701787257789 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701787257820 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701787257820 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701787257845 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1701787257849 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701787257930 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701787257930 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701787257930 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701787257930 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701787257930 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1701787257930 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1701787257958 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "p2_03.sdc " "Synopsys Design Constraints File file not found: 'p2_03.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1701787257959 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1701787257959 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1701787257961 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1701787257961 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701787257961 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701787257961 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000        clock " "   1.000        clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701787257961 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 controlador_principal:controlador\|jogo_salvo " "   1.000 controlador_principal:controlador\|jogo_salvo" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701787257961 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000         modo " "   1.000         modo" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701787257961 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 modulo_clock:comb_3\|saida " "   1.000 modulo_clock:comb_3\|saida" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701787257961 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 tratar_botao:tratar_botao_mudar_jogo\|debouncer " "   1.000 tratar_botao:tratar_botao_mudar_jogo\|debouncer" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701787257961 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1701787257961 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701787257963 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701787257963 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1701787257964 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clock Global clock in PIN 12 " "Automatically promoted signal \"clock\" to use Global clock in PIN 12" {  } { { "modulo_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/modulo_principal.v" 3 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1701787257967 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "modulo_clock:comb_3\|saida Global clock " "Automatically promoted some destinations of signal \"modulo_clock:comb_3\|saida\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "modulo_clock:comb_3\|saida " "Destination \"modulo_clock:comb_3\|saida\" may be non-global or may not use global clock" {  } { { "modulo_clock.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/modulo_clock.v" 10 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701787257968 ""}  } { { "modulo_clock.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/modulo_clock.v" 10 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1701787257968 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "tratar_botao:tratar_botao_mudar_jogo\|debouncer Global clock " "Automatically promoted some destinations of signal \"tratar_botao:tratar_botao_mudar_jogo\|debouncer\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "tratar_botao:tratar_botao_mudar_jogo\|debouncer " "Destination \"tratar_botao:tratar_botao_mudar_jogo\|debouncer\" may be non-global or may not use global clock" {  } { { "tratar_botao.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/tratar_botao.v" 11 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701787257968 ""}  } { { "tratar_botao.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/tratar_botao.v" 11 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1701787257968 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "controlador_principal:controlador\|coluna1_jogo_salvo\[4\]~0 Global clock " "Automatically promoted some destinations of signal \"controlador_principal:controlador\|coluna1_jogo_salvo\[4\]~0\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "controlador_principal:controlador\|jogo_salvo " "Destination \"controlador_principal:controlador\|jogo_salvo\" may be non-global or may not use global clock" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 30 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701787257968 ""}  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 115 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1701787257968 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1701787257968 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1701787257969 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1701787257978 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1701787257991 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1701787257991 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1701787257991 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701787257991 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led " "Node \"led\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701787257998 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1701787257998 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701787257998 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1701787258002 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1701787258126 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701787258184 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1701787258186 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1701787258375 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701787258375 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1701787258388 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1701787258480 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1701787258480 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1701787258605 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1701787258605 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701787258605 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1701787258613 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701787258621 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1701787258633 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "botao_salvar_jogo a permanently disabled " "Pin botao_salvar_jogo has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { botao_salvar_jogo } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "botao_salvar_jogo" } } } } { "modulo_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/modulo_principal.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/" { { 0 { 0 ""} 0 483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701787258633 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1701787258633 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1701787258634 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/output_files/p2_03.fit.smsg " "Generated suppressed messages file D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/output_files/p2_03.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1701787258655 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5103 " "Peak virtual memory: 5103 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701787258670 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  5 11:40:58 2023 " "Processing ended: Tue Dec  5 11:40:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701787258670 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701787258670 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701787258670 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701787258670 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1701787259644 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701787259645 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  5 11:40:59 2023 " "Processing started: Tue Dec  5 11:40:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701787259645 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1701787259645 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off p2_03 -c p2_03 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off p2_03 -c p2_03" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1701787259645 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1701787259858 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1701787259872 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1701787259874 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4685 " "Peak virtual memory: 4685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701787259981 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  5 11:40:59 2023 " "Processing ended: Tue Dec  5 11:40:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701787259981 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701787259981 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701787259981 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1701787259981 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1701787260612 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1701787261215 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701787261215 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  5 11:41:00 2023 " "Processing started: Tue Dec  5 11:41:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701787261215 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1701787261215 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta p2_03 -c p2_03 " "Command: quartus_sta p2_03 -c p2_03" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1701787261215 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1701787261301 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1701787261406 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1701787261406 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701787261439 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701787261439 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701787261477 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701787261564 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1701787261582 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "p2_03.sdc " "Synopsys Design Constraints File file not found: 'p2_03.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1701787261592 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701787261592 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name modulo_clock:comb_3\|saida modulo_clock:comb_3\|saida " "create_clock -period 1.000 -name modulo_clock:comb_3\|saida modulo_clock:comb_3\|saida" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701787261593 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controlador_principal:controlador\|jogo_salvo controlador_principal:controlador\|jogo_salvo " "create_clock -period 1.000 -name controlador_principal:controlador\|jogo_salvo controlador_principal:controlador\|jogo_salvo" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701787261593 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701787261593 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name tratar_botao:tratar_botao_mudar_jogo\|debouncer tratar_botao:tratar_botao_mudar_jogo\|debouncer " "create_clock -period 1.000 -name tratar_botao:tratar_botao_mudar_jogo\|debouncer tratar_botao:tratar_botao_mudar_jogo\|debouncer" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701787261593 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name modo modo " "create_clock -period 1.000 -name modo modo" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701787261593 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701787261593 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1701787261595 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1701787261627 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701787261635 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.459 " "Worst-case setup slack is -12.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701787261638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701787261638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.459             -24.148 controlador_principal:controlador\|jogo_salvo  " "  -12.459             -24.148 controlador_principal:controlador\|jogo_salvo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701787261638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.993             -79.528 modulo_clock:comb_3\|saida  " "   -4.993             -79.528 modulo_clock:comb_3\|saida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701787261638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.248             -59.205 clock  " "   -4.248             -59.205 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701787261638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.555             -23.940 tratar_botao:tratar_botao_mudar_jogo\|debouncer  " "   -3.555             -23.940 tratar_botao:tratar_botao_mudar_jogo\|debouncer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701787261638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.587               0.000 modo  " "    0.587               0.000 modo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701787261638 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701787261638 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.097 " "Worst-case hold slack is -3.097" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701787261656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701787261656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.097             -14.169 modo  " "   -3.097             -14.169 modo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701787261656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.816              -1.816 modulo_clock:comb_3\|saida  " "   -1.816              -1.816 modulo_clock:comb_3\|saida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701787261656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.050              -1.050 clock  " "   -1.050              -1.050 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701787261656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.452               0.000 tratar_botao:tratar_botao_mudar_jogo\|debouncer  " "    1.452               0.000 tratar_botao:tratar_botao_mudar_jogo\|debouncer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701787261656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.505               0.000 controlador_principal:controlador\|jogo_salvo  " "    8.505               0.000 controlador_principal:controlador\|jogo_salvo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701787261656 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701787261656 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.554 " "Worst-case recovery slack is -3.554" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701787261663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701787261663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.554              -6.333 controlador_principal:controlador\|jogo_salvo  " "   -3.554              -6.333 controlador_principal:controlador\|jogo_salvo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701787261663 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701787261663 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.927 " "Worst-case removal slack is 0.927" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701787261671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701787261671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.927               0.000 controlador_principal:controlador\|jogo_salvo  " "    0.927               0.000 controlador_principal:controlador\|jogo_salvo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701787261671 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701787261671 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701787261673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701787261673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clock  " "   -2.289              -2.289 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701787261673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 modo  " "   -2.289              -2.289 modo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701787261673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 modulo_clock:comb_3\|saida  " "    0.234               0.000 modulo_clock:comb_3\|saida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701787261673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 tratar_botao:tratar_botao_mudar_jogo\|debouncer  " "    0.234               0.000 tratar_botao:tratar_botao_mudar_jogo\|debouncer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701787261673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 controlador_principal:controlador\|jogo_salvo  " "    0.500               0.000 controlador_principal:controlador\|jogo_salvo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701787261673 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701787261673 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1701787261730 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701787261742 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701787261742 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4667 " "Peak virtual memory: 4667 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701787261778 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  5 11:41:01 2023 " "Processing ended: Tue Dec  5 11:41:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701787261778 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701787261778 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701787261778 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701787261778 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1701787262806 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701787262806 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  5 11:41:02 2023 " "Processing started: Tue Dec  5 11:41:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701787262806 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1701787262806 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off p2_03 -c p2_03 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off p2_03 -c p2_03" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1701787262806 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1701787263121 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "p2_03.vo D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/simulation/questa/ simulation " "Generated file p2_03.vo in folder \"D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1701787263165 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4632 " "Peak virtual memory: 4632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701787263178 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  5 11:41:03 2023 " "Processing ended: Tue Dec  5 11:41:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701787263178 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701787263178 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701787263178 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1701787263178 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 34 s " "Quartus Prime Full Compilation was successful. 0 errors, 34 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1701787263838 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701787287429 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701787287429 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  5 11:41:27 2023 " "Processing started: Tue Dec  5 11:41:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701787287429 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1701787287429 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp p2_03 -c p2_03 --netlist_type=sgate " "Command: quartus_npp p2_03 -c p2_03 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1701787287429 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1701787287604 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4561 " "Peak virtual memory: 4561 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701787287625 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  5 11:41:27 2023 " "Processing ended: Tue Dec  5 11:41:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701787287625 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701787287625 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701787287625 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1701787287625 ""}
