{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620754736241 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620754736242 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 11 13:38:56 2021 " "Processing started: Tue May 11 13:38:56 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620754736242 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1620754736242 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta system_top -c system_top " "Command: quartus_sta system_top -c system_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1620754736242 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1620754736293 ""}
{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus Prime Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_CHANGED" "ROUTER_TIMING_OPTIMIZATION_LEVEL MAXIMUM NORMAL " "Assignment ROUTER_TIMING_OPTIMIZATION_LEVEL changed value from MAXIMUM to NORMAL." {  } {  } 0 293028 "Assignment %1!s! changed value from %2!s! to %3!s!." 0 0 "Design Software" 0 -1 1620754737411 ""} { "Info" "IFLOW_ASSIGNMENT_CHANGED" "PLACEMENT_EFFORT_MULTIPLIER 4.0 1.0 " "Assignment PLACEMENT_EFFORT_MULTIPLIER changed value from 4.0 to 1.0." {  } {  } 0 293028 "Assignment %1!s! changed value from %2!s! to %3!s!." 0 0 "Design Software" 0 -1 1620754737411 ""} { "Info" "IFLOW_ASSIGNMENT_CHANGED" "PHYSICAL_SYNTHESIS_COMBO_LOGIC ON OFF " "Assignment PHYSICAL_SYNTHESIS_COMBO_LOGIC changed value from ON to OFF." {  } {  } 0 293028 "Assignment %1!s! changed value from %2!s! to %3!s!." 0 0 "Design Software" 0 -1 1620754737411 ""}  } {  } 0 293031 "Detected changes in Quartus Prime Settings File (.qsf)." 0 0 "Timing Analyzer" 0 -1 1620754737411 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1620754737631 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1620754737631 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620754737693 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620754737693 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620754739943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620754739943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620754739943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620754739943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620754739943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620754739943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620754739943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620754739943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620754739943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620754739943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620754739943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620754739943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620754739943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620754739943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620754739943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620754739943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620754739943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620754739943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620754739943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620754739943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620754739943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620754739943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620754739943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620754739943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620754739943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620754739943 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1620754739943 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620754739943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620754739943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620754739943 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1620754739943 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1620754739943 ""}
{ "Info" "ISTA_SDC_FOUND" "system_constr.sdc " "Reading SDC File: 'system_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1620754740103 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 11 -multiply_by 98 -duty_cycle 50.00 -name \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 11 -multiply_by 98 -duty_cycle 50.00 -name \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1620754740108 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1620754740108 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754740108 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1620754740108 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 49 hdmi_i2c_sda port " "Ignored filter at system_constr.sdc(49): hdmi_i2c_sda could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754740111 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_constr.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at system_constr.sdc(49): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hdmi_i2c_sda\}\]  " "set_false_path -from * -to \[get_ports \{hdmi_i2c_sda\}\] " {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754740111 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754740111 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 50 hdmi_i2c_scl port " "Ignored filter at system_constr.sdc(50): hdmi_i2c_scl could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754740111 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_constr.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at system_constr.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hdmi_i2c_scl\}\] " "set_false_path -from * -to \[get_ports \{hdmi_i2c_scl\}\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754740111 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754740111 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 52 link_st port " "Ignored filter at system_constr.sdc(52): link_st could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754740112 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_constr.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at system_constr.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{link_st\}\]  " "set_false_path -from * -to \[get_ports \{link_st\}\] " {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754740112 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754740112 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 53 rx_er port " "Ignored filter at system_constr.sdc(53): rx_er could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754740112 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_constr.sdc 53 Argument <to> is an empty collection " "Ignored set_false_path at system_constr.sdc(53): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{rx_er\}\]  " "set_false_path -from * -to \[get_ports \{rx_er\}\] " {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754740112 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754740112 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 56 phy_led1 port " "Ignored filter at system_constr.sdc(56): phy_led1 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754740113 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_constr.sdc 56 Argument <to> is an empty collection " "Ignored set_false_path at system_constr.sdc(56): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{phy_led1\}\]  " "set_false_path -from * -to \[get_ports \{phy_led1\}\] " {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754740113 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754740113 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 59 usb_rst port " "Ignored filter at system_constr.sdc(59): usb_rst could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754740113 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_constr.sdc 59 Argument <to> is an empty collection " "Ignored set_false_path at system_constr.sdc(59): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{usb_rst\}\]  " "set_false_path -from * -to \[get_ports \{usb_rst\}\] " {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754740113 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754740113 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 64 therm_n port " "Ignored filter at system_constr.sdc(64): therm_n could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754740114 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_constr.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at system_constr.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{therm_n\}\] " "set_false_path -from * -to \[get_ports \{therm_n\}\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754740114 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754740114 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 65 alert_n port " "Ignored filter at system_constr.sdc(65): alert_n could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754740114 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_constr.sdc 65 Argument <to> is an empty collection " "Ignored set_false_path at system_constr.sdc(65): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{alert_n\}\] " "set_false_path -from * -to \[get_ports \{alert_n\}\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754740114 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754740114 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 67 status port " "Ignored filter at system_constr.sdc(67): status could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754740115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_constr.sdc 67 Argument <to> is an empty collection " "Ignored set_false_path at system_constr.sdc(67): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{status\}\] " "set_false_path -from * -to \[get_ports \{status\}\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754740115 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754740115 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 68 as_rst port " "Ignored filter at system_constr.sdc(68): as_rst could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754740115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_constr.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at system_constr.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{as_rst\}\] " "set_false_path -from * -to \[get_ports \{as_rst\}\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754740115 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754740115 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 69 qspi_rst port " "Ignored filter at system_constr.sdc(69): qspi_rst could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754740115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_constr.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at system_constr.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{qspi_rst\}\] " "set_false_path -from * -to \[get_ports \{qspi_rst\}\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754740116 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754740116 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_constr.sdc 100 Argument <from> is an empty collection " "Ignored set_false_path at system_constr.sdc(100): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{link_st\}\] -to * " "set_false_path -from \[get_ports \{link_st\}\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754740116 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754740116 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_constr.sdc 101 Argument <from> is an empty collection " "Ignored set_false_path at system_constr.sdc(101): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{rx_er\}\] -to * " "set_false_path -from \[get_ports \{rx_er\}\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754740116 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754740116 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_constr.sdc 104 Argument <from> is an empty collection " "Ignored set_false_path at system_constr.sdc(104): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{phy_led1\}\] -to * " "set_false_path -from \[get_ports \{phy_led1\}\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754740117 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754740117 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_constr.sdc 107 Argument <from> is an empty collection " "Ignored set_false_path at system_constr.sdc(107): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{usb_rst\}\] -to * " "set_false_path -from \[get_ports \{usb_rst\}\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754740117 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754740117 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_constr.sdc 112 Argument <from> is an empty collection " "Ignored set_false_path at system_constr.sdc(112): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{therm_n\}\] -to * " "set_false_path -from \[get_ports \{therm_n\}\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754740117 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754740117 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_constr.sdc 113 Argument <from> is an empty collection " "Ignored set_false_path at system_constr.sdc(113): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{alert_n\}\] -to * " "set_false_path -from \[get_ports \{alert_n\}\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754740118 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754740118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_constr.sdc 115 Argument <from> is an empty collection " "Ignored set_false_path at system_constr.sdc(115): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{status\}\] -to * " "set_false_path -from \[get_ports \{status\}\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754740118 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754740118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_constr.sdc 116 Argument <from> is an empty collection " "Ignored set_false_path at system_constr.sdc(116): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{as_rst\}\] -to * " "set_false_path -from \[get_ports \{as_rst\}\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754740118 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754740118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_constr.sdc 117 Argument <from> is an empty collection " "Ignored set_false_path at system_constr.sdc(117): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{qspi_rst\}\] -to * " "set_false_path -from \[get_ports \{qspi_rst\}\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754740118 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754740118 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1620754740120 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc " "Reading SDC File: '/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1620754740170 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "axi_dmac_constr.sdc 3 *axi_dmac*cdc_sync_stage1* register " "Ignored filter at axi_dmac_constr.sdc(3): *axi_dmac*cdc_sync_stage1* could not be matched with a register" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754740172 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path axi_dmac_constr.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at axi_dmac_constr.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to    \[get_registers *axi_dmac*cdc_sync_stage1*\] " "set_false_path -to    \[get_registers *axi_dmac*cdc_sync_stage1*\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754740172 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754740172 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "axi_dmac_constr.sdc 6 *axi_dmac*bl_mem* register " "Ignored filter at axi_dmac_constr.sdc(6): *axi_dmac*bl_mem* could not be matched with a register" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754740176 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path axi_dmac_constr.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at axi_dmac_constr.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from  \[get_registers *axi_dmac*bl_mem*\] " "set_false_path -from  \[get_registers *axi_dmac*bl_mem*\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754740177 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754740177 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "axi_dmac_constr.sdc 29 *axi_dmac*\|*i_request_arb*\|cdc_sync_stage2* register " "Ignored filter at axi_dmac_constr.sdc(29): *axi_dmac*\|*i_request_arb*\|cdc_sync_stage2* could not be matched with a register" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754740203 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path axi_dmac_constr.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at axi_dmac_constr.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from  \[get_registers *axi_dmac*\|*i_request_arb*\|cdc_sync_stage2*\]  -to \[get_registers *axi_dmac*up_rdata*\] " "set_false_path -from  \[get_registers *axi_dmac*\|*i_request_arb*\|cdc_sync_stage2*\]  -to \[get_registers *axi_dmac*up_rdata*\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754740205 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754740205 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_hdmi_tx_constr.sdc " "Reading SDC File: '/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_hdmi_tx_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1620754740210 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "axi_hdmi_tx_constr.sdc 10 *ad_rst_sync_m1 register " "Ignored filter at axi_hdmi_tx_constr.sdc(10): *ad_rst_sync_m1 could not be matched with a register" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_hdmi_tx_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_hdmi_tx_constr.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754740221 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path axi_hdmi_tx_constr.sdc 10 Argument <to> is an empty collection " "Ignored set_false_path at axi_hdmi_tx_constr.sdc(10): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from \[get_registers *up_core_preset*\]                                    -to \[get_registers *ad_rst_sync_m1\] " "set_false_path  -from \[get_registers *up_core_preset*\]                                    -to \[get_registers *ad_rst_sync_m1\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_hdmi_tx_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_hdmi_tx_constr.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754740221 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_hdmi_tx_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_hdmi_tx_constr.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754740221 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0.sdc " "Reading SDC File: '/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1620754740222 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1620754740259 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1620754740259 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1620754740972 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741082 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741082 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741082 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741084 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741084 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741084 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Timing Analyzer" 0 0 1620754741089 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc " "Reading SDC File: '/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1620754741089 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 7 *fpga_interfaces\|f2sdram~FF_3771 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(7): *fpga_interfaces\|f2sdram~FF_3771 could not be matched with a register" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741101 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741101 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741101 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 11 *fpga_interfaces\|f2sdram~FF_3776 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(11): *fpga_interfaces\|f2sdram~FF_3776 could not be matched with a register" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741103 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 11 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(11): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741103 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741103 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 15 *fpga_interfaces\|f2sdram~FF_3781 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(15): *fpga_interfaces\|f2sdram~FF_3781 could not be matched with a register" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741105 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741105 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741105 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 22 *fpga_interfaces\|f2sdram~FF_3793 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(22): *fpga_interfaces\|f2sdram~FF_3793 could not be matched with a register" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741107 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741107 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741107 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 25 *fpga_interfaces\|f2sdram~FF_3797 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(25): *fpga_interfaces\|f2sdram~FF_3797 could not be matched with a register" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741108 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741108 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741108 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 31 *fpga_interfaces\|f2sdram~FF_3805 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(31): *fpga_interfaces\|f2sdram~FF_3805 could not be matched with a register" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741110 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 31 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741110 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741110 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 34 *fpga_interfaces\|f2sdram~FF_3809 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(34): *fpga_interfaces\|f2sdram~FF_3809 could not be matched with a register" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741111 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 34 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(34): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741111 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741111 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 41 *fpga_interfaces\|f2sdram~FF_3818 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(41): *fpga_interfaces\|f2sdram~FF_3818 could not be matched with a register" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741114 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741114 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741114 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 45 *fpga_interfaces\|f2sdram~FF_3823 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(45): *fpga_interfaces\|f2sdram~FF_3823 could not be matched with a register" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741116 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741116 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 51 *fpga_interfaces\|f2sdram~FF_3837 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(51): *fpga_interfaces\|f2sdram~FF_3837 could not be matched with a register" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741118 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741118 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 68 *fpga_interfaces\|f2sdram~FF_1057 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(68): *fpga_interfaces\|f2sdram~FF_1057 could not be matched with a register" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741124 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741124 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741124 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 72 *fpga_interfaces\|f2sdram~FF_1121 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(72): *fpga_interfaces\|f2sdram~FF_1121 could not be matched with a register" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741126 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741126 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741126 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 73 *fpga_interfaces\|f2sdram~FF_3405 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(73): *fpga_interfaces\|f2sdram~FF_3405 could not be matched with a register" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741127 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741127 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741127 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 76 *fpga_interfaces\|f2sdram~FF_3410 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(76): *fpga_interfaces\|f2sdram~FF_3410 could not be matched with a register" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741128 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741128 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741128 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 77 *fpga_interfaces\|f2sdram~FF_3414 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(77): *fpga_interfaces\|f2sdram~FF_3414 could not be matched with a register" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741128 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741129 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741129 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 80 *fpga_interfaces\|f2sdram~FF_3419 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(80): *fpga_interfaces\|f2sdram~FF_3419 could not be matched with a register" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741129 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741130 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741130 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 84 *fpga_interfaces\|f2sdram~FF_801 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(84): *fpga_interfaces\|f2sdram~FF_801 could not be matched with a register" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741131 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741131 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741131 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 88 *fpga_interfaces\|f2sdram~FF_865 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(88): *fpga_interfaces\|f2sdram~FF_865 could not be matched with a register" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741132 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741133 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741133 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 92 *fpga_interfaces\|f2sdram~FF_929 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(92): *fpga_interfaces\|f2sdram~FF_929 could not be matched with a register" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741134 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741135 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741135 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 96 *fpga_interfaces\|f2sdram~FF_993 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(96): *fpga_interfaces\|f2sdram~FF_993 could not be matched with a register" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741137 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 96 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(96): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741137 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741137 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc " "Reading SDC File: '/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1620754741138 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741138 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741138 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741138 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741138 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741139 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741139 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741139 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741139 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741139 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741139 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741139 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741139 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741140 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741140 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741140 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741140 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741140 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741140 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741141 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741141 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741141 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741141 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741141 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741141 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741141 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741141 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741142 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741142 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741142 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741142 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741142 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741142 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741143 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741143 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741143 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741143 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741143 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741143 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741143 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741144 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741144 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741144 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741144 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741144 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 16 hps_io_hps_io_qspi_inst_IO0 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741144 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741144 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741144 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741145 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741145 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 18 hps_io_hps_io_qspi_inst_IO1 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741145 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741145 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741145 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741145 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741145 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 20 hps_io_hps_io_qspi_inst_IO2 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741146 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741146 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741146 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741146 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741146 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 22 hps_io_hps_io_qspi_inst_IO3 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741146 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741146 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741146 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741147 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741147 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 24 hps_io_hps_io_qspi_inst_SS0 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741147 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741147 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741147 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 25 hps_io_hps_io_qspi_inst_CLK port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741147 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(25): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741147 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741147 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 26 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741148 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741148 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741148 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741148 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741148 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 28 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741148 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741149 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741149 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(29): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741149 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741149 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 30 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741149 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741149 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741149 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 31 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741149 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741149 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 32 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741150 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741150 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741150 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 33 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741150 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741150 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741150 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741151 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741151 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 35 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741151 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741151 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741151 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741151 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741151 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741152 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741152 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741152 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741152 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741152 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741152 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741153 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741153 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741153 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741153 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741153 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741153 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741153 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741153 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741153 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741154 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741154 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741154 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741154 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741154 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741154 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741155 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741155 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741155 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741155 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 47 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741155 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741155 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741155 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741155 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741155 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 49 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741156 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741156 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741156 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741156 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741156 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 51 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741156 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741156 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741156 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741157 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741157 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 53 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741157 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741157 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741157 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 54 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741157 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741157 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741157 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 55 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741158 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741158 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741158 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 56 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741158 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741158 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741158 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 57 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(57): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741159 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 57 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741159 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741159 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 58 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(58): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741159 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741159 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741159 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 59 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(59): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741159 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741160 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741160 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741160 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741160 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 61 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(61): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741160 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741160 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741160 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741161 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741161 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 63 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(63): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741161 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741161 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741161 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741161 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741161 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 65 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(65): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741161 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741161 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741161 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741162 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741162 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 67 hps_io_hps_io_gpio_inst_GPIO00 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(67): hps_io_hps_io_gpio_inst_GPIO00 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741162 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO00\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO00\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741162 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741162 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO00\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO00\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741162 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741162 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 69 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(69): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741163 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741163 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741163 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741163 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741163 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 71 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741163 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 71 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741163 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741163 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741164 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741164 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 73 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(73): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741164 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 73 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(73): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741164 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741164 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741164 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741164 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 75 hps_io_hps_io_gpio_inst_GPIO41 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(75): hps_io_hps_io_gpio_inst_GPIO41 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741164 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 75 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(75): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741165 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741165 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741165 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741165 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 77 hps_io_hps_io_gpio_inst_GPIO42 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(77): hps_io_hps_io_gpio_inst_GPIO42 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741165 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 77 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(77): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO42\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO42\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741165 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741165 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO42\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO42\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741166 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741166 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 79 hps_io_hps_io_gpio_inst_GPIO43 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(79): hps_io_hps_io_gpio_inst_GPIO43 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741166 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 79 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(79): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO43\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO43\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741166 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741166 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO43\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO43\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741166 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741166 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 81 hps_io_hps_io_gpio_inst_GPIO44 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(81): hps_io_hps_io_gpio_inst_GPIO44 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741166 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 81 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(81): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO44\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO44\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741167 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741167 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO44\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO44\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741167 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741167 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 83 hps_io_hps_io_gpio_inst_GPIO48 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(83): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741167 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 83 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741168 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741168 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741168 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741168 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 85 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(85): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741168 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 85 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(85): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741169 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741169 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741169 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741169 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 87 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(87): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741169 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 87 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(87): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741169 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741169 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741170 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741170 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 89 hps_io_hps_io_gpio_inst_GPIO55 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(89): hps_io_hps_io_gpio_inst_GPIO55 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741170 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 89 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(89): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO55\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO55\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741170 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741170 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO55\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO55\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741171 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741171 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 91 hps_io_hps_io_gpio_inst_GPIO56 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(91): hps_io_hps_io_gpio_inst_GPIO56 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741171 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 91 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(91): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO56\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO56\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741171 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741171 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO56\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO56\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741171 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741171 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 93 hps_io_hps_io_gpio_inst_GPIO57 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(93): hps_io_hps_io_gpio_inst_GPIO57 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741171 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 93 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(93): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO57\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO57\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741172 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741172 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO57\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO57\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741172 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741172 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 95 hps_io_hps_io_gpio_inst_GPIO58 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(95): hps_io_hps_io_gpio_inst_GPIO58 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741172 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 95 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(95): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO58\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO58\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741172 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741172 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 96 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(96): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO58\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO58\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741173 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741173 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 97 hps_io_hps_io_gpio_inst_GPIO59 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(97): hps_io_hps_io_gpio_inst_GPIO59 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 97 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741173 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 97 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(97): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO59\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO59\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741173 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741173 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 98 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(98): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO59\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO59\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741173 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741173 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 99 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(99): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 99 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741173 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 99 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(99): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741173 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741173 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 100 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(100): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741174 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741174 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 101 hps_io_hps_io_gpio_inst_GPIO65 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(101): hps_io_hps_io_gpio_inst_GPIO65 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 101 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(101): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO65\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO65\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741175 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741175 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 102 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(102): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO65\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO65\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754741175 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620754741175 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_clock_mon_constr.sdc " "Reading SDC File: '/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_clock_mon_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1620754741176 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_rst_constr.sdc " "Reading SDC File: '/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_rst_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1620754741180 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_xfer_cntrl_constr.sdc " "Reading SDC File: '/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_xfer_cntrl_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1620754741249 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_xfer_status_constr.sdc " "Reading SDC File: '/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_xfer_status_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1620754741254 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "usb1_clk " "Node: usb1_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|usb1_inst~FF_3474 usb1_clk " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by usb1_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1620754741295 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1620754741295 "|system_top|usb1_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fmc_scl " "Node: fmc_scl was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c0_inst~FF_3393 fmc_scl " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by fmc_scl" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1620754741295 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1620754741295 "|system_top|fmc_scl"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_scl " "Node: hps_scl was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c1_inst~FF_3393 hps_scl " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by hps_scl" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1620754741295 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1620754741295 "|system_top|hps_scl"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754741341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754741341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754741341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754741341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754741341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754741341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_953 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_953" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754741341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_4  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1014 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_4  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1014" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754741341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_5  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1079 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_5  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1079" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754741341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754741341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754741341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754741341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754741341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754741341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754741341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754741341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754741341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754741341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754741341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754741341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754741341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754741341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754741341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754741341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754741341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754741341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754741341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754741341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754741341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754741341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754741341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754741341 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754741341 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1620754741341 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754741711 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1620754741711 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[0\]_IN (Rise) ddr3_dqs_p\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[0\]_IN (Rise) to ddr3_dqs_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[0\]_IN (Rise) ddr3_dqs_p\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[0\]_IN (Rise) to ddr3_dqs_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[1\]_IN (Rise) ddr3_dqs_p\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[1\]_IN (Rise) to ddr3_dqs_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[1\]_IN (Rise) ddr3_dqs_p\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[1\]_IN (Rise) to ddr3_dqs_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[2\]_IN (Rise) ddr3_dqs_p\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[2\]_IN (Rise) to ddr3_dqs_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[2\]_IN (Rise) ddr3_dqs_p\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[2\]_IN (Rise) to ddr3_dqs_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[3\]_IN (Rise) ddr3_dqs_p\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[3\]_IN (Rise) to ddr3_dqs_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[3\]_IN (Rise) ddr3_dqs_p\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[3\]_IN (Rise) to ddr3_dqs_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754741738 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1620754741738 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1620754741742 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1620754741774 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.543 " "Worst-case setup slack is 0.543" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754742160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754742160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.543               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.543               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754742160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.935               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.935               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754742160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.107               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    2.107               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754742160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.473               0.000 altera_reserved_tck  " "   11.473               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754742160 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620754742160 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.188 " "Worst-case hold slack is 0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754742244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754742244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.188               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754742244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.325               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754742244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    0.411               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754742244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.747               0.000 altera_reserved_tck  " "    0.747               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754742244 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620754742244 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.578 " "Worst-case recovery slack is 2.578" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754742276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754742276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.578               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.578               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754742276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.839               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.839               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754742276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.293               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    7.293               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754742276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.976               0.000 altera_reserved_tck  " "   12.976               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754742276 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620754742276 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.593 " "Worst-case removal slack is 0.593" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754742307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754742307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.593               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.593               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754742307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.033               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.033               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754742307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.169               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    1.169               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754742307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.180               0.000 altera_reserved_tck  " "    1.180               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754742307 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620754742307 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.561 " "Worst-case minimum pulse width slack is 0.561" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754742319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754742319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.561               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.561               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754742319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.640               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.640               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754742319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.656               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.656               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754742319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.723               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.723               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754742319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.376               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    3.376               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754742319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.698               0.000 altera_reserved_tck  " "   15.698               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754742319 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620754742319 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620754742659 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 22 " "Number of Synchronizer Chains Found: 22" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620754742659 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620754742659 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620754742659 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 7.242 ns " "Worst Case Available Settling Time: 7.242 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620754742659 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620754742659 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754742659 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1620754742855 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1620754743541 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.935 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.935" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745144 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754745144 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.188 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.188" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745187 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745187 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745187 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745187 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745187 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754745187 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.839 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.839" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745230 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754745230 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.593 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.593" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745274 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754745274 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1620754745351 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1620754745351 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|  0.823  0.799" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|  0.823  0.799" 0 0 "Timing Analyzer" 0 0 1620754745352 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  4.239     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  4.239     --" 0 0 "Timing Analyzer" 0 0 1620754745352 ""}
{ "Info" "0" "" "Core (Slow 1100mV 85C Model)                          \|  1.935  0.188" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                          \|  1.935  0.188" 0 0 "Timing Analyzer" 0 0 1620754745352 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  3.839  0.593" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  3.839  0.593" 0 0 "Timing Analyzer" 0 0 1620754745352 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.782  0.428" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.782  0.428" 0 0 "Timing Analyzer" 0 0 1620754745352 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 85C Model)                     \|  0.661  0.661" {  } {  } 0 0 "Postamble (Slow 1100mV 85C Model)                     \|  0.661  0.661" 0 0 "Timing Analyzer" 0 0 1620754745352 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|  0.272  0.225" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|  0.272  0.225" 0 0 "Timing Analyzer" 0 0 1620754745352 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|  0.277  0.277" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|  0.277  0.277" 0 0 "Timing Analyzer" 0 0 1620754745352 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.543 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.543" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745540 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745540 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745540 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754745540 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.543  " "Path #1: Setup slack is 0.543 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_hs_count\[15\]_OTERM67~DUPLICATE " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_hs_count\[15\]_OTERM67~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_hs " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_hs" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.473      9.473  R        clock network delay " "     9.473      9.473  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.473      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_hs_count\[15\]_OTERM67~DUPLICATE " "     9.473      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_hs_count\[15\]_OTERM67~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.473      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_hs_count\[15\]_OTERM67~DUPLICATE\|q " "     9.473      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_hs_count\[15\]_OTERM67~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.478      1.005 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_hs_count\[4\]_NEW22\|dataf " "    10.478      1.005 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_hs_count\[4\]_NEW22\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.588      0.110 RF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_hs_count\[4\]_NEW22\|combout " "    10.588      0.110 RF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_hs_count\[4\]_NEW22\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.816      1.228 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan2~7\|datac " "    11.816      1.228 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan2~7\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.373      0.557 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan2~7\|combout " "    12.373      0.557 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan2~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.129      0.756 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_hs~0_RESYN590\|datab " "    13.129      0.756 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_hs~0_RESYN590\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.754      0.625 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_hs~0_RESYN590\|combout " "    13.754      0.625 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_hs~0_RESYN590\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.003      0.249 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_hs~0\|dataa " "    14.003      0.249 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_hs~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.660      0.657 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_hs~0\|combout " "    14.660      0.657 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_hs~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.660      0.000 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_hs\|d " "    14.660      0.000 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_hs\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.967      0.307 FF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_hs " "    14.967      0.307 FF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_hs" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.734      6.734           latch edge time " "     6.734      6.734           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.355      7.621  R        clock network delay " "    14.355      7.621  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.680      1.325           clock pessimism removed " "    15.680      1.325           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.510     -0.170           clock uncertainty " "    15.510     -0.170           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.510      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_hs " "    15.510      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_hs" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.967 " "Data Arrival Time  :    14.967" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    15.510 " "Data Required Time :    15.510" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.543  " "Slack              :     0.543 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745541 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754745541 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.935 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.935" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745544 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754745544 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.935  " "Path #1: Setup slack is 1.935 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.032      3.032  R        clock network delay " "     3.032      3.032  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.032      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF " "     3.032      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.260      0.228 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|rden " "     3.260      0.228 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|rden" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.260      0.000 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[7\].read_fifo\|readenable " "     3.260      0.000 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[7\].read_fifo\|readenable" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.640      0.380 RR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "     3.640      0.380 RR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.000      3.000           latch edge time " "     3.000      3.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.885      1.885  R        clock network delay " "     4.885      1.885  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.635      0.750           clock pessimism removed " "     5.635      0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.575     -0.060           clock uncertainty " "     5.575     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.575      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "     5.575      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.640 " "Data Arrival Time  :     3.640" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     5.575 " "Data Required Time :     5.575" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.935  " "Slack              :     1.935 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745545 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754745545 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.107 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.107" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745591 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754745591 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.107  " "Path #1: Setup slack is 2.107 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_1549 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_1549" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.417      4.417  R        clock network delay " "     4.417      4.417  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.417      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_1549 " "     4.417      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_1549" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.710      0.293 RF  CELL  i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|awaddr\[5\] " "     4.710      0.293 RF  CELL  i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|awaddr\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.992      1.282 FF    IC  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_agent\|align_address_to_size\|out_data\[5\]~3\|datae " "     5.992      1.282 FF    IC  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_agent\|align_address_to_size\|out_data\[5\]~3\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.346      0.354 FF  CELL  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_agent\|align_address_to_size\|out_data\[5\]~3\|combout " "     6.346      0.354 FF  CELL  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_agent\|align_address_to_size\|out_data\[5\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.218      0.872 FF    IC  i_system_bd\|mm_interconnect_0\|router\|Equal4~0_RESYN710\|datab " "     7.218      0.872 FF    IC  i_system_bd\|mm_interconnect_0\|router\|Equal4~0_RESYN710\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.865      0.647 FR  CELL  i_system_bd\|mm_interconnect_0\|router\|Equal4~0_RESYN710\|combout " "     7.865      0.647 FR  CELL  i_system_bd\|mm_interconnect_0\|router\|Equal4~0_RESYN710\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.195      0.330 RR    IC  i_system_bd\|mm_interconnect_0\|router\|Equal4~0\|dataf " "     8.195      0.330 RR    IC  i_system_bd\|mm_interconnect_0\|router\|Equal4~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.298      0.103 RR  CELL  i_system_bd\|mm_interconnect_0\|router\|Equal4~0\|combout " "     8.298      0.103 RR  CELL  i_system_bd\|mm_interconnect_0\|router\|Equal4~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.748      0.450 RR    IC  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_wr_limiter\|nonposted_cmd_accepted~0_RESYN546\|datae " "     8.748      0.450 RR    IC  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_wr_limiter\|nonposted_cmd_accepted~0_RESYN546\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.098      0.350 RF  CELL  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_wr_limiter\|nonposted_cmd_accepted~0_RESYN546\|combout " "     9.098      0.350 RF  CELL  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_wr_limiter\|nonposted_cmd_accepted~0_RESYN546\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.789      0.691 FF    IC  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_wr_limiter\|nonposted_cmd_accepted~0\|datae " "     9.789      0.691 FF    IC  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_wr_limiter\|nonposted_cmd_accepted~0\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.143      0.354 FF  CELL  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_wr_limiter\|nonposted_cmd_accepted~0\|combout " "    10.143      0.354 FF  CELL  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_wr_limiter\|nonposted_cmd_accepted~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.010      0.867 FF    IC  i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|awready " "    11.010      0.867 FF    IC  i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|awready" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.378      0.368 FF  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "    11.378      0.368 FF  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.011      3.011  R        clock network delay " "    13.011      3.011  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.545      0.534           clock pessimism removed " "    13.545      0.534           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.485     -0.060           clock uncertainty " "    13.485     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.485      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "    13.485      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    11.378 " "Data Arrival Time  :    11.378" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.485 " "Data Required Time :    13.485" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.107  " "Slack              :     2.107 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745591 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754745591 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.473 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.473" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745596 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754745596 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 11.473  " "Path #1: Setup slack is 11.473 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.412      3.412  R        clock network delay " "     3.412      3.412  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.412      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\] " "     3.412      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.412      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\]\|q " "     3.412      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.813      1.401 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|datab " "     4.813      1.401 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.492      0.679 RF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|combout " "     5.492      0.679 RF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.282      0.790 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|datad " "     6.282      0.790 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.873      0.591 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|combout " "     6.873      0.591 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.873      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d " "     6.873      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.180      0.307 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "     7.180      0.307 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.904      2.238  F        clock network delay " "    18.904      2.238  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.963      0.059           clock pessimism removed " "    18.963      0.059           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.653     -0.310           clock uncertainty " "    18.653     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.653      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "    18.653      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.180 " "Data Arrival Time  :     7.180" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.653 " "Data Required Time :    18.653" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    11.473  " "Slack              :    11.473 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745596 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754745596 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.188 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.188" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745599 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754745599 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.188  " "Path #1: Hold slack is 0.188 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.958      1.958  R        clock network delay " "     1.958      1.958  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.958      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF " "     1.958      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.993      0.035 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|octlfifo " "     1.993      0.035 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|octlfifo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.993      0.000 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|os_oct_ddio_oe\|octreadcontrol " "     1.993      0.000 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|os_oct_ddio_oe\|octreadcontrol" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.836      0.843 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "     2.836      0.843 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.476      3.476  R        clock network delay " "     3.476      3.476  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.648     -0.828           clock pessimism removed " "     2.648     -0.828           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.648      0.000           clock uncertainty " "     2.648      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.648      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "     2.648      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.836 " "Data Arrival Time  :     2.836" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.648 " "Data Required Time :     2.648" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.188  " "Slack              :     0.188 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745600 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754745600 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.325 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.325" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745607 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754745607 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.325  " "Path #1: Hold slack is 0.325 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d1\[7\] " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d1\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d2\[7\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d2\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.496      7.496  R        clock network delay " "     7.496      7.496  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.496      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d1\[7\] " "     7.496      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d1\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.496      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cb\|data_d1\[7\]\|q " "     7.496      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cb\|data_d1\[7\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.732      1.236 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cb\|Mult2~8\|ax\[7\] " "     8.732      1.236 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cb\|Mult2~8\|ax\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.804      0.072 RR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d2\[7\] " "     8.804      0.072 RR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d2\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.804      9.804  R        clock network delay " "     9.804      9.804  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.479     -1.325           clock pessimism removed " "     8.479     -1.325           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.479      0.000           clock uncertainty " "     8.479      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.479      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d2\[7\] " "     8.479      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d2\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.804 " "Data Arrival Time  :     8.804" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     8.479 " "Data Required Time :     8.479" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.325  " "Slack              :     0.325 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745607 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754745607 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.411 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.411" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745651 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754745651 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.411  " "Path #1: Hold slack is 0.411 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_1675 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_1675" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline\|altera_avalon_st_pipeline_base:core\|data1\[1\] " "To Node      : system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline\|altera_avalon_st_pipeline_base:core\|data1\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.011      3.011  R        clock network delay " "     3.011      3.011  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.011      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_1675 " "     3.011      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_1675" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.011      0.000 RF  CELL  i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|wdata\[1\] " "     3.011      0.000 RF  CELL  i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|wdata\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.940      0.929 FF    IC  i_system_bd\|mm_interconnect_0\|limiter_pipeline\|core\|data1~14\|dataf " "     3.940      0.929 FF    IC  i_system_bd\|mm_interconnect_0\|limiter_pipeline\|core\|data1~14\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.995      0.055 FF  CELL  i_system_bd\|mm_interconnect_0\|limiter_pipeline\|core\|data1~14\|combout " "     3.995      0.055 FF  CELL  i_system_bd\|mm_interconnect_0\|limiter_pipeline\|core\|data1~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.995      0.000 FF    IC  i_system_bd\|mm_interconnect_0\|limiter_pipeline\|core\|data1\[1\]\|d " "     3.995      0.000 FF    IC  i_system_bd\|mm_interconnect_0\|limiter_pipeline\|core\|data1\[1\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.078      0.083 FF  CELL  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline\|altera_avalon_st_pipeline_base:core\|data1\[1\] " "     4.078      0.083 FF  CELL  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline\|altera_avalon_st_pipeline_base:core\|data1\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.134      4.134  R        clock network delay " "     4.134      4.134  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.667     -0.467           clock pessimism removed " "     3.667     -0.467           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.667      0.000           clock uncertainty " "     3.667      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.667      0.000      uTh  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline\|altera_avalon_st_pipeline_base:core\|data1\[1\] " "     3.667      0.000      uTh  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline\|altera_avalon_st_pipeline_base:core\|data1\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.078 " "Data Arrival Time  :     4.078" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.667 " "Data Required Time :     3.667" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.411  " "Slack              :     0.411 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745651 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754745651 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.747 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.747" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745656 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745656 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745656 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754745656 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.747  " "Path #1: Hold slack is 0.747 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate " "From Node    : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate " "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck (INVERTED) " "Launch Clock : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           launch edge time " "    16.666     16.666           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.390      2.724  F        clock network delay " "    19.390      2.724  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.390      0.000     uTco  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate " "    19.390      0.000     uTco  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.390      0.000 FF  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate\|q " "    19.390      0.000 FF  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.997      0.607 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~0\|dataf " "    19.997      0.607 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.053      0.056 FF  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~0\|combout " "    20.053      0.056 FF  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.532      0.479 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~feeder\|dataf " "    20.532      0.479 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~feeder\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.587      0.055 FF  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~feeder\|combout " "    20.587      0.055 FF  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.587      0.000 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate\|d " "    20.587      0.000 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.669      0.082 FF  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate " "    20.669      0.082 FF  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.137      3.471  F        clock network delay " "    20.137      3.471  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.922     -0.215           clock pessimism removed " "    19.922     -0.215           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.922      0.000           clock uncertainty " "    19.922      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.922      0.000      uTh  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate " "    19.922      0.000      uTh  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    20.669 " "Data Arrival Time  :    20.669" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    19.922 " "Data Required Time :    19.922" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.747  " "Slack              :     0.747 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745657 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754745657 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 2.578 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 2.578" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745663 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754745663 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 2.578  " "Path #1: Recovery slack is 2.578 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clock_mon:i_clock_mon\|d_count_run_m1 " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clock_mon:i_clock_mon\|d_count_run_m1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.471      9.471  R        clock network delay " "     9.471      9.471  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.471      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "     9.471      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.471      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q " "     9.471      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.099      2.628 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_clock_mon\|d_count_run_m1\|clrn " "    12.099      2.628 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_clock_mon\|d_count_run_m1\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.798      0.699 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clock_mon:i_clock_mon\|d_count_run_m1 " "    12.798      0.699 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clock_mon:i_clock_mon\|d_count_run_m1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.734      6.734           latch edge time " "     6.734      6.734           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.221      7.487  R        clock network delay " "    14.221      7.487  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.546      1.325           clock pessimism removed " "    15.546      1.325           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.376     -0.170           clock uncertainty " "    15.376     -0.170           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.376      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clock_mon:i_clock_mon\|d_count_run_m1 " "    15.376      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clock_mon:i_clock_mon\|d_count_run_m1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    12.798 " "Data Arrival Time  :    12.798" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    15.376 " "Data Required Time :    15.376" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.578  " "Slack              :     2.578 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745663 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754745663 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 3.839 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 3.839" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745665 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754745665 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 3.839  " "Path #1: Recovery slack is 3.839 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Setup End   : 2 " "Multicycle - Setup End   : 2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.946      3.946  R        clock network delay " "     3.946      3.946  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.946      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42 " "     3.946      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.995      0.049 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[0\] " "     3.995      0.049 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.118      0.123 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[5\].read_fifo\|rstn " "     4.118      0.123 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[5\].read_fifo\|rstn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.736      0.618 RF  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "     4.736      0.618 RF  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.000      6.000           latch edge time " "     6.000      6.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.885      1.885  R        clock network delay " "     7.885      1.885  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.635      0.750           clock pessimism removed " "     8.635      0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.575     -0.060           clock uncertainty " "     8.575     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.575      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "     8.575      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.736 " "Data Arrival Time  :     4.736" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     8.575 " "Data Required Time :     8.575" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.839  " "Slack              :     3.839 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745666 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754745666 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.293 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.293" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745676 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754745676 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 7.293  " "Path #1: Recovery slack is 7.293 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2 " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.152      4.152  R        clock network delay " "     4.152      4.152  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.152      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "     4.152      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.152      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q " "     4.152      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.914      1.762 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_vdma\|vdma_fs_toggle_m2\|clrn " "     5.914      1.762 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_vdma\|vdma_fs_toggle_m2\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.599      0.685 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2 " "     6.599      0.685 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.484      3.484  R        clock network delay " "    13.484      3.484  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.952      0.468           clock pessimism removed " "    13.952      0.468           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.892     -0.060           clock uncertainty " "    13.892     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.892      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2 " "    13.892      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.599 " "Data Arrival Time  :     6.599" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.892 " "Data Required Time :    13.892" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     7.293  " "Slack              :     7.293 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745677 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754745677 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 12.976 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 12.976" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745680 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754745680 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 12.976  " "Path #1: Recovery slack is 12.976 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.829      2.829  R        clock network delay " "     2.829      2.829  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.829      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     2.829      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.829      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     2.829      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.471      2.642 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn " "     5.471      2.642 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.156      0.685 FR  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "     6.156      0.685 FR  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.383      2.717  F        clock network delay " "    19.383      2.717  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.442      0.059           clock pessimism removed " "    19.442      0.059           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.132     -0.310           clock uncertainty " "    19.132     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.132      0.000     uTsu  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "    19.132      0.000     uTsu  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.156 " "Data Arrival Time  :     6.156" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    19.132 " "Data Required Time :    19.132" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    12.976  " "Slack              :    12.976 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745680 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754745680 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.593 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.593" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745683 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745683 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745683 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754745683 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.593  " "Path #1: Removal slack is 0.593 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Setup End   : 2 " "Multicycle - Setup End   : 2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Hold End    : 1 " "Multicycle - Hold End    : 1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.948      1.948  R        clock network delay " "     1.948      1.948  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.948      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35 " "     1.948      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.974      0.026 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[3\] " "     1.974      0.026 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.232      0.258 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[0\].read_fifo\|rstn " "     2.232      0.258 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[0\].read_fifo\|rstn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.680      0.448 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF " "     2.680      0.448 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.837      2.837  R        clock network delay " "     2.837      2.837  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.087     -0.750           clock pessimism removed " "     2.087     -0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.087      0.000           clock uncertainty " "     2.087      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.087      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF " "     2.087      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.680 " "Data Arrival Time  :     2.680" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.087 " "Data Required Time :     2.087" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.593  " "Slack              :     0.593 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745684 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754745684 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.033 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.033" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745689 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754745689 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.033  " "Path #1: Removal slack is 1.033 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[148\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[148\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.604      7.604  R        clock network delay " "     7.604      7.604  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.604      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "     7.604      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.604      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q " "     7.604      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.555      0.951 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[148\]\|clrn " "     8.555      0.951 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[148\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.158      0.603 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[148\] " "     9.158      0.603 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[148\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.450      9.450  R        clock network delay " "     9.450      9.450  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.125     -1.325           clock pessimism removed " "     8.125     -1.325           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.125      0.000           clock uncertainty " "     8.125      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.125      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[148\] " "     8.125      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[148\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.158 " "Data Arrival Time  :     9.158" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     8.125 " "Data Required Time :     8.125" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.033  " "Slack              :     1.033 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745690 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754745690 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.169 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.169" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745700 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754745700 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.169  " "Path #1: Removal slack is 1.169 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_acc_data\[0\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_acc_data\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.552      3.552  R        clock network delay " "     3.552      3.552  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.552      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "     3.552      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.552      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q " "     3.552      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.243      0.691 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_xfer_status\|d_acc_data\[0\]\|clrn " "     4.243      0.691 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_xfer_status\|d_acc_data\[0\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.846      0.603 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_acc_data\[0\] " "     4.846      0.603 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_acc_data\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.171      4.171  R        clock network delay " "     4.171      4.171  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.677     -0.494           clock pessimism removed " "     3.677     -0.494           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.677      0.000           clock uncertainty " "     3.677      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.677      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_acc_data\[0\] " "     3.677      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_acc_data\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.846 " "Data Arrival Time  :     4.846" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.677 " "Data Required Time :     3.677" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.169  " "Slack              :     1.169 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745700 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754745700 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.180 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.180" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745703 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754745703 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.180  " "Path #1: Removal slack is 1.180 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\] " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.705      2.705  R        clock network delay " "     2.705      2.705  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.705      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg " "     2.705      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.705      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg\|q " "     2.705      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.306      0.601 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]\|clrn " "     3.306      0.601 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.942      0.636 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\] " "     3.942      0.636 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.821      2.821  R        clock network delay " "     2.821      2.821  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.762     -0.059           clock pessimism removed " "     2.762     -0.059           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.762      0.000           clock uncertainty " "     2.762      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.762      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\] " "     2.762      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.942 " "Data Arrival Time  :     3.942" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.762 " "Data Required Time :     2.762" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.180  " "Slack              :     1.180 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754745704 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754745704 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1620754745707 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1620754745784 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1620754759460 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "usb1_clk " "Node: usb1_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|usb1_inst~FF_3474 usb1_clk " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by usb1_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1620754760634 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1620754760634 "|system_top|usb1_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fmc_scl " "Node: fmc_scl was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c0_inst~FF_3393 fmc_scl " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by fmc_scl" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1620754760634 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1620754760634 "|system_top|fmc_scl"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_scl " "Node: hps_scl was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c1_inst~FF_3393 hps_scl " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by hps_scl" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1620754760634 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1620754760634 "|system_top|hps_scl"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754760691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754760691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754760691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754760691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754760691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754760691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_953 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_953" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754760691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_4  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1014 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_4  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1014" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754760691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_5  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1079 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_5  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1079" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754760691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754760691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754760691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754760691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754760691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754760691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754760691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754760691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754760691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754760691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754760691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754760691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754760691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754760691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754760691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754760691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754760691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754760691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754760691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754760691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754760691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754760691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754760691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754760691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754760691 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1620754760691 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754760729 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1620754760729 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[0\]_IN (Rise) ddr3_dqs_p\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[0\]_IN (Rise) to ddr3_dqs_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[0\]_IN (Rise) ddr3_dqs_p\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[0\]_IN (Rise) to ddr3_dqs_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[1\]_IN (Rise) ddr3_dqs_p\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[1\]_IN (Rise) to ddr3_dqs_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[1\]_IN (Rise) ddr3_dqs_p\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[1\]_IN (Rise) to ddr3_dqs_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[2\]_IN (Rise) ddr3_dqs_p\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[2\]_IN (Rise) to ddr3_dqs_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[2\]_IN (Rise) ddr3_dqs_p\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[2\]_IN (Rise) to ddr3_dqs_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[3\]_IN (Rise) ddr3_dqs_p\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[3\]_IN (Rise) to ddr3_dqs_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[3\]_IN (Rise) ddr3_dqs_p\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[3\]_IN (Rise) to ddr3_dqs_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754760746 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1620754760746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.430 " "Worst-case setup slack is 0.430" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754761010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754761010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.430               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754761010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.908               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.908               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754761010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.157               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    2.157               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754761010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.769               0.000 altera_reserved_tck  " "   11.769               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754761010 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620754761010 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.077 " "Worst-case hold slack is 0.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754761106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754761106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.077               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754761106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.228               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754761106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    0.321               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754761106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.779               0.000 altera_reserved_tck  " "    0.779               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754761106 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620754761106 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.701 " "Worst-case recovery slack is 2.701" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754761155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754761155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.701               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.701               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754761155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.037               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    4.037               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754761155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.382               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    7.382               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754761155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.252               0.000 altera_reserved_tck  " "   13.252               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754761155 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620754761155 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.564 " "Worst-case removal slack is 0.564" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754761202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754761202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.564               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.564               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754761202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.966               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.966               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754761202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.111               0.000 altera_reserved_tck  " "    1.111               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754761202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.113               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    1.113               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754761202 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620754761202 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.561 " "Worst-case minimum pulse width slack is 0.561" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754761242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754761242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.561               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.561               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754761242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.649               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.649               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754761242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.670               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.670               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754761242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.683               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.683               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754761242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.333               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    3.333               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754761242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.756               0.000 altera_reserved_tck  " "   15.756               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754761242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620754761242 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620754761416 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 22 " "Number of Synchronizer Chains Found: 22" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620754761416 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620754761416 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620754761416 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 7.442 ns " "Worst Case Available Settling Time: 7.442 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620754761416 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620754761416 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754761416 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1620754761610 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1620754762353 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.908 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.908" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754763874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754763874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754763874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754763874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754763874 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754763874 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.228 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.228" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754763950 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754763950 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754763950 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754763950 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754763950 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754763950 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 4.037 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 4.037" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764025 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764025 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764025 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764025 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764025 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754764025 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.564 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.564" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764100 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764100 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764100 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764100 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764100 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754764100 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1620754764212 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1620754764212 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|  0.809   0.79" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|  0.809   0.79" 0 0 "Timing Analyzer" 0 0 1620754764212 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  4.275     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  4.275     --" 0 0 "Timing Analyzer" 0 0 1620754764212 ""}
{ "Info" "0" "" "Core (Slow 1100mV 0C Model)                           \|  1.908  0.228" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                           \|  1.908  0.228" 0 0 "Timing Analyzer" 0 0 1620754764212 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  4.037  0.564" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  4.037  0.564" 0 0 "Timing Analyzer" 0 0 1620754764212 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.838  0.433" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.838  0.433" 0 0 "Timing Analyzer" 0 0 1620754764212 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 0C Model)                      \|  0.641  0.641" {  } {  } 0 0 "Postamble (Slow 1100mV 0C Model)                      \|  0.641  0.641" 0 0 "Timing Analyzer" 0 0 1620754764212 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|  0.288  0.241" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|  0.288  0.241" 0 0 "Timing Analyzer" 0 0 1620754764213 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|  0.305  0.305" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|  0.305  0.305" 0 0 "Timing Analyzer" 0 0 1620754764213 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.430 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.430" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764453 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754764453 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.430  " "Path #1: Setup slack is 0.430 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[96\] " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[96\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_count\[15\]_OTERM73 " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_count\[15\]_OTERM73" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.556      9.556  R        clock network delay " "     9.556      9.556  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.556      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[96\] " "     9.556      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[96\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.556      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[96\]\|q " "     9.556      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[96\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.924      0.368 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Add1~49\|datac " "     9.924      0.368 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Add1~49\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.085      1.161 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Add1~49\|cout " "    11.085      1.161 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Add1~49\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.085      0.000 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Add1~45\|cin " "    11.085      0.000 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Add1~45\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.085      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Add1~45\|cout " "    11.085      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Add1~45\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.085      0.000 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Add1~41\|cin " "    11.085      0.000 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Add1~41\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.142      0.057 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Add1~41\|cout " "    11.142      0.057 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Add1~41\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.142      0.000 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Add1~37\|cin " "    11.142      0.000 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Add1~37\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.142      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Add1~37\|cout " "    11.142      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Add1~37\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.142      0.000 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Add1~33\|cin " "    11.142      0.000 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Add1~33\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.625      0.483 RF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Add1~33\|sumout " "    11.625      0.483 RF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Add1~33\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.648      1.023 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan1~6\|datac " "    12.648      1.023 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan1~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.282      0.634 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan1~6\|combout " "    13.282      0.634 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan1~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.510      0.228 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan1~11\|datad " "    13.510      0.228 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan1~11\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.190      0.680 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan1~11\|combout " "    14.190      0.680 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan1~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.473      0.283 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan1~13\|datab " "    14.473      0.283 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan1~13\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.235      0.762 FR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan1~13\|combout " "    15.235      0.762 FR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan1~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.235      0.000 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_count\[15\]_NEW_REG72\|d " "    15.235      0.000 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_count\[15\]_NEW_REG72\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.580      0.345 RR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_count\[15\]_OTERM73 " "    15.580      0.345 RR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_count\[15\]_OTERM73" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.734      6.734           latch edge time " "     6.734      6.734           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.537      7.803  R        clock network delay " "    14.537      7.803  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.180      1.643           clock pessimism removed " "    16.180      1.643           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.010     -0.170           clock uncertainty " "    16.010     -0.170           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.010      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_count\[15\]_OTERM73 " "    16.010      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_count\[15\]_OTERM73" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.580 " "Data Arrival Time  :    15.580" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    16.010 " "Data Required Time :    16.010" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.430  " "Slack              :     0.430 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764454 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754764454 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.908 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.908" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764456 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754764456 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.908  " "Path #1: Setup slack is 1.908 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.099      3.099  R        clock network delay " "     3.099      3.099  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.099      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF " "     3.099      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.321      0.222 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|rden " "     3.321      0.222 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|rden" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.321      0.000 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[7\].read_fifo\|readenable " "     3.321      0.000 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[7\].read_fifo\|readenable" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.728      0.407 RR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "     3.728      0.407 RR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.000      3.000           latch edge time " "     3.000      3.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.946      1.946  R        clock network delay " "     4.946      1.946  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.696      0.750           clock pessimism removed " "     5.696      0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.636     -0.060           clock uncertainty " "     5.636     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.636      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "     5.636      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.728 " "Data Arrival Time  :     3.728" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     5.636 " "Data Required Time :     5.636" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.908  " "Slack              :     1.908 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764457 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754764457 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.157 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.157" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764498 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754764498 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.157  " "Path #1: Setup slack is 2.157 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_1549 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_1549" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.597      4.597  R        clock network delay " "     4.597      4.597  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.597      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_1549 " "     4.597      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_1549" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.908      0.311 RF  CELL  i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|awaddr\[5\] " "     4.908      0.311 RF  CELL  i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|awaddr\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.156      1.248 FF    IC  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_agent\|align_address_to_size\|out_data\[5\]~3\|datae " "     6.156      1.248 FF    IC  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_agent\|align_address_to_size\|out_data\[5\]~3\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.527      0.371 FF  CELL  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_agent\|align_address_to_size\|out_data\[5\]~3\|combout " "     6.527      0.371 FF  CELL  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_agent\|align_address_to_size\|out_data\[5\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.337      0.810 FF    IC  i_system_bd\|mm_interconnect_0\|router\|Equal4~0_RESYN710\|datab " "     7.337      0.810 FF    IC  i_system_bd\|mm_interconnect_0\|router\|Equal4~0_RESYN710\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.066      0.729 FR  CELL  i_system_bd\|mm_interconnect_0\|router\|Equal4~0_RESYN710\|combout " "     8.066      0.729 FR  CELL  i_system_bd\|mm_interconnect_0\|router\|Equal4~0_RESYN710\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.366      0.300 RR    IC  i_system_bd\|mm_interconnect_0\|router\|Equal4~0\|dataf " "     8.366      0.300 RR    IC  i_system_bd\|mm_interconnect_0\|router\|Equal4~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.478      0.112 RR  CELL  i_system_bd\|mm_interconnect_0\|router\|Equal4~0\|combout " "     8.478      0.112 RR  CELL  i_system_bd\|mm_interconnect_0\|router\|Equal4~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.887      0.409 RR    IC  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_wr_limiter\|nonposted_cmd_accepted~0_RESYN546\|datae " "     8.887      0.409 RR    IC  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_wr_limiter\|nonposted_cmd_accepted~0_RESYN546\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.278      0.391 RF  CELL  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_wr_limiter\|nonposted_cmd_accepted~0_RESYN546\|combout " "     9.278      0.391 RF  CELL  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_wr_limiter\|nonposted_cmd_accepted~0_RESYN546\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.903      0.625 FF    IC  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_wr_limiter\|nonposted_cmd_accepted~0\|datae " "     9.903      0.625 FF    IC  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_wr_limiter\|nonposted_cmd_accepted~0\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.274      0.371 FF  CELL  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_wr_limiter\|nonposted_cmd_accepted~0\|combout " "    10.274      0.371 FF  CELL  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_wr_limiter\|nonposted_cmd_accepted~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.063      0.789 FF    IC  i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|awready " "    11.063      0.789 FF    IC  i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|awready" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.454      0.391 FF  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "    11.454      0.391 FF  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.132      3.132  R        clock network delay " "    13.132      3.132  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.671      0.539           clock pessimism removed " "    13.671      0.539           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.611     -0.060           clock uncertainty " "    13.611     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.611      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "    13.611      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    11.454 " "Data Arrival Time  :    11.454" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.611 " "Data Required Time :    13.611" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.157  " "Slack              :     2.157 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764499 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754764499 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.769 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.769" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764503 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754764503 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 11.769  " "Path #1: Setup slack is 11.769 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.280      3.280  R        clock network delay " "     3.280      3.280  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.280      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\] " "     3.280      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.280      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\]\|q " "     3.280      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.694      1.414 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|datab " "     4.694      1.414 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.460      0.766 FR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|combout " "     5.460      0.766 FR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.134      0.674 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|datad " "     6.134      0.674 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.694      0.560 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|combout " "     6.694      0.560 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.694      0.000 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d " "     6.694      0.000 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.012      0.318 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "     7.012      0.318 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.035      2.369  F        clock network delay " "    19.035      2.369  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.091      0.056           clock pessimism removed " "    19.091      0.056           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.781     -0.310           clock uncertainty " "    18.781     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.781      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "    18.781      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.012 " "Data Arrival Time  :     7.012" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.781 " "Data Required Time :    18.781" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    11.769  " "Slack              :    11.769 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764503 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754764503 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.077 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.077" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764511 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754764511 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.077  " "Path #1: Hold slack is 0.077 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d1\[7\] " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d1\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d2\[7\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d2\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.687      7.687  R        clock network delay " "     7.687      7.687  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.687      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d1\[7\] " "     7.687      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d1\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.687      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cb\|data_d1\[7\]\|q " "     7.687      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cb\|data_d1\[7\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.792      1.105 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cb\|Mult2~8\|ax\[7\] " "     8.792      1.105 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cb\|Mult2~8\|ax\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.868      0.076 RR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d2\[7\] " "     8.868      0.076 RR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d2\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.020     10.020  R        clock network delay " "    10.020     10.020  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.791     -1.229           clock pessimism removed " "     8.791     -1.229           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.791      0.000           clock uncertainty " "     8.791      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.791      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d2\[7\] " "     8.791      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d2\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.868 " "Data Arrival Time  :     8.868" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     8.791 " "Data Required Time :     8.791" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.077  " "Slack              :     0.077 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764511 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754764511 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.228 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.228" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764514 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754764514 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.228  " "Path #1: Hold slack is 0.228 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.037      2.037  R        clock network delay " "     2.037      2.037  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.037      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF " "     2.037      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.072      0.035 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|octlfifo " "     2.072      0.035 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|octlfifo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.072      0.000 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|os_oct_ddio_oe\|octreadcontrol " "     2.072      0.000 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|os_oct_ddio_oe\|octreadcontrol" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.950      0.878 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "     2.950      0.878 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.544      3.544  R        clock network delay " "     3.544      3.544  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.722     -0.822           clock pessimism removed " "     2.722     -0.822           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.722      0.000           clock uncertainty " "     2.722      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.722      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "     2.722      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.950 " "Data Arrival Time  :     2.950" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.722 " "Data Required Time :     2.722" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.228  " "Slack              :     0.228 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764514 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754764514 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.321 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.321" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764563 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754764563 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.321  " "Path #1: Hold slack is 0.321 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_009\|altera_avalon_st_pipeline_base:core\|data1\[18\] " "From Node    : system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_009\|altera_avalon_st_pipeline_base:core\|data1\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:mux_pipeline_023\|altera_avalon_st_pipeline_base:core\|data0\[18\] " "To Node      : system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:mux_pipeline_023\|altera_avalon_st_pipeline_base:core\|data0\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.437      3.437  R        clock network delay " "     3.437      3.437  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.437      0.000     uTco  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_009\|altera_avalon_st_pipeline_base:core\|data1\[18\] " "     3.437      0.000     uTco  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_009\|altera_avalon_st_pipeline_base:core\|data1\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.437      0.000 RR  CELL  i_system_bd\|mm_interconnect_0\|agent_pipeline_009\|core\|data1\[18\]\|q " "     3.437      0.000 RR  CELL  i_system_bd\|mm_interconnect_0\|agent_pipeline_009\|core\|data1\[18\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.237      0.800 RR    IC  i_system_bd\|mm_interconnect_0\|mux_pipeline_023\|core\|data0\[18\]~feeder\|dataf " "     4.237      0.800 RR    IC  i_system_bd\|mm_interconnect_0\|mux_pipeline_023\|core\|data0\[18\]~feeder\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.305      0.068 RR  CELL  i_system_bd\|mm_interconnect_0\|mux_pipeline_023\|core\|data0\[18\]~feeder\|combout " "     4.305      0.068 RR  CELL  i_system_bd\|mm_interconnect_0\|mux_pipeline_023\|core\|data0\[18\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.305      0.000 RR    IC  i_system_bd\|mm_interconnect_0\|mux_pipeline_023\|core\|data0\[18\]\|d " "     4.305      0.000 RR    IC  i_system_bd\|mm_interconnect_0\|mux_pipeline_023\|core\|data0\[18\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.389      0.084 RR  CELL  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:mux_pipeline_023\|altera_avalon_st_pipeline_base:core\|data0\[18\] " "     4.389      0.084 RR  CELL  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:mux_pipeline_023\|altera_avalon_st_pipeline_base:core\|data0\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.096      4.096  R        clock network delay " "     4.096      4.096  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.068     -0.028           clock pessimism removed " "     4.068     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.068      0.000           clock uncertainty " "     4.068      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.068      0.000      uTh  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:mux_pipeline_023\|altera_avalon_st_pipeline_base:core\|data0\[18\] " "     4.068      0.000      uTh  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:mux_pipeline_023\|altera_avalon_st_pipeline_base:core\|data0\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.389 " "Data Arrival Time  :     4.389" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.068 " "Data Required Time :     4.068" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.321  " "Slack              :     0.321 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764563 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754764563 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.779 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.779" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764568 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754764568 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.779  " "Path #1: Hold slack is 0.779 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate " "From Node    : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate " "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck (INVERTED) " "Launch Clock : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           launch edge time " "    16.666     16.666           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.479      2.813  F        clock network delay " "    19.479      2.813  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.479      0.000     uTco  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate " "    19.479      0.000     uTco  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.479      0.000 RR  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate\|q " "    19.479      0.000 RR  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.053      0.574 RR    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~0\|dataf " "    20.053      0.574 RR    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.128      0.075 RF  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~0\|combout " "    20.128      0.075 RF  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.565      0.437 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~feeder\|dataf " "    20.565      0.437 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~feeder\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.623      0.058 FF  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~feeder\|combout " "    20.623      0.058 FF  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.623      0.000 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate\|d " "    20.623      0.000 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.709      0.086 FF  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate " "    20.709      0.086 FF  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.138      3.472  F        clock network delay " "    20.138      3.472  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.930     -0.208           clock pessimism removed " "    19.930     -0.208           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.930      0.000           clock uncertainty " "    19.930      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.930      0.000      uTh  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate " "    19.930      0.000      uTh  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    20.709 " "Data Arrival Time  :    20.709" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    19.930 " "Data Required Time :    19.930" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.779  " "Slack              :     0.779 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764568 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754764568 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 2.701 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 2.701" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764575 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754764575 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 2.701  " "Path #1: Recovery slack is 2.701 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clock_mon:i_clock_mon\|d_count_run_m1 " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clock_mon:i_clock_mon\|d_count_run_m1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.581      9.581  R        clock network delay " "     9.581      9.581  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.581      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "     9.581      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.581      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q " "     9.581      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.088      2.507 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_clock_mon\|d_count_run_m1\|clrn " "    12.088      2.507 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_clock_mon\|d_count_run_m1\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.783      0.695 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clock_mon:i_clock_mon\|d_count_run_m1 " "    12.783      0.695 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clock_mon:i_clock_mon\|d_count_run_m1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.734      6.734           latch edge time " "     6.734      6.734           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.425      7.691  R        clock network delay " "    14.425      7.691  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.654      1.229           clock pessimism removed " "    15.654      1.229           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.484     -0.170           clock uncertainty " "    15.484     -0.170           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.484      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clock_mon:i_clock_mon\|d_count_run_m1 " "    15.484      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clock_mon:i_clock_mon\|d_count_run_m1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    12.783 " "Data Arrival Time  :    12.783" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    15.484 " "Data Required Time :    15.484" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.701  " "Slack              :     2.701 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764575 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754764575 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.037 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.037" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764578 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754764578 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 4.037  " "Path #1: Recovery slack is 4.037 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Setup End   : 2 " "Multicycle - Setup End   : 2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.799      3.799  R        clock network delay " "     3.799      3.799  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.799      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42 " "     3.799      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.850      0.051 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[0\] " "     3.850      0.051 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.974      0.124 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[5\].read_fifo\|rstn " "     3.974      0.124 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[5\].read_fifo\|rstn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.599      0.625 RF  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "     4.599      0.625 RF  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.000      6.000           latch edge time " "     6.000      6.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.946      1.946  R        clock network delay " "     7.946      1.946  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.696      0.750           clock pessimism removed " "     8.696      0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.636     -0.060           clock uncertainty " "     8.636     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.636      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "     8.636      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.599 " "Data Arrival Time  :     4.599" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     8.636 " "Data Required Time :     8.636" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.037  " "Slack              :     4.037 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764578 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754764578 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.382 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.382" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764589 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754764589 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 7.382  " "Path #1: Recovery slack is 7.382 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2 " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.260      4.260  R        clock network delay " "     4.260      4.260  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.260      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "     4.260      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.260      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q " "     4.260      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.921      1.661 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_vdma\|vdma_fs_toggle_m2\|clrn " "     5.921      1.661 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_vdma\|vdma_fs_toggle_m2\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.599      0.678 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2 " "     6.599      0.678 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.574      3.574  R        clock network delay " "    13.574      3.574  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.041      0.467           clock pessimism removed " "    14.041      0.467           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.981     -0.060           clock uncertainty " "    13.981     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.981      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2 " "    13.981      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.599 " "Data Arrival Time  :     6.599" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.981 " "Data Required Time :    13.981" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     7.382  " "Slack              :     7.382 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764589 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754764589 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.252 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.252" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764592 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754764592 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 13.252  " "Path #1: Recovery slack is 13.252 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate " "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.772      2.772  R        clock network delay " "     2.772      2.772  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.772      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     2.772      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.772      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     2.772      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.295      2.523 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn " "     5.295      2.523 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.973      0.678 FR  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate " "     5.973      0.678 FR  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.479      2.813  F        clock network delay " "    19.479      2.813  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.535      0.056           clock pessimism removed " "    19.535      0.056           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.225     -0.310           clock uncertainty " "    19.225     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.225      0.000     uTsu  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate " "    19.225      0.000     uTsu  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.973 " "Data Arrival Time  :     5.973" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    19.225 " "Data Required Time :    19.225" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.252  " "Slack              :    13.252 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764592 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754764592 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.564 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.564" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764596 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754764596 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.564  " "Path #1: Removal slack is 0.564 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_32 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_32" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[3\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[3\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Setup End   : 2 " "Multicycle - Setup End   : 2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Hold End    : 1 " "Multicycle - Hold End    : 1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.081      2.081  R        clock network delay " "     2.081      2.081  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.081      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_32 " "     2.081      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_32" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.138      0.057 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[2\] " "     2.138      0.057 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.240      0.102 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[3\].read_fifo\|rstn " "     2.240      0.102 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[3\].read_fifo\|rstn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.691      0.451 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[3\].read_fifo~READ_ADDRESS_DFF " "     2.691      0.451 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[3\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.877      2.877  R        clock network delay " "     2.877      2.877  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.127     -0.750           clock pessimism removed " "     2.127     -0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.127      0.000           clock uncertainty " "     2.127      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.127      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[3\].read_fifo~READ_ADDRESS_DFF " "     2.127      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[3\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.691 " "Data Arrival Time  :     2.691" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.127 " "Data Required Time :     2.127" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.564  " "Slack              :     0.564 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764596 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754764596 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.966 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.966" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764602 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754764602 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.966  " "Path #1: Removal slack is 0.966 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[148\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[148\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.810      7.810  R        clock network delay " "     7.810      7.810  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.810      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "     7.810      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.810      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q " "     7.810      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.705      0.895 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[148\]\|clrn " "     8.705      0.895 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[148\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.303      0.598 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[148\] " "     9.303      0.598 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[148\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.566      9.566  R        clock network delay " "     9.566      9.566  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.337     -1.229           clock pessimism removed " "     8.337     -1.229           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.337      0.000           clock uncertainty " "     8.337      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.337      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[148\] " "     8.337      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[148\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.303 " "Data Arrival Time  :     9.303" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     8.337 " "Data Required Time :     8.337" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.966  " "Slack              :     0.966 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764603 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754764603 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.111 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.111" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764606 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764606 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764606 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754764606 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.111  " "Path #1: Removal slack is 1.111 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\] " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.657      2.657  R        clock network delay " "     2.657      2.657  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.657      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg " "     2.657      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.657      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg\|q " "     2.657      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.214      0.557 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]\|clrn " "     3.214      0.557 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.817      0.603 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\] " "     3.817      0.603 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.763      2.763  R        clock network delay " "     2.763      2.763  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.706     -0.057           clock pessimism removed " "     2.706     -0.057           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.706      0.000           clock uncertainty " "     2.706      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.706      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\] " "     2.706      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.817 " "Data Arrival Time  :     3.817" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.706 " "Data Required Time :     2.706" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.111  " "Slack              :     1.111 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764607 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754764607 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.113 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.113" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764617 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754764617 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.113  " "Path #1: Removal slack is 1.113 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_acc_data\[0\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_acc_data\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.662      3.662  R        clock network delay " "     3.662      3.662  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.662      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "     3.662      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.662      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q " "     3.662      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.297      0.635 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_xfer_status\|d_acc_data\[0\]\|clrn " "     4.297      0.635 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_xfer_status\|d_acc_data\[0\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.895      0.598 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_acc_data\[0\] " "     4.895      0.598 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_acc_data\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.277      4.277  R        clock network delay " "     4.277      4.277  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.782     -0.495           clock pessimism removed " "     3.782     -0.495           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.782      0.000           clock uncertainty " "     3.782      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.782      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_acc_data\[0\] " "     3.782      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_acc_data\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.895 " "Data Arrival Time  :     4.895" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.782 " "Data Required Time :     3.782" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.113  " "Slack              :     1.113 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754764618 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754764618 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1620754764622 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1620754764996 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1620754773448 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "usb1_clk " "Node: usb1_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|usb1_inst~FF_3474 usb1_clk " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by usb1_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1620754774760 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1620754774760 "|system_top|usb1_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fmc_scl " "Node: fmc_scl was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c0_inst~FF_3393 fmc_scl " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by fmc_scl" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1620754774760 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1620754774760 "|system_top|fmc_scl"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_scl " "Node: hps_scl was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c1_inst~FF_3393 hps_scl " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by hps_scl" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1620754774760 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1620754774760 "|system_top|hps_scl"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754774803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754774803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754774803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754774803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754774803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754774803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_953 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_953" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754774803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_4  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1014 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_4  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1014" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754774803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_5  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1079 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_5  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1079" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754774803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754774803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754774803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754774803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754774803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754774803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754774803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754774803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754774803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754774803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754774803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754774803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754774803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754774803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754774803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754774803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754774803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754774803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754774803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754774803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754774803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754774803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754774803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754774803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754774803 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1620754774803 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754774837 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1620754774837 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[0\]_IN (Rise) ddr3_dqs_p\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[0\]_IN (Rise) to ddr3_dqs_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[0\]_IN (Rise) ddr3_dqs_p\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[0\]_IN (Rise) to ddr3_dqs_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[1\]_IN (Rise) ddr3_dqs_p\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[1\]_IN (Rise) to ddr3_dqs_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[1\]_IN (Rise) ddr3_dqs_p\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[1\]_IN (Rise) to ddr3_dqs_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[2\]_IN (Rise) ddr3_dqs_p\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[2\]_IN (Rise) to ddr3_dqs_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[2\]_IN (Rise) ddr3_dqs_p\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[2\]_IN (Rise) to ddr3_dqs_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[3\]_IN (Rise) ddr3_dqs_p\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[3\]_IN (Rise) to ddr3_dqs_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[3\]_IN (Rise) ddr3_dqs_p\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[3\]_IN (Rise) to ddr3_dqs_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754774855 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1620754774855 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.610 " "Worst-case setup slack is 2.610" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754774976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754774976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.610               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.610               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754774976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.871               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.871               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754774976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.151               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    6.151               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754774976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.600               0.000 altera_reserved_tck  " "   14.600               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754774976 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620754774976 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.084 " "Worst-case hold slack is 0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754775086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754775086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.084               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754775086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    0.155               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754775086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.170               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754775086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.240               0.000 altera_reserved_tck  " "    0.240               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754775086 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620754775086 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.515 " "Worst-case recovery slack is 4.515" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754775159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754775159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.515               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.515               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754775159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.727               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    4.727               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754775159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.701               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    8.701               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754775159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.125               0.000 altera_reserved_tck  " "   15.125               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754775159 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620754775159 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.377 " "Worst-case removal slack is 0.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754775237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754775237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.377               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754775237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 altera_reserved_tck  " "    0.409               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754775237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    0.467               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754775237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.497               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754775237 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620754775237 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.561 " "Worst-case minimum pulse width slack is 0.561" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754775306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754775306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.561               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.561               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754775306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.133               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    1.133               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754775306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.141               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.141               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754775306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.248               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.248               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754775306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.896               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    3.896               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754775306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.820               0.000 altera_reserved_tck  " "   15.820               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754775306 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620754775306 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620754775476 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 22 " "Number of Synchronizer Chains Found: 22" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620754775476 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620754775476 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620754775476 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 10.390 ns " "Worst Case Available Settling Time: 10.390 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620754775476 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620754775476 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754775476 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1620754775734 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1620754776367 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.610 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.610" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778092 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754778092 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778219 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754778219 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 4.727 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 4.727" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778331 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778331 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778331 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778331 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778331 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754778331 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778442 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754778442 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1620754778601 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1620754778601 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  0.909   0.88" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  0.909   0.88" 0 0 "Timing Analyzer" 0 0 1620754778601 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  4.469     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  4.469     --" 0 0 "Timing Analyzer" 0 0 1620754778601 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|   2.61  0.084" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|   2.61  0.084" 0 0 "Timing Analyzer" 0 0 1620754778601 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  4.727  0.497" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  4.727  0.497" 0 0 "Timing Analyzer" 0 0 1620754778601 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.956  0.645" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.956  0.645" 0 0 "Timing Analyzer" 0 0 1620754778602 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 85C Model)                     \|  0.835  0.835" {  } {  } 0 0 "Postamble (Fast 1100mV 85C Model)                     \|  0.835  0.835" 0 0 "Timing Analyzer" 0 0 1620754778602 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|  0.499  0.452" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|  0.499  0.452" 0 0 "Timing Analyzer" 0 0 1620754778602 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.442  0.442" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.442  0.442" 0 0 "Timing Analyzer" 0 0 1620754778602 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.610 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.610" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778895 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754778895 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.610  " "Path #1: Setup slack is 2.610 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.632      1.632  R        clock network delay " "     1.632      1.632  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.632      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF " "     1.632      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.721      0.089 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|rden " "     1.721      0.089 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|rden" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.721      0.000 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[7\].read_fifo\|readenable " "     1.721      0.000 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[7\].read_fifo\|readenable" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.860      0.139 RR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "     1.860      0.139 RR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.000      3.000           latch edge time " "     3.000      3.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.780      0.780  R        clock network delay " "     3.780      0.780  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.530      0.750           clock pessimism removed " "     4.530      0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.470     -0.060           clock uncertainty " "     4.470     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.470      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "     4.470      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.860 " "Data Arrival Time  :     1.860" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.470 " "Data Required Time :     4.470" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.610  " "Slack              :     2.610 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778895 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754778895 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.871 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.871" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778902 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754778902 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.871  " "Path #1: Setup slack is 3.871 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_hs_count\[15\]_OTERM67~DUPLICATE " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_hs_count\[15\]_OTERM67~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.085      4.085  R        clock network delay " "     4.085      4.085  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.085      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_hs_count\[15\]_OTERM67~DUPLICATE " "     4.085      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_hs_count\[15\]_OTERM67~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.085      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_hs_count\[15\]_OTERM67~DUPLICATE\|q " "     4.085      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_hs_count\[15\]_OTERM67~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.926      0.841 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_count\[7\]_NEW58\|dataf " "     4.926      0.841 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_count\[7\]_NEW58\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.969      0.043 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_count\[7\]_NEW58\|combout " "     4.969      0.043 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_count\[7\]_NEW58\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.411      0.442 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_fs~1\|datae " "     5.411      0.442 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_fs~1\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.534      0.123 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_fs~1\|combout " "     5.534      0.123 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_fs~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.954      0.420 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan3~4\|datac " "     5.954      0.420 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan3~4\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.116      0.162 FR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan3~4\|combout " "     6.116      0.162 FR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan3~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.231      0.115 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs~0\|datac " "     6.231      0.115 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.437      0.206 RF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs~0\|combout " "     6.437      0.206 RF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.437      0.000 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs\|d " "     6.437      0.000 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.566      0.129 FF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs " "     6.566      0.129 FF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.734      6.734           latch edge time " "     6.734      6.734           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.090      3.356  R        clock network delay " "    10.090      3.356  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.607      0.517           clock pessimism removed " "    10.607      0.517           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.437     -0.170           clock uncertainty " "    10.437     -0.170           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.437      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs " "    10.437      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.566 " "Data Arrival Time  :     6.566" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.437 " "Data Required Time :    10.437" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.871  " "Slack              :     3.871 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778903 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754778903 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.151 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.151" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778951 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754778951 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 6.151  " "Path #1: Setup slack is 6.151 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3810 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3810" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|src_beat_counter\[3\] " "To Node      : system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|src_beat_counter\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.027      2.027  R        clock network delay " "     2.027      2.027  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.027      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3810 " "     2.027      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3810" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.142      0.115 RF  CELL  i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_valid_0 " "     2.142      0.115 RF  CELL  i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_valid_0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.041      0.899 FF    IC  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_src_dma_mm\|id~0\|dataf " "     3.041      0.899 FF    IC  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_src_dma_mm\|id~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.083      0.042 FF  CELL  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_src_dma_mm\|id~0\|combout " "     3.083      0.042 FF  CELL  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_src_dma_mm\|id~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.018      0.935 FF    IC  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_src_dma_mm\|id~1\|dataf " "     4.018      0.935 FF    IC  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_src_dma_mm\|id~1\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.057      0.039 FF  CELL  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_src_dma_mm\|id~1\|combout " "     4.057      0.039 FF  CELL  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_src_dma_mm\|id~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.169      1.112 FF    IC  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|src_beat_counter~0\|datac " "     5.169      1.112 FF    IC  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|src_beat_counter~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.328      0.159 FR  CELL  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|src_beat_counter~0\|combout " "     5.328      0.159 FR  CELL  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|src_beat_counter~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.328      0.000 RR    IC  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|src_beat_counter\[3\]\|d " "     5.328      0.000 RR    IC  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|src_beat_counter\[3\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.457      0.129 RR  CELL  system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|src_beat_counter\[3\] " "     5.457      0.129 RR  CELL  system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|src_beat_counter\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.478      1.478  R        clock network delay " "    11.478      1.478  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.668      0.190           clock pessimism removed " "    11.668      0.190           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.608     -0.060           clock uncertainty " "    11.608     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.608      0.000     uTsu  system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|src_beat_counter\[3\] " "    11.608      0.000     uTsu  system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|src_beat_counter\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.457 " "Data Arrival Time  :     5.457" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    11.608 " "Data Required Time :    11.608" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.151  " "Slack              :     6.151 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778951 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754778951 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.600 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.600" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778956 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754778956 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 14.600  " "Path #1: Setup slack is 14.600 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[2\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.269      1.269  R        clock network delay " "     1.269      1.269  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.269      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[2\] " "     1.269      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.269      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[2\]\|q " "     1.269      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.109      0.840 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~3\|datab " "     2.109      0.840 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~3\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.329      0.220 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~3\|combout " "     2.329      0.220 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.738      0.409 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|datac " "     2.738      0.409 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.940      0.202 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|combout " "     2.940      0.202 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.940      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d " "     2.940      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.069      0.129 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "     3.069      0.129 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.961      1.295  F        clock network delay " "    17.961      1.295  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.979      0.018           clock pessimism removed " "    17.979      0.018           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.669     -0.310           clock uncertainty " "    17.669     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.669      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "    17.669      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.069 " "Data Arrival Time  :     3.069" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    17.669 " "Data Required Time :    17.669" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.600  " "Slack              :    14.600 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778956 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754778956 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.084 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.084" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778961 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754778961 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.084  " "Path #1: Hold slack is 0.084 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.781      0.781  R        clock network delay " "     0.781      0.781  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.781      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF " "     0.781      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.793      0.012 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|octlfifo " "     0.793      0.012 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|octlfifo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.793      0.000 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|os_oct_ddio_oe\|octreadcontrol " "     0.793      0.000 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|os_oct_ddio_oe\|octreadcontrol" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.094      0.301 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "     1.094      0.301 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.784      1.784  R        clock network delay " "     1.784      1.784  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.010     -0.774           clock pessimism removed " "     1.010     -0.774           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.010      0.000           clock uncertainty " "     1.010      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.010      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "     1.010      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.094 " "Data Arrival Time  :     1.094" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.010 " "Data Required Time :     1.010" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.084  " "Slack              :     0.084 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754778961 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754778961 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.155 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.155" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779012 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754779012 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.155  " "Path #1: Hold slack is 0.155 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:mux_pipeline_001\|altera_avalon_st_pipeline_base:core\|data1\[74\]~DUPLICATE " "From Node    : system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:mux_pipeline_001\|altera_avalon_st_pipeline_base:core\|data1\[74\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:axi_hdmi_tx_0_s_axi_rd_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter\|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter\|out_addr\[4\] " "To Node      : system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:axi_hdmi_tx_0_s_axi_rd_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter\|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter\|out_addr\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.428      1.428  R        clock network delay " "     1.428      1.428  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.428      0.000     uTco  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:mux_pipeline_001\|altera_avalon_st_pipeline_base:core\|data1\[74\]~DUPLICATE " "     1.428      0.000     uTco  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:mux_pipeline_001\|altera_avalon_st_pipeline_base:core\|data1\[74\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.428      0.000 FF  CELL  i_system_bd\|mm_interconnect_0\|mux_pipeline_001\|core\|data1\[74\]~DUPLICATE\|q " "     1.428      0.000 FF  CELL  i_system_bd\|mm_interconnect_0\|mux_pipeline_001\|core\|data1\[74\]~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.632      0.204 FF    IC  i_system_bd\|mm_interconnect_0\|axi_hdmi_tx_0_s_axi_rd_burst_adapter\|altera_merlin_burst_adapter_new.burst_adapter\|non_bursting_slave_converters_sel.the_default_burst_converter\|incr_wrapped_addr~4\|datab " "     1.632      0.204 FF    IC  i_system_bd\|mm_interconnect_0\|axi_hdmi_tx_0_s_axi_rd_burst_adapter\|altera_merlin_burst_adapter_new.burst_adapter\|non_bursting_slave_converters_sel.the_default_burst_converter\|incr_wrapped_addr~4\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.805      0.173 FR  CELL  i_system_bd\|mm_interconnect_0\|axi_hdmi_tx_0_s_axi_rd_burst_adapter\|altera_merlin_burst_adapter_new.burst_adapter\|non_bursting_slave_converters_sel.the_default_burst_converter\|incr_wrapped_addr~4\|combout " "     1.805      0.173 FR  CELL  i_system_bd\|mm_interconnect_0\|axi_hdmi_tx_0_s_axi_rd_burst_adapter\|altera_merlin_burst_adapter_new.burst_adapter\|non_bursting_slave_converters_sel.the_default_burst_converter\|incr_wrapped_addr~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.805      0.000 RR    IC  i_system_bd\|mm_interconnect_0\|axi_hdmi_tx_0_s_axi_rd_burst_adapter\|altera_merlin_burst_adapter_new.burst_adapter\|non_bursting_slave_converters_sel.the_default_burst_converter\|out_addr\[4\]\|d " "     1.805      0.000 RR    IC  i_system_bd\|mm_interconnect_0\|axi_hdmi_tx_0_s_axi_rd_burst_adapter\|altera_merlin_burst_adapter_new.burst_adapter\|non_bursting_slave_converters_sel.the_default_burst_converter\|out_addr\[4\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.830      0.025 RR  CELL  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:axi_hdmi_tx_0_s_axi_rd_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter\|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter\|out_addr\[4\] " "     1.830      0.025 RR  CELL  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:axi_hdmi_tx_0_s_axi_rd_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter\|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter\|out_addr\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.682      1.682  R        clock network delay " "     1.682      1.682  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.675     -0.007           clock pessimism removed " "     1.675     -0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.675      0.000           clock uncertainty " "     1.675      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.675      0.000      uTh  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:axi_hdmi_tx_0_s_axi_rd_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter\|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter\|out_addr\[4\] " "     1.675      0.000      uTh  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:axi_hdmi_tx_0_s_axi_rd_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter\|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter\|out_addr\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.830 " "Data Arrival Time  :     1.830" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.675 " "Data Required Time :     1.675" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.155  " "Slack              :     0.155 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779012 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754779012 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.170 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.170" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779021 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754779021 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.170  " "Path #1: Hold slack is 0.170 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_data\[11\] " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_data\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d1\[11\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d1\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.325      3.325  R        clock network delay " "     3.325      3.325  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.325      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_data\[11\] " "     3.325      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_data\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.325      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_data\[11\]\|q " "     3.325      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_data\[11\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.868      0.543 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cb\|Mult1~8\|ax\[3\] " "     3.868      0.543 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cb\|Mult1~8\|ax\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.917      0.049 RR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d1\[11\] " "     3.917      0.049 RR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d1\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.264      4.264  R        clock network delay " "     4.264      4.264  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.747     -0.517           clock pessimism removed " "     3.747     -0.517           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.747      0.000           clock uncertainty " "     3.747      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.747      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d1\[11\] " "     3.747      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d1\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.917 " "Data Arrival Time  :     3.917" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.747 " "Data Required Time :     3.747" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.170  " "Slack              :     0.170 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779021 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754779021 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.240 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.240" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779026 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779026 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779026 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754779026 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.240  " "Path #1: Hold slack is 0.240 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state " "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.034      1.034  R        clock network delay " "     1.034      1.034  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.034      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg " "     1.034      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.034      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg\|q " "     1.034      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.365      0.331 RR    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|state~1\|datab " "     1.365      0.331 RR    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|state~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.535      0.170 RR  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|state~1\|combout " "     1.535      0.170 RR  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|state~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.535      0.000 RR    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|state\|d " "     1.535      0.000 RR    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|state\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.560      0.025 RR  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state " "     1.560      0.025 RR  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.338      1.338  R        clock network delay " "     1.338      1.338  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.320     -0.018           clock pessimism removed " "     1.320     -0.018           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.320      0.000           clock uncertainty " "     1.320      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.320      0.000      uTh  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state " "     1.320      0.000      uTh  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.560 " "Data Arrival Time  :     1.560" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.320 " "Data Required Time :     1.320" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.240  " "Slack              :     0.240 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779027 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754779027 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.515 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.515" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779034 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754779034 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 4.515  " "Path #1: Recovery slack is 4.515 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clock_mon:i_clock_mon\|d_count_run_m1 " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clock_mon:i_clock_mon\|d_count_run_m1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.081      4.081  R        clock network delay " "     4.081      4.081  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.081      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "     4.081      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.081      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q " "     4.081      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.633      1.552 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_clock_mon\|d_count_run_m1\|clrn " "     5.633      1.552 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_clock_mon\|d_count_run_m1\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.866      0.233 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clock_mon:i_clock_mon\|d_count_run_m1 " "     5.866      0.233 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clock_mon:i_clock_mon\|d_count_run_m1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.734      6.734           latch edge time " "     6.734      6.734           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.034      3.300  R        clock network delay " "    10.034      3.300  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.551      0.517           clock pessimism removed " "    10.551      0.517           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.381     -0.170           clock uncertainty " "    10.381     -0.170           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.381      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clock_mon:i_clock_mon\|d_count_run_m1 " "    10.381      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clock_mon:i_clock_mon\|d_count_run_m1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.866 " "Data Arrival Time  :     5.866" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.381 " "Data Required Time :    10.381" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.515  " "Slack              :     4.515 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779034 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754779034 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.727 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.727" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779037 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754779037 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 4.727  " "Path #1: Recovery slack is 4.727 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Setup End   : 2 " "Multicycle - Setup End   : 2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.405      2.405  R        clock network delay " "     2.405      2.405  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.405      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42 " "     2.405      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.440      0.035 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[0\] " "     2.440      0.035 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.487      0.047 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[5\].read_fifo\|rstn " "     2.487      0.047 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[5\].read_fifo\|rstn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.743      0.256 RF  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "     2.743      0.256 RF  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.000      6.000           latch edge time " "     6.000      6.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.780      0.780  R        clock network delay " "     6.780      0.780  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.530      0.750           clock pessimism removed " "     7.530      0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.470     -0.060           clock uncertainty " "     7.470     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.470      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "     7.470      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.743 " "Data Arrival Time  :     2.743" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.470 " "Data Required Time :     7.470" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.727  " "Slack              :     4.727 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779037 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754779037 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 8.701 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 8.701" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779048 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779048 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779048 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754779048 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 8.701  " "Path #1: Recovery slack is 8.701 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779048 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779048 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2 " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779048 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779048 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779048 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779048 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779048 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779048 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779048 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779048 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779048 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.721      1.721  R        clock network delay " "     1.721      1.721  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779048 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.721      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "     1.721      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779048 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.721      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q " "     1.721      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779048 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.666      0.945 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_vdma\|vdma_fs_toggle_m2\|clrn " "     2.666      0.945 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_vdma\|vdma_fs_toggle_m2\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779048 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.897      0.231 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2 " "     2.897      0.231 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779048 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779048 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779048 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779048 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779048 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779048 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779048 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.468      1.468  R        clock network delay " "    11.468      1.468  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779048 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.658      0.190           clock pessimism removed " "    11.658      0.190           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779048 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.598     -0.060           clock uncertainty " "    11.598     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779048 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.598      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2 " "    11.598      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779048 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779048 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.897 " "Data Arrival Time  :     2.897" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779048 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    11.598 " "Data Required Time :    11.598" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779048 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     8.701  " "Slack              :     8.701 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779048 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779048 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779048 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754779048 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.125 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.125" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779051 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779051 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779051 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754779051 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 15.125  " "Path #1: Recovery slack is 15.125 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779052 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779052 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779052 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779052 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779052 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779052 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779052 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779052 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779052 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779052 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779052 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.135      1.135  R        clock network delay " "     1.135      1.135  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779052 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.135      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     1.135      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779052 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.135      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     1.135      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779052 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.579      1.444 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn " "     2.579      1.444 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779052 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.810      0.231 FR  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "     2.810      0.231 FR  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779052 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779052 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779052 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779052 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779052 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779052 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779052 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.227      1.561  F        clock network delay " "    18.227      1.561  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779052 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.245      0.018           clock pessimism removed " "    18.245      0.018           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779052 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.935     -0.310           clock uncertainty " "    17.935     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779052 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.935      0.000     uTsu  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "    17.935      0.000     uTsu  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779052 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779052 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.810 " "Data Arrival Time  :     2.810" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779052 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    17.935 " "Data Required Time :    17.935" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779052 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.125  " "Slack              :    15.125 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779052 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779052 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779052 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754779052 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.377 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.377" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779058 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754779058 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.377  " "Path #1: Removal slack is 0.377 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_fs_ret_toggle_m1 " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_fs_ret_toggle_m1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.347      3.347  R        clock network delay " "     3.347      3.347  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.347      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "     3.347      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.347      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q " "     3.347      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.731      0.384 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_fs_ret_toggle_m1\|clrn " "     3.731      0.384 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_fs_ret_toggle_m1\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.937      0.206 RF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_fs_ret_toggle_m1 " "     3.937      0.206 RF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_fs_ret_toggle_m1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.077      4.077  R        clock network delay " "     4.077      4.077  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.560     -0.517           clock pessimism removed " "     3.560     -0.517           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.560      0.000           clock uncertainty " "     3.560      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.560      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_fs_ret_toggle_m1 " "     3.560      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_fs_ret_toggle_m1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.937 " "Data Arrival Time  :     3.937" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.560 " "Data Required Time :     3.560" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.377  " "Slack              :     0.377 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779058 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754779058 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.409 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.409" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779061 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754779061 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.409  " "Path #1: Removal slack is 0.409 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\] " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.034      1.034  R        clock network delay " "     1.034      1.034  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.034      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg " "     1.034      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.034      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg\|q " "     1.034      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.321      0.287 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]\|clrn " "     1.321      0.287 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.524      0.203 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\] " "     1.524      0.203 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.133      1.133  R        clock network delay " "     1.133      1.133  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.115     -0.018           clock pessimism removed " "     1.115     -0.018           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.115      0.000           clock uncertainty " "     1.115      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.115      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\] " "     1.115      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.524 " "Data Arrival Time  :     1.524" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.115 " "Data Required Time :     1.115" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.409  " "Slack              :     0.409 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779062 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754779062 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.467 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.467" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779074 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754779074 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.467  " "Path #1: Removal slack is 0.467 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_acc_data\[0\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_acc_data\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.489      1.489  R        clock network delay " "     1.489      1.489  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.489      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "     1.489      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.489      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q " "     1.489      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.788      0.299 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_xfer_status\|d_acc_data\[0\]\|clrn " "     1.788      0.299 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_xfer_status\|d_acc_data\[0\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.998      0.210 RF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_acc_data\[0\] " "     1.998      0.210 RF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_acc_data\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.729      1.729  R        clock network delay " "     1.729      1.729  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.531     -0.198           clock pessimism removed " "     1.531     -0.198           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.531      0.000           clock uncertainty " "     1.531      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.531      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_acc_data\[0\] " "     1.531      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_acc_data\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.998 " "Data Arrival Time  :     1.998" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.531 " "Data Required Time :     1.531" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.467  " "Slack              :     0.467 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779074 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754779074 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.497 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.497" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779077 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754779077 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.497  " "Path #1: Removal slack is 0.497 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Setup End   : 2 " "Multicycle - Setup End   : 2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Hold End    : 1 " "Multicycle - Hold End    : 1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.016      1.016  R        clock network delay " "     1.016      1.016  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.016      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35 " "     1.016      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.031      0.015 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[3\] " "     1.031      0.015 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.131      0.100 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[0\].read_fifo\|rstn " "     1.131      0.100 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[0\].read_fifo\|rstn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.339      0.208 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF " "     1.339      0.208 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.592      1.592  R        clock network delay " "     1.592      1.592  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.842     -0.750           clock pessimism removed " "     0.842     -0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.842      0.000           clock uncertainty " "     0.842      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.842      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF " "     0.842      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.339 " "Data Arrival Time  :     1.339" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.842 " "Data Required Time :     0.842" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.497  " "Slack              :     0.497 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754779077 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754779077 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1620754779081 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "usb1_clk " "Node: usb1_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|usb1_inst~FF_3474 usb1_clk " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by usb1_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1620754780106 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1620754780106 "|system_top|usb1_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fmc_scl " "Node: fmc_scl was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c0_inst~FF_3393 fmc_scl " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by fmc_scl" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1620754780106 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1620754780106 "|system_top|fmc_scl"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_scl " "Node: hps_scl was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c1_inst~FF_3393 hps_scl " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by hps_scl" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1620754780106 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1620754780106 "|system_top|hps_scl"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754780155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754780155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754780155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754780155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754780155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754780155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_953 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_953" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754780155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_4  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1014 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_4  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1014" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754780155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_5  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1079 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_5  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1079" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754780155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754780155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754780155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754780155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754780155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754780155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754780155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754780155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754780155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754780155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754780155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754780155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754780155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754780155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754780155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754780155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754780155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754780155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754780155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754780155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754780155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754780155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754780155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754780155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754780155 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1620754780155 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754780197 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1620754780197 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[0\]_IN (Rise) ddr3_dqs_p\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[0\]_IN (Rise) to ddr3_dqs_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[0\]_IN (Rise) ddr3_dqs_p\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[0\]_IN (Rise) to ddr3_dqs_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[1\]_IN (Rise) ddr3_dqs_p\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[1\]_IN (Rise) to ddr3_dqs_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[1\]_IN (Rise) ddr3_dqs_p\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[1\]_IN (Rise) to ddr3_dqs_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[2\]_IN (Rise) ddr3_dqs_p\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[2\]_IN (Rise) to ddr3_dqs_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[2\]_IN (Rise) ddr3_dqs_p\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[2\]_IN (Rise) to ddr3_dqs_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[3\]_IN (Rise) ddr3_dqs_p\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[3\]_IN (Rise) to ddr3_dqs_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[3\]_IN (Rise) ddr3_dqs_p\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[3\]_IN (Rise) to ddr3_dqs_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754780215 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1620754780215 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.610 " "Worst-case setup slack is 2.610" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754780380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754780380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.610               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.610               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754780380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.135               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.135               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754780380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.499               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    6.499               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754780380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.822               0.000 altera_reserved_tck  " "   14.822               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754780380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620754780380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.077 " "Worst-case hold slack is 0.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754780551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754780551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.077               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754780551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.089               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.089               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754780551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    0.140               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754780551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.220               0.000 altera_reserved_tck  " "    0.220               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754780551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620754780551 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.753 " "Worst-case recovery slack is 4.753" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754780658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754780658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.753               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.753               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754780658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.825               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    4.825               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754780658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.838               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    8.838               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754780658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.339               0.000 altera_reserved_tck  " "   15.339               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754780658 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620754780658 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.325 " "Worst-case removal slack is 0.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754780778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754780778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.325               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754780778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 altera_reserved_tck  " "    0.352               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754780778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.428               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    0.428               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754780778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.473               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754780778 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620754780778 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.561 " "Worst-case minimum pulse width slack is 0.561" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754780884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754780884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.561               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.561               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754780884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.137               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    1.137               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754780884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.144               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.144               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754780884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.250               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.250               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754780884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.897               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    3.897               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754780884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.827               0.000 altera_reserved_tck  " "   15.827               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620754780884 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620754780884 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620754781060 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 22 " "Number of Synchronizer Chains Found: 22" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620754781060 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620754781060 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620754781060 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 10.694 ns " "Worst Case Available Settling Time: 10.694 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620754781060 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620754781060 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754781060 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1620754781464 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1620754782091 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.610 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.610" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754784438 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754784438 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754784438 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754784438 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754784438 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754784438 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754784577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754784577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754784577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754784577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754784577 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754784577 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 4.825 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 4.825" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754784718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754784718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754784718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754784718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754784718 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754784718 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754784915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754784915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754784915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754784915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754784915 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754784915 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1620754785163 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1620754785163 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  0.872  0.905" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  0.872  0.905" 0 0 "Timing Analyzer" 0 0 1620754785164 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  4.482     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  4.482     --" 0 0 "Timing Analyzer" 0 0 1620754785164 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|   2.61  0.077" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|   2.61  0.077" 0 0 "Timing Analyzer" 0 0 1620754785164 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  4.825  0.473" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  4.825  0.473" 0 0 "Timing Analyzer" 0 0 1620754785164 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.953  0.673" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.953  0.673" 0 0 "Timing Analyzer" 0 0 1620754785164 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 0C Model)                      \|   0.84   0.84" {  } {  } 0 0 "Postamble (Fast 1100mV 0C Model)                      \|   0.84   0.84" 0 0 "Timing Analyzer" 0 0 1620754785164 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|  0.499  0.452" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|  0.499  0.452" 0 0 "Timing Analyzer" 0 0 1620754785165 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.456  0.456" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.456  0.456" 0 0 "Timing Analyzer" 0 0 1620754785165 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.610 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.610" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785688 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754785688 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.610  " "Path #1: Setup slack is 2.610 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.614      1.614  R        clock network delay " "     1.614      1.614  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.614      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF " "     1.614      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.697      0.083 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|rden " "     1.697      0.083 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|rden" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.697      0.000 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[7\].read_fifo\|readenable " "     1.697      0.000 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[7\].read_fifo\|readenable" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.836      0.139 RR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "     1.836      0.139 RR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.000      3.000           latch edge time " "     3.000      3.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.756      0.756  R        clock network delay " "     3.756      0.756  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.506      0.750           clock pessimism removed " "     4.506      0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.446     -0.060           clock uncertainty " "     4.446     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.446      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "     4.446      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.836 " "Data Arrival Time  :     1.836" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.446 " "Data Required Time :     4.446" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.610  " "Slack              :     2.610 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785688 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754785688 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.135 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.135" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785697 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754785697 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 4.135  " "Path #1: Setup slack is 4.135 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785698 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_hs_count\[15\]_OTERM67~DUPLICATE " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_hs_count\[15\]_OTERM67~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785698 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785698 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785698 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785698 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785698 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785698 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785698 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785698 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785698 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785698 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.986      3.986  R        clock network delay " "     3.986      3.986  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785698 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.986      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_hs_count\[15\]_OTERM67~DUPLICATE " "     3.986      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_hs_count\[15\]_OTERM67~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785698 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.986      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_hs_count\[15\]_OTERM67~DUPLICATE\|q " "     3.986      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_hs_count\[15\]_OTERM67~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785698 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.707      0.721 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_count\[7\]_NEW58\|dataf " "     4.707      0.721 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_count\[7\]_NEW58\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785698 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.749      0.042 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_count\[7\]_NEW58\|combout " "     4.749      0.042 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_count\[7\]_NEW58\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785698 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.134      0.385 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_fs~1\|datae " "     5.134      0.385 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_fs~1\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785698 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.252      0.118 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_fs~1\|combout " "     5.252      0.118 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_fs~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785698 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.620      0.368 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan3~4\|datac " "     5.620      0.368 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan3~4\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785698 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.780      0.160 FR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan3~4\|combout " "     5.780      0.160 FR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan3~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785698 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.879      0.099 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs~0\|datac " "     5.879      0.099 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785698 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.081      0.202 RF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs~0\|combout " "     6.081      0.202 RF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785698 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.081      0.000 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs\|d " "     6.081      0.000 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785698 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.206      0.125 FF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs " "     6.206      0.125 FF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785698 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785698 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785698 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785698 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785698 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785698 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.734      6.734           latch edge time " "     6.734      6.734           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785698 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.018      3.284  R        clock network delay " "    10.018      3.284  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785698 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.511      0.493           clock pessimism removed " "    10.511      0.493           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785698 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.341     -0.170           clock uncertainty " "    10.341     -0.170           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785698 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.341      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs " "    10.341      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785698 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785698 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.206 " "Data Arrival Time  :     6.206" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785698 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.341 " "Data Required Time :    10.341" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785698 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.135  " "Slack              :     4.135 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785698 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785698 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785698 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754785698 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.499 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.499" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785755 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754785755 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 6.499  " "Path #1: Setup slack is 6.499 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3810 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3810" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|src_beat_counter\[3\] " "To Node      : system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|src_beat_counter\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.016      2.016  R        clock network delay " "     2.016      2.016  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.016      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3810 " "     2.016      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3810" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.133      0.117 RF  CELL  i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_valid_0 " "     2.133      0.117 RF  CELL  i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_valid_0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.927      0.794 FF    IC  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_src_dma_mm\|id~0\|dataf " "     2.927      0.794 FF    IC  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_src_dma_mm\|id~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.969      0.042 FF  CELL  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_src_dma_mm\|id~0\|combout " "     2.969      0.042 FF  CELL  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_src_dma_mm\|id~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.780      0.811 FF    IC  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_src_dma_mm\|id~1\|dataf " "     3.780      0.811 FF    IC  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_src_dma_mm\|id~1\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.819      0.039 FF  CELL  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_src_dma_mm\|id~1\|combout " "     3.819      0.039 FF  CELL  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_src_dma_mm\|id~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.782      0.963 FF    IC  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|src_beat_counter~0\|datac " "     4.782      0.963 FF    IC  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|src_beat_counter~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.940      0.158 FR  CELL  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|src_beat_counter~0\|combout " "     4.940      0.158 FR  CELL  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|src_beat_counter~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.940      0.000 RR    IC  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|src_beat_counter\[3\]\|d " "     4.940      0.000 RR    IC  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|src_beat_counter\[3\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.065      0.125 RR  CELL  system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|src_beat_counter\[3\] " "     5.065      0.125 RR  CELL  system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|src_beat_counter\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.433      1.433  R        clock network delay " "    11.433      1.433  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.624      0.191           clock pessimism removed " "    11.624      0.191           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.564     -0.060           clock uncertainty " "    11.564     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.564      0.000     uTsu  system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|src_beat_counter\[3\] " "    11.564      0.000     uTsu  system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|src_beat_counter\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.065 " "Data Arrival Time  :     5.065" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    11.564 " "Data Required Time :    11.564" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.499  " "Slack              :     6.499 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785756 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754785756 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.822 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.822" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785762 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754785762 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 14.822  " "Path #1: Setup slack is 14.822 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[2\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.194      1.194  R        clock network delay " "     1.194      1.194  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.194      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[2\] " "     1.194      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.194      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[2\]\|q " "     1.194      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.922      0.728 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~3\|datab " "     1.922      0.728 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~3\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.141      0.219 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~3\|combout " "     2.141      0.219 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.499      0.358 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|datac " "     2.499      0.358 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.702      0.203 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|combout " "     2.702      0.203 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.702      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d " "     2.702      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.828      0.126 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "     2.828      0.126 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.943      1.277  F        clock network delay " "    17.943      1.277  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.960      0.017           clock pessimism removed " "    17.960      0.017           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.650     -0.310           clock uncertainty " "    17.650     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.650      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "    17.650      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.828 " "Data Arrival Time  :     2.828" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    17.650 " "Data Required Time :    17.650" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.822  " "Slack              :    14.822 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785763 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754785763 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.077 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.077" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785767 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754785767 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.077  " "Path #1: Hold slack is 0.077 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.762      0.762  R        clock network delay " "     0.762      0.762  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.762      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF " "     0.762      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.774      0.012 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|octlfifo " "     0.774      0.012 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|octlfifo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.774      0.000 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|os_oct_ddio_oe\|octreadcontrol " "     0.774      0.000 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|os_oct_ddio_oe\|octreadcontrol" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.064      0.290 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "     1.064      0.290 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.760      1.760  R        clock network delay " "     1.760      1.760  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.987     -0.773           clock pessimism removed " "     0.987     -0.773           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.987      0.000           clock uncertainty " "     0.987      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.987      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "     0.987      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.064 " "Data Arrival Time  :     1.064" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.987 " "Data Required Time :     0.987" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.077  " "Slack              :     0.077 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785768 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754785768 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.089 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.089" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785776 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754785776 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.089  " "Path #1: Hold slack is 0.089 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_data\[11\] " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_data\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d1\[11\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d1\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.263      3.263  R        clock network delay " "     3.263      3.263  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.263      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_data\[11\] " "     3.263      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_data\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.263      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_data\[11\]\|q " "     3.263      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_data\[11\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.743      0.480 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cb\|Mult1~8\|ax\[3\] " "     3.743      0.480 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cb\|Mult1~8\|ax\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.805      0.062 RR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d1\[11\] " "     3.805      0.062 RR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d1\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.209      4.209  R        clock network delay " "     4.209      4.209  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.716     -0.493           clock pessimism removed " "     3.716     -0.493           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.716      0.000           clock uncertainty " "     3.716      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.716      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d1\[11\] " "     3.716      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d1\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.805 " "Data Arrival Time  :     3.805" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.716 " "Data Required Time :     3.716" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.089  " "Slack              :     0.089 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785776 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754785776 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.140 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.140" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785839 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754785839 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.140  " "Path #1: Hold slack is 0.140 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:mux_pipeline_001\|altera_avalon_st_pipeline_base:core\|data1\[74\]~DUPLICATE " "From Node    : system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:mux_pipeline_001\|altera_avalon_st_pipeline_base:core\|data1\[74\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:axi_hdmi_tx_0_s_axi_rd_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter\|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter\|out_addr\[4\] " "To Node      : system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:axi_hdmi_tx_0_s_axi_rd_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter\|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter\|out_addr\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.393      1.393  R        clock network delay " "     1.393      1.393  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.393      0.000     uTco  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:mux_pipeline_001\|altera_avalon_st_pipeline_base:core\|data1\[74\]~DUPLICATE " "     1.393      0.000     uTco  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:mux_pipeline_001\|altera_avalon_st_pipeline_base:core\|data1\[74\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.393      0.000 FF  CELL  i_system_bd\|mm_interconnect_0\|mux_pipeline_001\|core\|data1\[74\]~DUPLICATE\|q " "     1.393      0.000 FF  CELL  i_system_bd\|mm_interconnect_0\|mux_pipeline_001\|core\|data1\[74\]~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.576      0.183 FF    IC  i_system_bd\|mm_interconnect_0\|axi_hdmi_tx_0_s_axi_rd_burst_adapter\|altera_merlin_burst_adapter_new.burst_adapter\|non_bursting_slave_converters_sel.the_default_burst_converter\|incr_wrapped_addr~4\|datab " "     1.576      0.183 FF    IC  i_system_bd\|mm_interconnect_0\|axi_hdmi_tx_0_s_axi_rd_burst_adapter\|altera_merlin_burst_adapter_new.burst_adapter\|non_bursting_slave_converters_sel.the_default_burst_converter\|incr_wrapped_addr~4\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.750      0.174 FR  CELL  i_system_bd\|mm_interconnect_0\|axi_hdmi_tx_0_s_axi_rd_burst_adapter\|altera_merlin_burst_adapter_new.burst_adapter\|non_bursting_slave_converters_sel.the_default_burst_converter\|incr_wrapped_addr~4\|combout " "     1.750      0.174 FR  CELL  i_system_bd\|mm_interconnect_0\|axi_hdmi_tx_0_s_axi_rd_burst_adapter\|altera_merlin_burst_adapter_new.burst_adapter\|non_bursting_slave_converters_sel.the_default_burst_converter\|incr_wrapped_addr~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.750      0.000 RR    IC  i_system_bd\|mm_interconnect_0\|axi_hdmi_tx_0_s_axi_rd_burst_adapter\|altera_merlin_burst_adapter_new.burst_adapter\|non_bursting_slave_converters_sel.the_default_burst_converter\|out_addr\[4\]\|d " "     1.750      0.000 RR    IC  i_system_bd\|mm_interconnect_0\|axi_hdmi_tx_0_s_axi_rd_burst_adapter\|altera_merlin_burst_adapter_new.burst_adapter\|non_bursting_slave_converters_sel.the_default_burst_converter\|out_addr\[4\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.773      0.023 RR  CELL  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:axi_hdmi_tx_0_s_axi_rd_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter\|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter\|out_addr\[4\] " "     1.773      0.023 RR  CELL  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:axi_hdmi_tx_0_s_axi_rd_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter\|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter\|out_addr\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.641      1.641  R        clock network delay " "     1.641      1.641  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.633     -0.008           clock pessimism removed " "     1.633     -0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.633      0.000           clock uncertainty " "     1.633      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.633      0.000      uTh  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:axi_hdmi_tx_0_s_axi_rd_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter\|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter\|out_addr\[4\] " "     1.633      0.000      uTh  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:axi_hdmi_tx_0_s_axi_rd_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter\|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter\|out_addr\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.773 " "Data Arrival Time  :     1.773" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.633 " "Data Required Time :     1.633" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.140  " "Slack              :     0.140 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785840 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754785840 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.220 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.220" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785852 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754785852 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.220  " "Path #1: Hold slack is 0.220 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state " "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.969      0.969  R        clock network delay " "     0.969      0.969  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.969      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg " "     0.969      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.969      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg\|q " "     0.969      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.264      0.295 RR    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|state~1\|datab " "     1.264      0.295 RR    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|state~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.436      0.172 RR  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|state~1\|combout " "     1.436      0.172 RR  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|state~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.436      0.000 RR    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|state\|d " "     1.436      0.000 RR    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|state\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.460      0.024 RR  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state " "     1.460      0.024 RR  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.258      1.258  R        clock network delay " "     1.258      1.258  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.240     -0.018           clock pessimism removed " "     1.240     -0.018           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.240      0.000           clock uncertainty " "     1.240      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.240      0.000      uTh  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state " "     1.240      0.000      uTh  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.460 " "Data Arrival Time  :     1.460" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.240 " "Data Required Time :     1.240" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.220  " "Slack              :     0.220 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785853 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754785853 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.753 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.753" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785866 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754785866 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 4.753  " "Path #1: Recovery slack is 4.753 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clock_mon:i_clock_mon\|d_count_run_m1 " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clock_mon:i_clock_mon\|d_count_run_m1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.983      3.983  R        clock network delay " "     3.983      3.983  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.983      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "     3.983      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.983      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q " "     3.983      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.318      1.335 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_clock_mon\|d_count_run_m1\|clrn " "     5.318      1.335 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_clock_mon\|d_count_run_m1\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.536      0.218 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clock_mon:i_clock_mon\|d_count_run_m1 " "     5.536      0.218 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clock_mon:i_clock_mon\|d_count_run_m1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.734      6.734           latch edge time " "     6.734      6.734           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.966      3.232  R        clock network delay " "     9.966      3.232  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.459      0.493           clock pessimism removed " "    10.459      0.493           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.289     -0.170           clock uncertainty " "    10.289     -0.170           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.289      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clock_mon:i_clock_mon\|d_count_run_m1 " "    10.289      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clock_mon:i_clock_mon\|d_count_run_m1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.536 " "Data Arrival Time  :     5.536" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.289 " "Data Required Time :    10.289" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.753  " "Slack              :     4.753 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785867 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754785867 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.825 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.825" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785871 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754785871 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 4.825  " "Path #1: Recovery slack is 4.825 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Setup End   : 2 " "Multicycle - Setup End   : 2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.286      2.286  R        clock network delay " "     2.286      2.286  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.286      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42 " "     2.286      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.325      0.039 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[0\] " "     2.325      0.039 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.372      0.047 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[5\].read_fifo\|rstn " "     2.372      0.047 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[5\].read_fifo\|rstn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.621      0.249 RF  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "     2.621      0.249 RF  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.000      6.000           latch edge time " "     6.000      6.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.756      0.756  R        clock network delay " "     6.756      0.756  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.506      0.750           clock pessimism removed " "     7.506      0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.446     -0.060           clock uncertainty " "     7.446     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.446      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "     7.446      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.621 " "Data Arrival Time  :     2.621" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.446 " "Data Required Time :     7.446" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.825  " "Slack              :     4.825 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785872 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754785872 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 8.838 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 8.838" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785907 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754785907 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 8.838  " "Path #1: Recovery slack is 8.838 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2 " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.679      1.679  R        clock network delay " "     1.679      1.679  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.679      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "     1.679      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.679      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q " "     1.679      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.501      0.822 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_vdma\|vdma_fs_toggle_m2\|clrn " "     2.501      0.822 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_vdma\|vdma_fs_toggle_m2\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.717      0.216 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2 " "     2.717      0.216 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.424      1.424  R        clock network delay " "    11.424      1.424  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.615      0.191           clock pessimism removed " "    11.615      0.191           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.555     -0.060           clock uncertainty " "    11.555     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.555      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2 " "    11.555      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.717 " "Data Arrival Time  :     2.717" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    11.555 " "Data Required Time :    11.555" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     8.838  " "Slack              :     8.838 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785908 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754785908 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.339 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.339" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785914 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754785914 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 15.339  " "Path #1: Recovery slack is 15.339 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate " "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.076      1.076  R        clock network delay " "     1.076      1.076  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.076      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     1.076      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.076      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     1.076      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.330      1.254 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn " "     2.330      1.254 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.546      0.216 FR  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate " "     2.546      0.216 FR  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.178      1.512  F        clock network delay " "    18.178      1.512  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.195      0.017           clock pessimism removed " "    18.195      0.017           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.885     -0.310           clock uncertainty " "    17.885     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.885      0.000     uTsu  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate " "    17.885      0.000     uTsu  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.546 " "Data Arrival Time  :     2.546" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    17.885 " "Data Required Time :    17.885" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.339  " "Slack              :    15.339 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785915 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754785915 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.325 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.325" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785926 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785926 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785926 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754785926 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.325  " "Path #1: Removal slack is 0.325 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_fs_ret_toggle_m1 " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_fs_ret_toggle_m1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.279      3.279  R        clock network delay " "     3.279      3.279  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.279      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "     3.279      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.279      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q " "     3.279      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.620      0.341 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_fs_ret_toggle_m1\|clrn " "     3.620      0.341 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_fs_ret_toggle_m1\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.813      0.193 RF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_fs_ret_toggle_m1 " "     3.813      0.193 RF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_fs_ret_toggle_m1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.981      3.981  R        clock network delay " "     3.981      3.981  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.488     -0.493           clock pessimism removed " "     3.488     -0.493           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.488      0.000           clock uncertainty " "     3.488      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.488      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_fs_ret_toggle_m1 " "     3.488      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_fs_ret_toggle_m1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.813 " "Data Arrival Time  :     3.813" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.488 " "Data Required Time :     3.488" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.325  " "Slack              :     0.325 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785927 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754785927 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.352 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.352" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785932 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754785932 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.352  " "Path #1: Removal slack is 0.352 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\] " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.969      0.969  R        clock network delay " "     0.969      0.969  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.969      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg " "     0.969      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.969      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg\|q " "     0.969      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.222      0.253 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]\|clrn " "     1.222      0.253 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.408      0.186 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\] " "     1.408      0.186 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.074      1.074  R        clock network delay " "     1.074      1.074  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.056     -0.018           clock pessimism removed " "     1.056     -0.018           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.056      0.000           clock uncertainty " "     1.056      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.056      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\] " "     1.056      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.408 " "Data Arrival Time  :     1.408" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.056 " "Data Required Time :     1.056" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.352  " "Slack              :     0.352 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785933 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754785933 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.428 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.428" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785951 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754785951 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.428  " "Path #1: Removal slack is 0.428 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_acc_data\[0\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_acc_data\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.449      1.449  R        clock network delay " "     1.449      1.449  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.449      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "     1.449      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.449      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q " "     1.449      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.716      0.267 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_xfer_status\|d_acc_data\[0\]\|clrn " "     1.716      0.267 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_xfer_status\|d_acc_data\[0\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.912      0.196 RF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_acc_data\[0\] " "     1.912      0.196 RF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_acc_data\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.684      1.684  R        clock network delay " "     1.684      1.684  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.484     -0.200           clock pessimism removed " "     1.484     -0.200           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.484      0.000           clock uncertainty " "     1.484      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.484      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_acc_data\[0\] " "     1.484      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_acc_data\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.912 " "Data Arrival Time  :     1.912" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.484 " "Data Required Time :     1.484" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.428  " "Slack              :     0.428 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785952 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754785952 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.473 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.473" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785955 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754785955 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.473  " "Path #1: Removal slack is 0.473 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Setup End   : 2 " "Multicycle - Setup End   : 2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Hold End    : 1 " "Multicycle - Hold End    : 1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.974      0.974  R        clock network delay " "     0.974      0.974  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.974      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35 " "     0.974      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.991      0.017 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[3\] " "     0.991      0.017 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      0.100 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[0\].read_fifo\|rstn " "     1.091      0.100 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[0\].read_fifo\|rstn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.293      0.202 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF " "     1.293      0.202 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.570      1.570  R        clock network delay " "     1.570      1.570  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.820     -0.750           clock pessimism removed " "     0.820     -0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.820      0.000           clock uncertainty " "     0.820      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.820      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF " "     0.820      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.293 " "Data Arrival Time  :     1.293" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.820 " "Data Required Time :     0.820" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.473  " "Slack              :     0.473 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1620754785956 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620754785956 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1620754789639 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1620754789641 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 260 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 260 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1885 " "Peak virtual memory: 1885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620754790623 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 11 13:39:50 2021 " "Processing ended: Tue May 11 13:39:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620754790623 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620754790623 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:45 " "Total CPU time (on all processors): 00:01:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620754790623 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1620754790623 ""}
