design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/home/tholin/Desktop/ci2406-rej-pommedeterrible-tholin/openlane/ExecutionUnit,execution_unit,24_06_02_03_15,flow completed,0h27m54s0ms,0h18m57s0ms,118044.44444444444,0.140625,53120.0,56.96,-1,1337.11,6826,0,0,0,0,0,0,0,20,9,0,-1,-1,356994,70552,0.0,-1,-1,-1,0.0,0.0,-1,-1,-1,0.0,212183221.0,0.0,59.27,63.43,37.07,41.41,-1,10256,12184,764,2692,0,0,0,9779,121,0,167,846,1995,1906,309,719,267,254,36,4059,1834,4615,6502,7470,24480,127671.1968,-1,-1,-1,0.000677,0.00103,3.86e-08,-1,-1,-1,15.93,25.0,40.0,25,1,45,153.18,153.6,0.3,1,16,0.61,1,sky130_fd_sc_hd,AREA 0
