Exploration report for blink
Mon Mar 15 16:02:44 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


+------------------+
; Table of Contents;
+------------------+
  1. Legal Notice
  2. Exploration Summary
  3. DSE Messages

+-------------+
; Legal Notice;
+-------------+
Copyright (C) 1991-2021 Altera Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.


+-------------------------------------------------------------------------------------------------------------------+
; Exploration Summary                                                                                               ;
+-----------------+--------------+--------------+---------------+--------------+------------------+-----------------+
;Exploration Point;Quality of Fit;f(MAX) Geomean;WC Slack: Setup;WC Slack: Hold;WC Slack: Recovery;WC Slack: Removal;
+-----------------+--------------+--------------+---------------+--------------+------------------+-----------------+
;dse1_base        ;    -10000.000;No Data       ;No Data        ;No Data       ;No Data           ;No Data          ;
+-----------------+--------------+--------------+---------------+--------------+------------------+-----------------+

+-------------+
; DSE Messages;
+-------------+
Info: Archiving /home/khyam/Downloads/qsys/jtag_master/blink.qpf revision blink ...
Info: Job 1 : quartus_sh --ipc_json --flow compile blink.qsf
Info: Explorer server: http://localhost:45905 started.
Info: Starting compile design only exploration
Info: Revision: dse1_base will be compiled on compute node: khyam-OptiPlex-9020
Info: Registering self with server http://localhost:45905/api/v1.0/broker/server/
Info: Successfully registered with server.
Info: Starting compilation quartus_sh --ipc_json --flow compile blink.qsf
Info: Sent timestamps successfully
Info: Preparing to compile blink ...
Info: Downloading blink.qar.sha256 ...
Info: Finished download.
Info: Verified dse/dse1/dse1_base/blink.qar.sha256 exists.
Info: Downloading blink.qar ...
Info: Finished download.
Info: Verified dse/dse1/dse1_base/blink.qar exists.
Info: Download successful. Checksum matched expected value.
Info: Running quartus_sh --restore -output dse/dse1/dse1_base dse/dse1/dse1_base/blink.qar
Info: Downloading dse1_base.qsf ...
Info: Finished download.
Info: Verified /home/khyam/Downloads/qsys/jtag_master/dse/dse1/dse1_base/blink.qsf exists.
Info: Downloading dse1_base.qpf ...
Info: Finished download.
Info: Verified dse/dse1/dse1_base/blink.qpf exists.
Info: Sent timestamps successfully
Info: Sent timestamps successfully
Info: *******************************************************************
Info: Running Quartus Prime Shell
Info: 	Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
Info: 	Processing started: Mon Mar 15 15:59:55 2021
Info: Command: quartus_sh --flow compile blink.qsf
Info: Quartus(args): compile blink.qsf
Info: Project Name = /home/khyam/Downloads/qsys/jtag_master/dse/dse1/dse1_base/blink
Info: Revision Name = blink
Info: *******************************************************************
Info: Running Quartus Prime Signal Tap
Info: 	Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
Info: 	Processing started: Mon Mar 15 15:59:55 2021
Info: Command: quartus_stp blink -c blink
Info: Quartus Prime Signal Tap was successful. 0 errors, 0 warnings
Info: 	Peak virtual memory: 807 megabytes
Info: 	Processing ended: Mon Mar 15 15:59:56 2021
Info: 	Elapsed time: 00:00:01
Info: 	Total CPU time (on all processors): 00:00:00
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
Info: 	Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
Info: 	Processing started: Mon Mar 15 15:59:58 2021
Info: Command: quartus_map --read_settings_files=off --write_settings_files=off blink -c blink
Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v
Info: 	Found entity 1: soc_system
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v
Info: 	Found entity 1: altera_reset_controller
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v
Info: 	Found entity 1: altera_reset_synchronizer
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v
Info: 	Found entity 1: soc_system_mm_interconnect_0
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v
Info: 	Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
Info: 	Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv
Info: 	Found entity 1: soc_system_mm_interconnect_0_rsp_mux
Info: Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: 	Found entity 1: altera_merlin_arbitrator
Info: 	Found entity 2: altera_merlin_arb_adder
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv
Info: 	Found entity 1: soc_system_mm_interconnect_0_rsp_demux
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv
Info: 	Found entity 1: soc_system_mm_interconnect_0_cmd_mux
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv
Info: 	Found entity 1: soc_system_mm_interconnect_0_cmd_demux
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv
Info: 	Found entity 1: altera_merlin_traffic_limiter
Info: Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv
Info: 	Found entity 1: altera_merlin_reorder_memory
Info: 	Found entity 2: memory_pointer_controller
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: 	Found entity 1: altera_avalon_sc_fifo
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: 	Found entity 1: altera_avalon_st_pipeline_base
Info: Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope
Info: Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope
Info: Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv
Info: 	Found entity 1: soc_system_mm_interconnect_0_router_001_default_decode
Info: 	Found entity 2: soc_system_mm_interconnect_0_router_001
Info: Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope
Info: Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope
Info: Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv
Info: 	Found entity 1: soc_system_mm_interconnect_0_router_default_decode
Info: 	Found entity 2: soc_system_mm_interconnect_0_router
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv
Info: 	Found entity 1: altera_merlin_slave_agent
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: 	Found entity 1: altera_merlin_burst_uncompressor
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_agent.sv
Info: 	Found entity 1: altera_merlin_master_agent
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv
Info: 	Found entity 1: altera_merlin_slave_translator
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_translator.sv
Info: 	Found entity 1: altera_merlin_master_translator
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sysid_qsys_0.v
Info: 	Found entity 1: soc_system_sysid_qsys_0
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_switch_pio.v
Info: 	Found entity 1: soc_system_switch_pio
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_ocram_64K.v
Info: 	Found entity 1: soc_system_ocram_64K
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_ocram_16b.v
Info: 	Found entity 1: soc_system_ocram_16b
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_master_0.v
Info: 	Found entity 1: soc_system_master_0
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_master_0_p2b_adapter.sv
Info: 	Found entity 1: soc_system_master_0_p2b_adapter
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_master_0_b2p_adapter.sv
Info: 	Found entity 1: soc_system_master_0_b2p_adapter
Info: Found 7 design units, including 7 entities, in source file soc_system/synthesis/submodules/altera_avalon_packets_to_master.v
Info: 	Found entity 1: altera_avalon_packets_to_master
Info: 	Found entity 2: packets_to_fifo
Info: 	Found entity 3: fifo_buffer_single_clock_fifo
Info: 	Found entity 4: fifo_buffer_scfifo_with_controls
Info: 	Found entity 5: fifo_buffer
Info: 	Found entity 6: fifo_to_packet
Info: 	Found entity 7: packets_to_master
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
Info: 	Found entity 1: altera_avalon_st_packets_to_bytes
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
Info: 	Found entity 1: altera_avalon_st_bytes_to_packets
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_master_0_timing_adt.sv
Info: 	Found entity 1: soc_system_master_0_timing_adt
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v
Info: 	Found entity 1: altera_avalon_st_jtag_interface
Info: Found 3 design units, including 3 entities, in source file soc_system/synthesis/submodules/altera_jtag_dc_streaming.v
Info: 	Found entity 1: altera_jtag_control_signal_crosser
Info: 	Found entity 2: altera_jtag_src_crosser
Info: 	Found entity 3: altera_jtag_dc_streaming
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_sld_node.v
Info: 	Found entity 1: altera_jtag_sld_node
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_streaming.v
Info: 	Found entity 1: altera_jtag_streaming
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v
Info: 	Found entity 1: altera_avalon_st_clock_crosser
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v
Info: 	Found entity 1: altera_std_synchronizer_nocut
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v
Info: 	Found entity 1: altera_avalon_st_idle_remover
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v
Info: 	Found entity 1: altera_avalon_st_idle_inserter
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
Info: 	Found entity 1: altera_avalon_st_pipeline_stage
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_led_pio.v
Info: 	Found entity 1: soc_system_led_pio
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_button_pio.v
Info: 	Found entity 1: soc_system_button_pio
Info: Found 1 design units, including 1 entities, in source file blink.v
Info: 	Found entity 1: blink
Info: Elaborating entity "blink" for the top level hierarchy
Info: Elaborating entity "altera_std_synchronizer" for hierarchy "altera_std_synchronizer:power_on_reset_std_sync_inst"
Info: Elaborated megafunction instantiation "altera_std_synchronizer:power_on_reset_std_sync_inst"
Info: Instantiated megafunction "altera_std_synchronizer:power_on_reset_std_sync_inst" with the following parameter:
Info: 	Parameter "depth" = "20"
Info: Elaborating entity "soc_system" for hierarchy "soc_system:u0"
Info: Elaborating entity "soc_system_button_pio" for hierarchy "soc_system:u0|soc_system_button_pio:button_pio"
Info: Elaborating entity "soc_system_led_pio" for hierarchy "soc_system:u0|soc_system_led_pio:led_pio"
Info: Elaborating entity "soc_system_master_0" for hierarchy "soc_system:u0|soc_system_master_0:master_0"
Info: Elaborating entity "altera_avalon_st_jtag_interface" for hierarchy "soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"
Info: Elaborating entity "altera_jtag_sld_node" for hierarchy "soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"
Info: Elaborating entity "sld_virtual_jtag_basic" for hierarchy "soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
Info: Elaborated megafunction instantiation "soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
Info: Instantiated megafunction "soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" with the following parameter:
Info: 	Parameter "sld_mfg_id" = "110"
Info: 	Parameter "sld_type_id" = "132"
Info: 	Parameter "sld_version" = "1"
Info: 	Parameter "sld_auto_instance_index" = "YES"
Info: 	Parameter "sld_instance_index" = "0"
Info: 	Parameter "sld_ir_width" = "3"
Info: 	Parameter "sld_sim_action" = ""
Info: 	Parameter "sld_sim_n_scan" = "0"
Info: 	Parameter "sld_sim_total_length" = "0"
Info: Elaborating entity "sld_virtual_jtag_impl" for hierarchy "soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info: Elaborated megafunction instantiation "soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
Info: Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter"
Info: Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst"
Info: Elaborating entity "altera_jtag_dc_streaming" for hierarchy "soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming"
Info: Elaborating entity "altera_std_synchronizer" for hierarchy "soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
Info: Elaborated megafunction instantiation "soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
Info: Instantiated megafunction "soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" with the following parameter:
Info: 	Parameter "depth" = "3"
Info: Elaborating entity "altera_jtag_streaming" for hierarchy "soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming"
Info: Elaborating entity "altera_std_synchronizer" for hierarchy "soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
Info: Elaborated megafunction instantiation "soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
Info: Instantiated megafunction "soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" with the following parameter:
Info: 	Parameter "depth" = "8"
Info: Elaborating entity "altera_avalon_st_idle_remover" for hierarchy "soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover"
Info: Elaborating entity "altera_avalon_st_idle_inserter" for hierarchy "soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter"
Info: Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser"
Info: Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer"
Info: Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer"
Info: Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage"
Info: Elaborating entity "altera_jtag_src_crosser" for hierarchy "soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser"
Info: Elaborating entity "altera_jtag_control_signal_crosser" for hierarchy "soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser"
Info: Elaborating entity "soc_system_master_0_timing_adt" for hierarchy "soc_system:u0|soc_system_master_0:master_0|soc_system_master_0_timing_adt:timing_adt"
Warning: Verilog HDL or VHDL warning at soc_system_master_0_timing_adt.sv(82): object "in_ready" assigned a value but never read
Info: Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:u0|soc_system_master_0:master_0|altera_avalon_sc_fifo:fifo"
Info: Elaborating entity "altera_avalon_st_bytes_to_packets" for hierarchy "soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p"
Info: Elaborating entity "altera_avalon_st_packets_to_bytes" for hierarchy "soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b"
Info: Elaborating entity "altera_avalon_packets_to_master" for hierarchy "soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto"
Info: Elaborating entity "packets_to_master" for hierarchy "soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m"
Info: Elaborating entity "soc_system_master_0_b2p_adapter" for hierarchy "soc_system:u0|soc_system_master_0:master_0|soc_system_master_0_b2p_adapter:b2p_adapter"
Warning: Verilog HDL or VHDL warning at soc_system_master_0_b2p_adapter.sv(78): object "out_channel" assigned a value but never read
Warning: Verilog HDL assignment warning at soc_system_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)
Info: Elaborating entity "soc_system_master_0_p2b_adapter" for hierarchy "soc_system:u0|soc_system_master_0:master_0|soc_system_master_0_p2b_adapter:p2b_adapter"
Info: Elaborating entity "altera_reset_controller" for hierarchy "soc_system:u0|soc_system_master_0:master_0|altera_reset_controller:rst_controller"
Info: Elaborating entity "altera_reset_synchronizer" for hierarchy "soc_system:u0|soc_system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info: Elaborating entity "altera_reset_synchronizer" for hierarchy "soc_system:u0|soc_system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Info: Elaborating entity "soc_system_ocram_16b" for hierarchy "soc_system:u0|soc_system_ocram_16b:ocram_16b"
Info: Elaborating entity "altsyncram" for hierarchy "soc_system:u0|soc_system_ocram_16b:ocram_16b|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "soc_system:u0|soc_system_ocram_16b:ocram_16b|altsyncram:the_altsyncram"
Info: Instantiated megafunction "soc_system:u0|soc_system_ocram_16b:ocram_16b|altsyncram:the_altsyncram" with the following parameter:
Info: 	Parameter "byte_size" = "8"
Info: 	Parameter "init_file" = "soc_system_ocram_16b.hex"
Info: 	Parameter "lpm_type" = "altsyncram"
Info: 	Parameter "maximum_depth" = "4096"
Info: 	Parameter "numwords_a" = "4096"
Info: 	Parameter "operation_mode" = "SINGLE_PORT"
Info: 	Parameter "outdata_reg_a" = "UNREGISTERED"
Info: 	Parameter "ram_block_type" = "AUTO"
Info: 	Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
Info: 	Parameter "read_during_write_mode_port_a" = "DONT_CARE"
Info: 	Parameter "width_a" = "32"
Info: 	Parameter "width_byteena_a" = "4"
Info: 	Parameter "widthad_a" = "12"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_pum1.tdf
Info: 	Found entity 1: altsyncram_pum1
Info: Elaborating entity "altsyncram_pum1" for hierarchy "soc_system:u0|soc_system_ocram_16b:ocram_16b|altsyncram:the_altsyncram|altsyncram_pum1:auto_generated"
Info: Elaborating entity "soc_system_ocram_64K" for hierarchy "soc_system:u0|soc_system_ocram_64K:ocram_64k"
Info: Elaborating entity "altsyncram" for hierarchy "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram"
Info: Instantiated megafunction "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram" with the following parameter:
Info: 	Parameter "byte_size" = "8"
Info: 	Parameter "init_file" = "soc_system_ocram_64K.hex"
Info: 	Parameter "lpm_type" = "altsyncram"
Info: 	Parameter "maximum_depth" = "16384"
Info: 	Parameter "numwords_a" = "16384"
Info: 	Parameter "operation_mode" = "SINGLE_PORT"
Info: 	Parameter "outdata_reg_a" = "UNREGISTERED"
Info: 	Parameter "ram_block_type" = "AUTO"
Info: 	Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
Info: 	Parameter "read_during_write_mode_port_a" = "DONT_CARE"
Info: 	Parameter "width_a" = "32"
Info: 	Parameter "width_byteena_a" = "4"
Info: 	Parameter "widthad_a" = "14"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_d2n1.tdf
Info: 	Found entity 1: altsyncram_d2n1
Info: Elaborating entity "altsyncram_d2n1" for hierarchy "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
Info: 	Found entity 1: decode_5la
Info: Elaborating entity "decode_5la" for hierarchy "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|decode_5la:decode3"
Info: Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf
Info: 	Found entity 1: mux_2hb
Info: Elaborating entity "mux_2hb" for hierarchy "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|mux_2hb:mux2"
Info: Elaborating entity "soc_system_switch_pio" for hierarchy "soc_system:u0|soc_system_switch_pio:switch_pio"
Info: Elaborating entity "soc_system_sysid_qsys_0" for hierarchy "soc_system:u0|soc_system_sysid_qsys_0:sysid_qsys_0"
Info: Elaborating entity "soc_system_mm_interconnect_0" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0"
Info: Elaborating entity "altera_merlin_master_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator"
Info: Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
Info: Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ocram_64k_s1_translator"
Info: Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ocram_16b_s1_translator"
Info: Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator"
Info: Elaborating entity "altera_merlin_master_agent" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent"
Info: Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
Info: Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor"
Info: Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
Info: Elaborating entity "soc_system_mm_interconnect_0_router" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router"
Info: Elaborating entity "soc_system_mm_interconnect_0_router_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode"
Info: Elaborating entity "soc_system_mm_interconnect_0_router_001" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001"
Info: Elaborating entity "soc_system_mm_interconnect_0_router_001_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001|soc_system_mm_interconnect_0_router_001_default_decode:the_default_decode"
Info: Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter"
Info: Elaborating entity "soc_system_mm_interconnect_0_cmd_demux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux"
Info: Elaborating entity "soc_system_mm_interconnect_0_cmd_mux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux"
Info: Elaborating entity "soc_system_mm_interconnect_0_rsp_demux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux"
Info: Elaborating entity "soc_system_mm_interconnect_0_rsp_mux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux"
Info: Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb"
Info: Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info: Elaborating entity "soc_system_mm_interconnect_0_avalon_st_adapter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter"
Info: Elaborating entity "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0"
Info: Elaborating entity "altera_reset_controller" for hierarchy "soc_system:u0|altera_reset_controller:rst_controller"
Info: Elaborating entity "altera_reset_controller" for hierarchy "soc_system:u0|altera_reset_controller:rst_controller_001"
Info: Starting IP generation for the debug fabric: alt_sld_fab.
Info: 2021.03.15.16:00:16 Progress: Loading sldee078ccc/alt_sld_fab_wrapper_hw.tcl
Info: Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info: Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info: Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info: Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info: Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info: Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info: Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info: Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info: Finished IP generation for the debug fabric: alt_sld_fab.
Info: Found 1 design units, including 1 entities, in source file db/ip/sldee078ccc/alt_sld_fab.v
Info: 	Found entity 1: alt_sld_fab
Info: Found 1 design units, including 1 entities, in source file db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab.v
Info: 	Found entity 1: alt_sld_fab_alt_sld_fab
Info: Found 1 design units, including 1 entities, in source file db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_ident.sv
Info: 	Found entity 1: alt_sld_fab_alt_sld_fab_ident
Info: Found 1 design units, including 1 entities, in source file db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
Info: 	Found entity 1: alt_sld_fab_alt_sld_fab_presplit
Info: Found 2 design units, including 1 entities, in source file db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
Info: 	Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl
Info: 	Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric
Info: Found 1 design units, including 1 entities, in source file db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
Info: 	Found entity 1: alt_sld_fab_alt_sld_fab_splitter
Info: Inferred 1 megafunctions from design logic
Info: 	Inferred altsyncram megafunction from the following design logic: "soc_system:u0|soc_system_master_0:master_0|altera_avalon_sc_fifo:fifo|mem_rtl_0" 
Info: Elaborated megafunction instantiation "soc_system:u0|soc_system_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0"
Info: Instantiated megafunction "soc_system:u0|soc_system_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0" with the following parameter:
Info: 	Parameter "OPERATION_MODE" = "DUAL_PORT"
Info: 	Parameter "WIDTH_A" = "8"
Info: 	Parameter "WIDTHAD_A" = "6"
Info: 	Parameter "NUMWORDS_A" = "64"
Info: 	Parameter "WIDTH_B" = "8"
Info: 	Parameter "WIDTHAD_B" = "6"
Info: 	Parameter "NUMWORDS_B" = "64"
Info: 	Parameter "ADDRESS_ACLR_A" = "NONE"
Info: 	Parameter "OUTDATA_REG_B" = "UNREGISTERED"
Info: 	Parameter "ADDRESS_ACLR_B" = "NONE"
Info: 	Parameter "OUTDATA_ACLR_B" = "NONE"
Info: 	Parameter "ADDRESS_REG_B" = "CLOCK0"
Info: 	Parameter "INDATA_ACLR_A" = "NONE"
Info: 	Parameter "WRCONTROL_ACLR_A" = "NONE"
Info: 	Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf
Info: 	Found entity 1: altsyncram_g0n1
Warning: 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Timing-Driven Synthesis is running on partition "Top"
Info: 67 registers lost all their fanouts during netlist optimizations.
Info: Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info: Generated suppressed messages file /home/khyam/Downloads/qsys/jtag_master/dse/dse1/dse1_base/output_files/blink.map.smsg
Info: Generated JSON formatted report files in /home/khyam/Downloads/qsys/jtag_master/dse/dse1/dse1_base/db/blink.map.json_files/
Info: Generated JSON formatted report files in /home/khyam/Downloads/qsys/jtag_master/dse/dse1/dse1_base/db/blink.flow.json_files/
Info: Generating hard_block partition "hard_block:auto_generated_inst"
Info: 	Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning: Design contains 2 input pin(s) that do not drive logic
Warning: 	No output dependent on input pin "push_button[2]"
Warning: 	No output dependent on input pin "push_button[3]"
Info: Implemented 1244 device resources after synthesis - the final resource count might be different
Info: 	Implemented 11 input pins
Info: 	Implemented 5 output pins
Info: 	Implemented 1123 logic cells
Info: 	Implemented 104 RAM segments
Info: Generated JSON formatted report files in /home/khyam/Downloads/qsys/jtag_master/dse/dse1/dse1_base/db/blink.map.json_files/
Info: Generated JSON formatted report files in /home/khyam/Downloads/qsys/jtag_master/dse/dse1/dse1_base/db/blink.flow.json_files/
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings
Info: 	Peak virtual memory: 1150 megabytes
Info: 	Processing ended: Mon Mar 15 16:00:32 2021
Info: 	Elapsed time: 00:00:34
Info: 	Total CPU time (on all processors): 00:01:00
Info: *******************************************************************
Info: Running Quartus Prime Fitter
Info: 	Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
Info: 	Processing started: Mon Mar 15 16:00:33 2021
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off blink -c blink
Info: qfit2_default_script.tcl version: #1
Info: Project  = blink
Info: Revision = blink
Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Selected device 5CSEMA5F31C6 for design "blink"
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info: Starting Fitter periphery placement operations
Info: Automatically promoted 1 clock (1 global)
Info: 	clk~inputCLKENA0 with 460 fanout uses global clock CLKCTRL_G6
Info: Fitter periphery placement operations ending: elapsed time is 00:00:00
Info: Starting register packing
Info: Evaluating HDL-embedded SDC commands
Info: 	Entity altera_std_synchronizer
Info: 	Entity sld_hub
Info: Reading SDC File: 'soc_system/synthesis/submodules/altera_reset_controller.sdc'
Info: Reading SDC File: 'soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'
Info: Reading SDC File: 'blink.sdc'
Info: Clock uncertainty is not calculated until you update the timing netlist.
Info: Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info: Found 2 clocks
Info: 	  Period   Clock Name
Info: 	======== ============
Info: 	  33.333 altera_reserved_tck
Info: 	  20.000          clk
Info: Finished register packing
Info: Fitter preparation operations ending: elapsed time is 00:00:15
Info: Fitter placement preparation operations beginning
Info: The Fitter is using Advanced Physical Optimization.
Info: Fitter placement preparation operations ending: elapsed time is 00:00:04
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:02
Info: Fitter routing operations beginning
Info: Router estimated average interconnect usage is 0% of the available device resources
Info: 	Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
Info: 	Optimizations that may affect the design's routability were skipped
Info: Fitter routing operations ending: elapsed time is 00:00:05
Info: Total time spent on timing analysis during the Fitter is 3.50 seconds.
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Fitter post-fit operations ending: elapsed time is 00:00:07
Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info: Generated suppressed messages file /home/khyam/Downloads/qsys/jtag_master/dse/dse1/dse1_base/output_files/blink.fit.smsg
Info: Generated JSON formatted report files in /home/khyam/Downloads/qsys/jtag_master/dse/dse1/dse1_base/db/blink.fit.json_files/
Info: Generated JSON formatted report files in /home/khyam/Downloads/qsys/jtag_master/dse/dse1/dse1_base/db/blink.flow.json_files/
Info: Quartus Prime Fitter was successful. 0 errors, 3 warnings
Info: 	Peak virtual memory: 2507 megabytes
Info: 	Processing ended: Mon Mar 15 16:01:31 2021
Info: 	Elapsed time: 00:00:58
Info: 	Total CPU time (on all processors): 00:01:41
Info: *******************************************************************
Info: Running Quartus Prime Assembler
Info: 	Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
Info: 	Processing started: Mon Mar 15 16:01:36 2021
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off blink -c blink
Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info: Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
Info: 	Peak virtual memory: 985 megabytes
Info: 	Processing ended: Mon Mar 15 16:01:45 2021
Info: 	Elapsed time: 00:00:09
Info: 	Total CPU time (on all processors): 00:00:07
Info: Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
Info: 	Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
Info: 	Processing started: Mon Mar 15 16:01:46 2021
Info: Command: quartus_sta blink -c blink
Info: qsta_default_script.tcl version: #1
Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Evaluating HDL-embedded SDC commands
Info: 	Entity altera_std_synchronizer
Info: 	Entity sld_hub
Info: Reading SDC File: 'soc_system/synthesis/submodules/altera_reset_controller.sdc'
Info: Reading SDC File: 'soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'
Info: Reading SDC File: 'blink.sdc'
Info: Clock uncertainty is not calculated until you update the timing netlist.
Info: Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Info: Worst-case setup slack is 6.967
Info: 	    Slack       End Point TNS Clock 
Info: 	========= =================== =====================
Info: 	    6.967               0.000 altera_reserved_tck 
Info: 	   10.723               0.000 clk 
Info: Worst-case hold slack is 0.296
Info: 	    Slack       End Point TNS Clock 
Info: 	========= =================== =====================
Info: 	    0.296               0.000 clk 
Info: 	    0.419               0.000 altera_reserved_tck 
Info: Worst-case recovery slack is 15.009
Info: 	    Slack       End Point TNS Clock 
Info: 	========= =================== =====================
Info: 	   15.009               0.000 clk 
Info: 	   30.370               0.000 altera_reserved_tck 
Info: Worst-case removal slack is 0.791
Info: 	    Slack       End Point TNS Clock 
Info: 	========= =================== =====================
Info: 	    0.791               0.000 clk 
Info: 	    1.054               0.000 altera_reserved_tck 
Info: Worst-case minimum pulse width slack is 8.913
Info: 	    Slack       End Point TNS Clock 
Info: 	========= =================== =====================
Info: 	    8.913               0.000 clk 
Info: 	   15.531               0.000 altera_reserved_tck 
Info: Report Metastability: Found 23 synchronizer chains.
Info: 	Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Info: 	Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Info: 	Number of Synchronizer Chains Found: 23
Info: 	Shortest Synchronizer Chain: 2 Registers
Info: 	Fraction of Chains for which MTBFs Could Not be Calculated: 0.609
Info: 	Worst Case Available Settling Time: 18.504 ns
Info: 	
Info: 	Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
Info: 	  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4
Info: 	Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
Info: 	  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info: Analyzing Slow 1100mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Worst-case setup slack is 7.107
Info: 	    Slack       End Point TNS Clock 
Info: 	========= =================== =====================
Info: 	    7.107               0.000 altera_reserved_tck 
Info: 	   10.937               0.000 clk 
Info: Worst-case hold slack is 0.281
Info: 	    Slack       End Point TNS Clock 
Info: 	========= =================== =====================
Info: 	    0.281               0.000 clk 
Info: 	    0.435               0.000 altera_reserved_tck 
Info: Worst-case recovery slack is 15.237
Info: 	    Slack       End Point TNS Clock 
Info: 	========= =================== =====================
Info: 	   15.237               0.000 clk 
Info: 	   30.495               0.000 altera_reserved_tck 
Info: Worst-case removal slack is 0.750
Info: 	    Slack       End Point TNS Clock 
Info: 	========= =================== =====================
Info: 	    0.750               0.000 clk 
Info: 	    0.998               0.000 altera_reserved_tck 
Info: Worst-case minimum pulse width slack is 8.946
Info: 	    Slack       End Point TNS Clock 
Info: 	========= =================== =====================
Info: 	    8.946               0.000 clk 
Info: 	   15.527               0.000 altera_reserved_tck 
Info: Report Metastability: Found 23 synchronizer chains.
Info: 	Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Info: 	Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Info: 	Number of Synchronizer Chains Found: 23
Info: 	Shortest Synchronizer Chain: 2 Registers
Info: 	Fraction of Chains for which MTBFs Could Not be Calculated: 0.609
Info: 	Worst Case Available Settling Time: 18.617 ns
Info: 	
Info: 	Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
Info: 	  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2
Info: 	Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
Info: 	  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info: Analyzing Fast 1100mV 85C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Worst-case setup slack is 9.024
Info: 	    Slack       End Point TNS Clock 
Info: 	========= =================== =====================
Info: 	    9.024               0.000 altera_reserved_tck 
Info: 	   14.549               0.000 clk 
Info: Worst-case hold slack is 0.157
Info: 	    Slack       End Point TNS Clock 
Info: 	========= =================== =====================
Info: 	    0.157               0.000 altera_reserved_tck 
Info: 	    0.176               0.000 clk 
Info: Worst-case recovery slack is 16.568
Info: 	    Slack       End Point TNS Clock 
Info: 	========= =================== =====================
Info: 	   16.568               0.000 clk 
Info: 	   31.245               0.000 altera_reserved_tck 
Info: Worst-case removal slack is 0.442
Info: 	    Slack       End Point TNS Clock 
Info: 	========= =================== =====================
Info: 	    0.442               0.000 clk 
Info: 	    0.528               0.000 altera_reserved_tck 
Info: Worst-case minimum pulse width slack is 8.502
Info: 	    Slack       End Point TNS Clock 
Info: 	========= =================== =====================
Info: 	    8.502               0.000 clk 
Info: 	   15.446               0.000 altera_reserved_tck 
Info: Report Metastability: Found 23 synchronizer chains.
Info: 	Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Info: 	Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Info: 	Number of Synchronizer Chains Found: 23
Info: 	Shortest Synchronizer Chain: 2 Registers
Info: 	Fraction of Chains for which MTBFs Could Not be Calculated: 0.609
Info: 	Worst Case Available Settling Time: 19.001 ns
Info: 	
Info: 	Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
Info: 	  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4
Info: 	Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
Info: 	  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info: Analyzing Fast 1100mV 0C Model
Info: Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Worst-case setup slack is 9.202
Info: 	    Slack       End Point TNS Clock 
Info: 	========= =================== =====================
Info: 	    9.202               0.000 altera_reserved_tck 
Info: 	   15.054               0.000 clk 
Info: Worst-case hold slack is 0.143
Info: 	    Slack       End Point TNS Clock 
Info: 	========= =================== =====================
Info: 	    0.143               0.000 altera_reserved_tck 
Info: 	    0.151               0.000 clk 
Info: Worst-case recovery slack is 16.981
Info: 	    Slack       End Point TNS Clock 
Info: 	========= =================== =====================
Info: 	   16.981               0.000 clk 
Info: 	   31.454               0.000 altera_reserved_tck 
Info: Worst-case removal slack is 0.402
Info: 	    Slack       End Point TNS Clock 
Info: 	========= =================== =====================
Info: 	    0.402               0.000 clk 
Info: 	    0.469               0.000 altera_reserved_tck 
Info: Worst-case minimum pulse width slack is 8.456
Info: 	    Slack       End Point TNS Clock 
Info: 	========= =================== =====================
Info: 	    8.456               0.000 clk 
Info: 	   15.432               0.000 altera_reserved_tck 
Info: Report Metastability: Found 23 synchronizer chains.
Info: 	Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Info: 	Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Info: 	Number of Synchronizer Chains Found: 23
Info: 	Shortest Synchronizer Chain: 2 Registers
Info: 	Fraction of Chains for which MTBFs Could Not be Calculated: 0.609
Info: 	Worst Case Available Settling Time: 19.129 ns
Info: 	
Info: 	Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
Info: 	  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2
Info: 	Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
Info: 	  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info: Design is fully constrained for setup requirements
Info: Design is fully constrained for hold requirements
Info: Generated JSON formatted report files in /home/khyam/Downloads/qsys/jtag_master/dse/dse1/dse1_base/db/blink.sta.json_files/
Info: Generated JSON formatted report files in /home/khyam/Downloads/qsys/jtag_master/dse/dse1/dse1_base/db/blink.flow.json_files/
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
Info: 	Peak virtual memory: 1265 megabytes
Info: 	Processing ended: Mon Mar 15 16:01:53 2021
Info: 	Elapsed time: 00:00:07
Info: 	Total CPU time (on all processors): 00:00:11
Info: Generated JSON formatted report files in /home/khyam/Downloads/qsys/jtag_master/dse/dse1/dse1_base/db/blink.sta.json_files/
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
Info: 	Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
Info: 	Processing started: Mon Mar 15 16:01:55 2021
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off blink -c blink
Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Warning: Generated the EDA functional simulation netlist because it is the only supported netlist type for this device.
Info: Generated file blink.vo in folder "/home/khyam/Downloads/qsys/jtag_master/dse/dse1/dse1_base/simulation/modelsim/" for EDA simulation tool
Info: Generated JSON formatted report files in /home/khyam/Downloads/qsys/jtag_master/dse/dse1/dse1_base/db/blink.eda.json_files/
Info: Generated JSON formatted report files in /home/khyam/Downloads/qsys/jtag_master/dse/dse1/dse1_base/db/blink.flow.json_files/
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings
Info: 	Peak virtual memory: 1173 megabytes
Info: 	Processing ended: Mon Mar 15 16:01:57 2021
Info: 	Elapsed time: 00:00:02
Info: 	Total CPU time (on all processors): 00:00:03
Info: Quartus Prime Full Compilation was successful. 0 errors, 15 warnings
Info: Evaluation of Tcl script /tools/intelfpga_18.1/quartus/common/tcl/internal/qsh_flow.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 15 warnings
Info: 	Peak virtual memory: 792 megabytes
Info: 	Processing ended: Mon Mar 15 16:01:58 2021
Info: 	Elapsed time: 00:02:03
Info: 	Total CPU time (on all processors): 00:03:05
Info: Compilation finished. 318 msgs
Info: Processing keep results option: all
Info: Completed exploration. Results: 1 passed; 0 failed.
Info: Processing ended: Mon Mar 15 16:02:28 2021
Info: Elapsed time: 0:02:41

