# riscv-singlecycle
Design and Verify Base 32I RISCV Processor
Design - System Verilog
Verification - PyUVM