<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_processing_system7_0_0_synth_1" LaunchDir="C:/eFPGA/OPDRACHT_2/2/EX_2_MATRIX/EX_2_MATRIX.runs/design_1_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_clk_wiz_0_0_synth_1" LaunchDir="C:/eFPGA/OPDRACHT_2/2/EX_2_MATRIX/EX_2_MATRIX.runs/design_1_clk_wiz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_IP_MATRIX_0_0_synth_1" LaunchDir="C:/eFPGA/OPDRACHT_2/2/EX_2_MATRIX/EX_2_MATRIX.runs/design_1_IP_MATRIX_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_rst_ps7_0_50M_0_synth_1" LaunchDir="C:/eFPGA/OPDRACHT_2/2/EX_2_MATRIX/EX_2_MATRIX.runs/design_1_rst_ps7_0_50M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_vhdlnoclk_0_0_synth_1" LaunchDir="C:/eFPGA/OPDRACHT_2/2/EX_2_MATRIX/EX_2_MATRIX.runs/design_1_vhdlnoclk_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_0_synth_1" LaunchDir="C:/eFPGA/OPDRACHT_2/2/EX_2_MATRIX/EX_2_MATRIX.runs/design_1_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/eFPGA/OPDRACHT_2/2/EX_2_MATRIX/EX_2_MATRIX.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_processing_system7_0_0_synth_1"/>
		<Parent Id="design_1_clk_wiz_0_0_synth_1"/>
		<Parent Id="design_1_IP_MATRIX_0_0_synth_1"/>
		<Parent Id="design_1_rst_ps7_0_50M_0_synth_1"/>
		<Parent Id="design_1_vhdlnoclk_0_0_synth_1"/>
		<Parent Id="design_1_auto_pc_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

