# Digital-Logic-Simulation
Digital Logic Simulation is a tool for simulating basic behaviour of digital logic circuits, truth tables and minimization of boolean expressions.
