
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001494                       # Number of seconds simulated
sim_ticks                                  1493831000                       # Number of ticks simulated
final_tick                                 1493831000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 112227                       # Simulator instruction rate (inst/s)
host_op_rate                                   112820                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                4508352                       # Simulator tick rate (ticks/s)
host_mem_usage                                 741156                       # Number of bytes of host memory used
host_seconds                                   331.35                       # Real time elapsed on the host
sim_insts                                    37186026                       # Number of instructions simulated
sim_ops                                      37382563                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst         31872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data        289856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data          9088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst           192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data          8576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data          8512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data          8448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data          8448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data          8448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data          8512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst           192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data          8512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data          8576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data          8448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst           192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data          8512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data          8448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data          8512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data          8448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data          8704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             452544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst        31872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst         1152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         1216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            1216                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst            498                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data           4529                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data            142                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst              3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data            134                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data            133                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data            132                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data            132                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data            132                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data            133                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst              3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data            133                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data            134                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data            132                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst              3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data            133                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data            132                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data            133                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data            132                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data            136                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7071                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            19                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 19                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst         21335747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        194035336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst           771172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data          6083687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst           128529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data          5740944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst           214214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data          5698101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst            42843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data          5655258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst            85686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data          5655258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data          5655258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst            85686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data          5698101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst           128529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data          5698101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data          5740944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data          5655258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst           128529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data          5698101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst            85686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data          5655258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data          5698101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data          5655258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst            85686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data          5826630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             302941899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst     21335747                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst       771172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst       128529                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst       214214                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst        42843                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst        85686                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst        85686                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst       128529                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst       128529                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst        85686                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst        85686                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         23092304                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          814014                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               814014                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          814014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst        21335747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       194035336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst          771172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data         6083687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst          128529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data         5740944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst          214214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data         5698101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst           42843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data         5655258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst           85686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data         5655258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data         5655258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst           85686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data         5698101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst          128529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data         5698101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data         5740944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data         5655258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst          128529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data         5698101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst           85686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data         5655258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data         5698101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data         5655258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst           85686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data         5826630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            303755913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        7071                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         19                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7071                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       19                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 451584                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  452544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 1216                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     15                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            9                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1493791000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7071                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   19                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3627                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      93                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2585                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    174.025532                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    91.623407                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   291.702658                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2173     84.06%     84.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           70      2.71%     86.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           35      1.35%     88.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           15      0.58%     88.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           12      0.46%     89.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           16      0.62%     89.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      0.27%     90.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      0.27%     90.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          250      9.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2585                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     76313000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               208613000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   35280000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10815.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29565.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       302.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    302.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.45                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      10.80                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4460                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     210689.84                       # Average gap between requests
system.mem_ctrls.pageHitRate                    63.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 10515960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  5737875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                29647800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             97134960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            567136035                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            394972500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             1105145130                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            742.987800                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    652534750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      49660000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     785252750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  8973720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  4896375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                24983400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             97134960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            488790675                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            463688250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             1088467380                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            731.782133                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    771634750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      49660000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     670475750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu00.branchPred.lookups                177874                       # Number of BP lookups
system.cpu00.branchPred.condPredicted          175470                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            2242                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups             175417                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                172208                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           98.170645                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                   943                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               12                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.workload.num_syscalls               6070                       # Number of system calls
system.cpu00.numCycles                        2987663                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles           324372                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                      2412643                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                    177874                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches           173151                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                     2619993                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                  4669                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.cpu00.fetch.CacheLines                  310074                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                 677                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples          2946704                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            0.821818                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.081987                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                2462183     83.56%     83.56% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                  48513      1.65%     85.20% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                  58854      2.00%     87.20% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                  35378      1.20%     88.40% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                  58518      1.99%     90.39% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                  39722      1.35%     91.74% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                  60108      2.04%     93.78% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                 111454      3.78%     97.56% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                  71974      2.44%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total            2946704                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.059536                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      0.807535                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                 123687                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles             2511148                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                   68532                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles              241311                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                 2026                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved                993                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                 325                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts              2367047                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                1127                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                 2026                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                 182366                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles               1355548                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles        15860                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                  220053                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles             1170851                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts              2358808                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                  18                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents               851988                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                31373                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               256459                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands           2983988                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups            11579257                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups        3884442                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups              22                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps             2954350                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  29638                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts              158                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts          158                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                 1445188                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads             535912                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores             74684                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads            2580                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores            541                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                  2349396                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded               297                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                 4106189                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            1015                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined         17932                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        48972                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved           79                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples      2946704                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       1.393485                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.616032                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0           1299394     44.10%     44.10% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1            692365     23.50%     67.59% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2            143807      4.88%     72.47% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3            118342      4.02%     76.49% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4            692796     23.51%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total       2946704                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                  276    100.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu             1306329     31.81%     31.81% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult             426414     10.38%     42.20% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     42.20% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd                 0      0.00%     42.20% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 0      0.00%     42.20% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     42.20% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult                0      0.00%     42.20% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     42.20% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     42.20% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     42.20% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     42.20% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     42.20% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     42.20% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     42.20% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     42.20% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     42.20% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     42.20% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     42.20% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     42.20% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     42.20% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     42.20% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     42.20% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     42.20% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     42.20% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     42.20% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            3      0.00%     42.20% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     42.20% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.20% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     42.20% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead            2299811     56.01%     98.21% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite             73632      1.79%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total              4106189                       # Type of FU issued
system.cpu00.iq.rate                         1.374382                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                       276                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.000067                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads         11160317                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes         2367668                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses      2337700                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads                56                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes               28                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses              4106437                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                    28                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads            132                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads         3846                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation           73                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores         1635                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads          125                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked      1767250                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                 2026                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                634674                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles               55318                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts           2349700                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts            2169                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts              535912                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts              74684                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts              148                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                16302                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents                1723                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents           73                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect         1412                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect          588                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               2000                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts             4104011                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts             2299141                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            2178                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                           7                       # number of nop insts executed
system.cpu00.iew.exec_refs                    2372648                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                 169736                       # Number of branches executed
system.cpu00.iew.exec_stores                    73507                       # Number of stores executed
system.cpu00.iew.exec_rate                   1.373653                       # Inst execution rate
system.cpu00.iew.wb_sent                      2337997                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                     2337728                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                 1651280                       # num instructions producing a value
system.cpu00.iew.wb_consumers                 2437628                       # num instructions consuming a value
system.cpu00.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu00.iew.wb_rate                     0.782460                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.677413                       # average fanout of values written-back
system.cpu00.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu00.commit.commitSquashedInsts         17956                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls           218                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            1934                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples      2942989                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     0.792310                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     1.530879                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0      1996660     67.84%     67.84% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1       367397     12.48%     80.33% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2       259711      8.82%     89.15% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3       135722      4.61%     93.76% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4         7052      0.24%     94.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5       116500      3.96%     97.96% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6        21287      0.72%     98.69% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7         9934      0.34%     99.02% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8        28726      0.98%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total      2942989                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts            2326465                       # Number of instructions committed
system.cpu00.commit.committedOps              2331761                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                       605115                       # Number of memory references committed
system.cpu00.commit.loads                      532066                       # Number of loads committed
system.cpu00.commit.membars                       114                       # Number of memory barriers committed
system.cpu00.commit.branches                   168824                       # Number of branches committed
system.cpu00.commit.fp_insts                       28                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                 2163549                       # Number of committed integer instructions.
system.cpu00.commit.function_calls                345                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu        1300616     55.78%     55.78% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult        426027     18.27%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            3      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead        532066     22.82%     96.87% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite        73049      3.13%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total         2331761                       # Class of committed instruction
system.cpu00.commit.bw_lim_events               28726                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                    5263355                       # The number of ROB reads
system.cpu00.rob.rob_writes                   4703158                       # The number of ROB writes
system.cpu00.timesIdled                           418                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                         40959                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.committedInsts                   2326465                       # Number of Instructions Simulated
system.cpu00.committedOps                     2331761                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             1.284207                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       1.284207                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.778691                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.778691                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                5997985                       # number of integer regfile reads
system.cpu00.int_regfile_writes               2058107                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                    2422                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                      6                       # number of floating regfile writes
system.cpu00.cc_regfile_reads                13911465                       # number of cc regfile reads
system.cpu00.cc_regfile_writes                 902868                       # number of cc regfile writes
system.cpu00.misc_regfile_reads                623975                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                  112                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements          137006                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         995.816302                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs            270219                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs          138030                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs            1.957683                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        71980250                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   995.816302                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.972477                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.972477                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0          238                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1          786                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses         1350935                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses        1350935                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data       266563                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        266563                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data         3535                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total         3535                       # number of WriteReq hits
system.cpu00.dcache.SoftPFReq_hits::cpu00.data            5                       # number of SoftPFReq hits
system.cpu00.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data           49                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total           49                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data           52                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data       270098                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total         270098                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data       270103                       # number of overall hits
system.cpu00.dcache.overall_hits::total        270103                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data       266831                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total       266831                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        69400                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        69400                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data            5                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data            2                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data       336231                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total       336231                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data       336231                       # number of overall misses
system.cpu00.dcache.overall_misses::total       336231                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data   8818653599                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total   8818653599                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data   4801607510                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total   4801607510                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data       193000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total       193000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data         8000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data  13620261109                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total  13620261109                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data  13620261109                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total  13620261109                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data       533394                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total       533394                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data        72935                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total        72935                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::cpu00.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data       606329                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       606329                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data       606334                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       606334                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.500251                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.500251                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.951532                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.951532                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.092593                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.092593                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.037037                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.037037                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.554536                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.554536                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.554531                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.554531                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 33049.584190                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 33049.584190                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 69187.428098                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 69187.428098                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data        38600                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total        38600                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data         4000                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 40508.641705                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 40508.641705                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 40508.641705                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 40508.641705                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs      2008842                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs          129074                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    15.563491                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks        34767                       # number of writebacks
system.cpu00.dcache.writebacks::total           34767                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data       134111                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total       134111                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        64067                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        64067                       # number of WriteReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data       198178                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total       198178                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data       198178                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total       198178                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data       132720                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total       132720                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data         5333                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total         5333                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data            5                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data            2                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data       138053                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total       138053                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data       138053                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total       138053                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data   4792711286                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total   4792711286                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data    370110666                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total    370110666                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data       184500                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total       184500                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data   5162821952                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total   5162821952                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data   5162821952                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total   5162821952                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.248822                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.248822                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.073120                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.073120                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.092593                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.092593                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.227687                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.227687                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.227685                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.227685                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 36111.447303                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 36111.447303                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 69400.087380                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 69400.087380                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data        36900                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total        36900                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data         2500                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 37397.390509                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 37397.390509                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 37397.390509                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 37397.390509                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements             236                       # number of replacements
system.cpu00.icache.tags.tagsinuse         348.284064                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            309267                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             616                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs          502.056818                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   348.284064                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.680242                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.680242                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          380                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3          319                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          620764                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         620764                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst       309267                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        309267                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst       309267                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         309267                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst       309267                       # number of overall hits
system.cpu00.icache.overall_hits::total        309267                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst          807                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          807                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst          807                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          807                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst          807                       # number of overall misses
system.cpu00.icache.overall_misses::total          807                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst     52321735                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total     52321735                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst     52321735                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total     52321735                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst     52321735                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total     52321735                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst       310074                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       310074                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst       310074                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       310074                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst       310074                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       310074                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.002603                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.002603                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.002603                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.002603                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.002603                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.002603                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 64834.863693                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 64834.863693                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 64834.863693                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 64834.863693                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 64834.863693                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 64834.863693                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs          222                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          111                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst          189                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total          189                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst          189                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total          189                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst          189                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total          189                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst          618                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total          618                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst          618                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total          618                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst          618                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total          618                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst     40944015                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total     40944015                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst     40944015                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total     40944015                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst     40944015                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total     40944015                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.001993                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.001993                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.001993                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.001993                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.001993                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.001993                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 66252.451456                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 66252.451456                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 66252.451456                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 66252.451456                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 66252.451456                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 66252.451456                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                237453                       # Number of BP lookups
system.cpu01.branchPred.condPredicted          233444                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect            1560                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups             190509                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                187576                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           98.460440                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                  2131                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu01.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.numCycles                        2587483                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles           281019                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                      2445917                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                    237453                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches           189707                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                     2301432                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                  3963                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu01.fetch.CacheLines                  278538                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                  77                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples          2584439                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            0.953709                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           2.262183                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                2109343     81.62%     81.62% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                  55699      2.16%     83.77% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                  42223      1.63%     85.41% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                  37169      1.44%     86.84% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                  41996      1.62%     88.47% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                  42858      1.66%     90.13% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                  49654      1.92%     92.05% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                 111024      4.30%     96.34% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                  94473      3.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total            2584439                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.091770                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      0.945288                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                 105416                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles             2173209                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                   31695                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles              272167                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                 1952                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved               1791                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts              2393794                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                 124                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                 1952                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                 168697                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles               1211870                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles        16332                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                  204958                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles              980630                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts              2382532                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                  10                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents               925316                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                12324                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.RenamedOperands           3350591                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups            11721443                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups        3839190                       # Number of integer rename lookups
system.cpu01.rename.CommittedMaps             3288331                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                  62249                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts              445                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts          446                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                 1567826                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads             582703                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores             11063                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads            5900                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores           5016                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                  2374625                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded               873                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                 4174870                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued            2284                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined         29519                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined       103689                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved           28                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples      2584439                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       1.615387                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      1.640013                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0            892230     34.52%     34.52% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1            761232     29.45%     63.98% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2            105137      4.07%     68.05% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3             99996      3.87%     71.91% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4            725844     28.09%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total       2584439                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                   50    100.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu             1370375     32.82%     32.82% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult             393220      9.42%     42.24% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     42.24% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd                 0      0.00%     42.24% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     42.24% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     42.24% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult                0      0.00%     42.24% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     42.24% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     42.24% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     42.24% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     42.24% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     42.24% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     42.24% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     42.24% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     42.24% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     42.24% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     42.24% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     42.24% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     42.24% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     42.24% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     42.24% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     42.24% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     42.24% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     42.24% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     42.24% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     42.24% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     42.24% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.24% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     42.24% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead            2400510     57.50%     99.74% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite             10765      0.26%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total              4174870                       # Type of FU issued
system.cpu01.iq.rate                         1.613487                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                        50                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.000012                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads         10936509                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes         2405032                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses      2353570                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses              4174920                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads             20                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads         3937                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores          457                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads          425                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked      1821572                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                 1952                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                409760                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles               34193                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts           2375501                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts            1223                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts              582703                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts              11063                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts              430                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                12609                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                1192                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect         1454                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect           83                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts               1537                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts             4174283                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts             2400049                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts             583                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                           3                       # number of nop insts executed
system.cpu01.iew.exec_refs                    2410779                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                 220830                       # Number of branches executed
system.cpu01.iew.exec_stores                    10730                       # Number of stores executed
system.cpu01.iew.exec_rate                   1.613260                       # Inst execution rate
system.cpu01.iew.wb_sent                      2354008                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                     2353570                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                 1658551                       # num instructions producing a value
system.cpu01.iew.wb_consumers                 2482166                       # num instructions consuming a value
system.cpu01.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu01.iew.wb_rate                     0.909598                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.668187                       # average fanout of values written-back
system.cpu01.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu01.commit.commitSquashedInsts         29457                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls           845                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts            1531                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples      2579352                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     0.909523                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     1.595143                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0      1593783     61.79%     61.79% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1       420301     16.29%     78.08% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2       252189      9.78%     87.86% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3       129970      5.04%     92.90% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4         5660      0.22%     93.12% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5       134738      5.22%     98.34% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6         2476      0.10%     98.44% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7         1676      0.06%     98.51% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8        38559      1.49%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total      2579352                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts            2332914                       # Number of instructions committed
system.cpu01.commit.committedOps              2345979                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                       589372                       # Number of memory references committed
system.cpu01.commit.loads                      578766                       # Number of loads committed
system.cpu01.commit.membars                       422                       # Number of memory barriers committed
system.cpu01.commit.branches                   219453                       # Number of branches committed
system.cpu01.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                 2128604                       # Number of committed integer instructions.
system.cpu01.commit.function_calls               1250                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu        1363388     58.12%     58.12% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult        393219     16.76%     74.88% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     74.88% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd            0      0.00%     74.88% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     74.88% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     74.88% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult            0      0.00%     74.88% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     74.88% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     74.88% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     74.88% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     74.88% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     74.88% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     74.88% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     74.88% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     74.88% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     74.88% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     74.88% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     74.88% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     74.88% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     74.88% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     74.88% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     74.88% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     74.88% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     74.88% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     74.88% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     74.88% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     74.88% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.88% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.88% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead        578766     24.67%     99.55% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite        10606      0.45%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total         2345979                       # Class of committed instruction
system.cpu01.commit.bw_lim_events               38559                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                    4910873                       # The number of ROB reads
system.cpu01.rob.rob_writes                   4756025                       # The number of ROB writes
system.cpu01.timesIdled                            30                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                          3044                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     400179                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                   2332914                       # Number of Instructions Simulated
system.cpu01.committedOps                     2345979                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             1.109121                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       1.109121                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             0.901615                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       0.901615                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                6006906                       # number of integer regfile reads
system.cpu01.int_regfile_writes               1997602                       # number of integer regfile writes
system.cpu01.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu01.cc_regfile_reads                14262177                       # number of cc regfile reads
system.cpu01.cc_regfile_writes                1305468                       # number of cc regfile writes
system.cpu01.misc_regfile_reads                613409                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements          132405                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         835.869117                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs            319876                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs          133427                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs            2.397386                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle       351426500                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   835.869117                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.816278                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.816278                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1          385                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2          634                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses         1314353                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses        1314353                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data       311344                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total        311344                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data         8525                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         8525                       # number of WriteReq hits
system.cpu01.dcache.SoftPFReq_hits::cpu01.data            2                       # number of SoftPFReq hits
system.cpu01.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu01.dcache.demand_hits::cpu01.data       319869                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total         319869                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data       319871                       # number of overall hits
system.cpu01.dcache.overall_hits::total        319871                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data       268497                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total       268497                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data         2067                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total         2067                       # number of WriteReq misses
system.cpu01.dcache.SoftPFReq_misses::cpu01.data            3                       # number of SoftPFReq misses
system.cpu01.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data           12                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data            4                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data       270564                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total       270564                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data       270567                       # number of overall misses
system.cpu01.dcache.overall_misses::total       270567                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data   8743842254                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total   8743842254                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data    117940076                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total    117940076                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data       102999                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total       102999                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data        17000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total        17000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data   8861782330                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total   8861782330                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data   8861782330                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total   8861782330                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data       579841                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total       579841                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data        10592                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total        10592                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::cpu01.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data       590433                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total       590433                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data       590438                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total       590438                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.463053                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.463053                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.195147                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.195147                       # miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::cpu01.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data            1                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.458247                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.458247                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.458248                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.458248                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 32565.884364                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 32565.884364                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 57058.575714                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 57058.575714                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data  8583.250000                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total  8583.250000                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data         4250                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total         4250                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 32752.998662                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 32752.998662                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 32752.635502                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 32752.635502                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs      2140829                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets          215                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs          132575                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    16.148060                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets   107.500000                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks         6124                       # number of writebacks
system.cpu01.dcache.writebacks::total            6124                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data       136097                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total       136097                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data         1036                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total         1036                       # number of WriteReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data       137133                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total       137133                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data       137133                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total       137133                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data       132400                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total       132400                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data         1031                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total         1031                       # number of WriteReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::cpu01.data            2                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data           12                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data       133431                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total       133431                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data       133433                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total       133433                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data   4695315105                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total   4695315105                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data     60930429                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total     60930429                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::cpu01.data        14000                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::total        14000                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data        84001                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total        84001                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data        12500                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total        12500                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data         4000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total         4000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data   4756245534                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total   4756245534                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data   4756259534                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total   4756259534                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.228338                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.228338                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.097338                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.097338                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::cpu01.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.225988                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.225988                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.225990                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.225990                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 35463.105023                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 35463.105023                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 59098.379243                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 59098.379243                       # average WriteReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::cpu01.data         7000                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::total         7000                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data  7000.083333                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7000.083333                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data         3125                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total         3125                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 35645.731007                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 35645.731007                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 35645.301642                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 35645.301642                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse          41.728689                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs            278462                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs         5062.945455                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst    41.728689                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.081501                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.081501                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses          557131                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses         557131                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst       278462                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total        278462                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst       278462                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total         278462                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst       278462                       # number of overall hits
system.cpu01.icache.overall_hits::total        278462                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst           76                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst           76                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total           76                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst           76                       # number of overall misses
system.cpu01.icache.overall_misses::total           76                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst      6710693                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total      6710693                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst      6710693                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total      6710693                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst      6710693                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total      6710693                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst       278538                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total       278538                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst       278538                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total       278538                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst       278538                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total       278538                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.000273                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.000273                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.000273                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.000273                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.000273                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.000273                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 88298.592105                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 88298.592105                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 88298.592105                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 88298.592105                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 88298.592105                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 88298.592105                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst           21                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst           21                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst           21                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst           55                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst           55                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst           55                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst      3985055                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total      3985055                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst      3985055                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total      3985055                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst      3985055                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total      3985055                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.000197                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.000197                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.000197                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.000197                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.000197                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.000197                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 72455.545455                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 72455.545455                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 72455.545455                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 72455.545455                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 72455.545455                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 72455.545455                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                237521                       # Number of BP lookups
system.cpu02.branchPred.condPredicted          233532                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect            1547                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups             235308                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                187598                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           79.724446                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                  2124                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu02.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.numCycles                        2586875                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles           280880                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                      2446065                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                    237521                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches           189722                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                     2301598                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                  3939                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu02.fetch.CacheLines                  278507                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                  67                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples          2584454                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            0.953718                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           2.262417                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                2109432     81.62%     81.62% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                  55769      2.16%     83.78% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                  42106      1.63%     85.41% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                  37172      1.44%     86.85% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                  41896      1.62%     88.47% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                  42862      1.66%     90.12% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                  49575      1.92%     92.04% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                 111137      4.30%     96.34% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                  94505      3.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total            2584454                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.091818                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      0.945568                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                 105408                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles             2173241                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                   31624                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles              272240                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                 1941                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved               1781                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts              2393854                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                 102                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                 1941                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                 168586                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles               1212102                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles        16922                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                  204919                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles              979984                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts              2382616                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                   8                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents               925240                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents                11635                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.RenamedOperands           3350972                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups            11721898                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups        3839362                       # Number of integer rename lookups
system.cpu02.rename.CommittedMaps             3288997                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                  61971                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts              445                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts          450                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                 1568589                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads             582724                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores             11027                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads            5901                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores           4988                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                  2374836                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded               870                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                 4175529                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued            2293                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined         29368                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined       103499                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved           24                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples      2584454                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       1.615633                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      1.640353                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0            892708     34.54%     34.54% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1            760275     29.42%     63.96% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2            105428      4.08%     68.04% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3             99774      3.86%     71.90% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4            726269     28.10%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total       2584454                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                   40    100.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu             1370599     32.82%     32.82% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult             393220      9.42%     42.24% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     42.24% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd                 0      0.00%     42.24% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     42.24% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     42.24% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult                0      0.00%     42.24% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     42.24% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     42.24% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     42.24% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     42.24% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     42.24% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     42.24% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     42.24% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     42.24% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     42.24% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     42.24% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     42.24% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     42.24% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     42.24% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     42.24% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     42.24% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     42.24% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     42.24% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     42.24% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     42.24% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     42.24% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.24% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     42.24% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead            2400943     57.50%     99.74% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite             10767      0.26%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total              4175529                       # Type of FU issued
system.cpu02.iq.rate                         1.614121                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                        40                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.000010                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads         10937841                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes         2405089                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses      2353824                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses              4175569                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads             18                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads         3916                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores          412                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads          422                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked      1822008                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                 1941                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                409804                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles               33999                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts           2375709                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts            1243                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts              582724                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts              11027                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts              433                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                12751                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                 831                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect         1449                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect           71                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts               1520                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts             4174947                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts             2400478                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts             578                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                           3                       # number of nop insts executed
system.cpu02.iew.exec_refs                    2411212                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                 220877                       # Number of branches executed
system.cpu02.iew.exec_stores                    10734                       # Number of stores executed
system.cpu02.iew.exec_rate                   1.613896                       # Inst execution rate
system.cpu02.iew.wb_sent                      2354261                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                     2353824                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                 1658694                       # num instructions producing a value
system.cpu02.iew.wb_consumers                 2482518                       # num instructions consuming a value
system.cpu02.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu02.iew.wb_rate                     0.909910                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.668150                       # average fanout of values written-back
system.cpu02.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu02.commit.commitSquashedInsts         29311                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls           846                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts            1519                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples      2579397                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     0.909646                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     1.594924                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0      1593653     61.78%     61.78% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1       420331     16.30%     78.08% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2       252174      9.78%     87.86% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3       130036      5.04%     92.90% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4         5668      0.22%     93.12% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5       134902      5.23%     98.35% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6         2541      0.10%     98.45% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7         1613      0.06%     98.51% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8        38479      1.49%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total      2579397                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts            2333262                       # Number of instructions committed
system.cpu02.commit.committedOps              2346338                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                       589423                       # Number of memory references committed
system.cpu02.commit.loads                      578808                       # Number of loads committed
system.cpu02.commit.membars                       421                       # Number of memory barriers committed
system.cpu02.commit.branches                   219539                       # Number of branches committed
system.cpu02.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                 2128880                       # Number of committed integer instructions.
system.cpu02.commit.function_calls               1251                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu        1363696     58.12%     58.12% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult        393219     16.76%     74.88% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     74.88% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd            0      0.00%     74.88% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     74.88% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     74.88% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult            0      0.00%     74.88% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     74.88% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     74.88% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     74.88% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     74.88% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     74.88% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     74.88% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     74.88% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     74.88% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     74.88% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     74.88% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     74.88% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     74.88% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     74.88% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     74.88% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     74.88% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     74.88% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     74.88% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     74.88% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     74.88% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     74.88% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.88% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.88% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead        578808     24.67%     99.55% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite        10615      0.45%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total         2346338                       # Class of committed instruction
system.cpu02.commit.bw_lim_events               38479                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                    4911198                       # The number of ROB reads
system.cpu02.rob.rob_writes                   4756426                       # The number of ROB writes
system.cpu02.timesIdled                            26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          2421                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                     400787                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                   2333262                       # Number of Instructions Simulated
system.cpu02.committedOps                     2346338                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             1.108695                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       1.108695                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             0.901962                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       0.901962                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                6007612                       # number of integer regfile reads
system.cpu02.int_regfile_writes               1997717                       # number of integer regfile writes
system.cpu02.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu02.cc_regfile_reads                14264226                       # number of cc regfile reads
system.cpu02.cc_regfile_writes                1305851                       # number of cc regfile writes
system.cpu02.misc_regfile_reads                613427                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   54                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements          132405                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         835.853497                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs            319917                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs          133427                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs            2.397693                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle       351019000                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data   835.853497                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.816263                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.816263                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1          385                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2          634                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses         1314416                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses        1314416                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data       311380                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total        311380                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data         8530                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total         8530                       # number of WriteReq hits
system.cpu02.dcache.SoftPFReq_hits::cpu02.data            2                       # number of SoftPFReq hits
system.cpu02.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data            2                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu02.dcache.demand_hits::cpu02.data       319910                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total         319910                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data       319912                       # number of overall hits
system.cpu02.dcache.overall_hits::total        319912                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data       268482                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total       268482                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data         2070                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total         2070                       # number of WriteReq misses
system.cpu02.dcache.SoftPFReq_misses::cpu02.data            3                       # number of SoftPFReq misses
system.cpu02.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data           11                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data            5                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data       270552                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total       270552                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data       270555                       # number of overall misses
system.cpu02.dcache.overall_misses::total       270555                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data   8741363349                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total   8741363349                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data    120505548                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total    120505548                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data       124500                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total       124500                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data        22500                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total        22500                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data        53999                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::total        53999                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data   8861868897                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total   8861868897                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data   8861868897                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total   8861868897                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data       579862                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total       579862                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data        10600                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total        10600                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::cpu02.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data       590462                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total       590462                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data       590467                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total       590467                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.463010                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.463010                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.195283                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.195283                       # miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::cpu02.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.846154                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.846154                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.458204                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.458204                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.458205                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.458205                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 32558.470769                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 32558.470769                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 58215.240580                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 58215.240580                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data 11318.181818                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total 11318.181818                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data         4500                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total         4500                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 32754.771345                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 32754.771345                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 32754.408150                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 32754.408150                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs      2141533                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          271                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs          132593                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    16.151177                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          271                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks         6133                       # number of writebacks
system.cpu02.dcache.writebacks::total            6133                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data       136081                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total       136081                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data         1039                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total         1039                       # number of WriteReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data       137120                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total       137120                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data       137120                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total       137120                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data       132401                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total       132401                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data         1031                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total         1031                       # number of WriteReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::cpu02.data            2                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data           11                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data            5                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data       133432                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total       133432                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data       133434                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total       133434                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data   4694631288                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total   4694631288                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data     62192413                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total     62192413                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::cpu02.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data       108000                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total       108000                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data        18000                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total        18000                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data        50001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total        50001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data   4756823701                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total   4756823701                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data   4756828701                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total   4756828701                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.228332                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.228332                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.097264                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.097264                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::cpu02.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.846154                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.846154                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.225979                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.225979                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.225980                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.225980                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 35457.672434                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 35457.672434                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 60322.418041                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 60322.418041                       # average WriteReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::cpu02.data         2500                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data  9818.181818                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9818.181818                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data         3600                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total         3600                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 35649.796908                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 35649.796908                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 35649.300036                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 35649.300036                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements               0                       # number of replacements
system.cpu02.icache.tags.tagsinuse          41.650835                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs            278434                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs         5354.500000                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst    41.650835                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.081349                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.081349                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses          557066                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses         557066                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst       278434                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total        278434                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst       278434                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total         278434                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst       278434                       # number of overall hits
system.cpu02.icache.overall_hits::total        278434                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst           73                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst           73                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total           73                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst           73                       # number of overall misses
system.cpu02.icache.overall_misses::total           73                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst      5882914                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total      5882914                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst      5882914                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total      5882914                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst      5882914                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total      5882914                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst       278507                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total       278507                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst       278507                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total       278507                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst       278507                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total       278507                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.000262                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.000262                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.000262                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.000262                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.000262                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.000262                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 80587.863014                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 80587.863014                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 80587.863014                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 80587.863014                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 80587.863014                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 80587.863014                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst           21                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst           21                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst           21                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst           52                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst           52                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst           52                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst      3275058                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total      3275058                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst      3275058                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total      3275058                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst      3275058                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total      3275058                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.000187                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.000187                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.000187                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.000187                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.000187                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.000187                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 62981.884615                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 62981.884615                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 62981.884615                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 62981.884615                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 62981.884615                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 62981.884615                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                237474                       # Number of BP lookups
system.cpu03.branchPred.condPredicted          233483                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect            1553                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups             190537                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                187595                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           98.455943                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                  2130                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu03.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.numCycles                        2586149                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles           280865                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                      2445908                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                    237474                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches           189725                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                     2301595                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                  3945                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu03.fetch.CacheLines                  278487                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                  75                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples          2584439                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            0.953683                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           2.262273                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                2109358     81.62%     81.62% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                  55752      2.16%     83.77% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                  42232      1.63%     85.41% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                  37091      1.44%     86.84% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                  42045      1.63%     88.47% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                  42793      1.66%     90.13% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                  49626      1.92%     92.05% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                 110990      4.29%     96.34% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                  94552      3.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total            2584439                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.091825                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      0.945772                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                 105382                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles             2173241                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                   31483                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles              272389                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                 1944                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved               1792                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts              2393937                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                 118                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                 1944                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                 168619                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles               1211417                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles        16520                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                  205080                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles              980859                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts              2382622                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                   4                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents               926023                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                11660                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.RenamedOperands           3350943                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups            11721889                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups        3839331                       # Number of integer rename lookups
system.cpu03.rename.CommittedMaps             3289005                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                  61938                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts              442                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts          444                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                 1567296                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads             582736                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores             11062                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads            5916                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores           5019                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                  2374908                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded               867                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                 4173700                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued            2292                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined         29467                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined       103550                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved           28                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples      2584439                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       1.614935                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      1.639886                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0            892096     34.52%     34.52% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1            762067     29.49%     64.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2            105104      4.07%     68.07% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3             99263      3.84%     71.91% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4            725909     28.09%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total       2584439                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                   31    100.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu             1370656     32.84%     32.84% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult             393220      9.42%     42.26% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     42.26% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd                 0      0.00%     42.26% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     42.26% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     42.26% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult                0      0.00%     42.26% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     42.26% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     42.26% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     42.26% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     42.26% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     42.26% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     42.26% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     42.26% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     42.26% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     42.26% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     42.26% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     42.26% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     42.26% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     42.26% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     42.26% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     42.26% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     42.26% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     42.26% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     42.26% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     42.26% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     42.26% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.26% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     42.26% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead            2399065     57.48%     99.74% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite             10759      0.26%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total              4173700                       # Type of FU issued
system.cpu03.iq.rate                         1.613867                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                        31                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.000007                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads         10934162                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes         2405253                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses      2353883                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses              4173731                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads             20                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads         3940                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores          466                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads          424                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked      1820119                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                 1944                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                409824                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles               33658                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts           2375778                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts            1138                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts              582736                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts              11062                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts              428                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                12503                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                 758                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents           11                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect         1455                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect           76                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts               1531                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts             4173117                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts             2398601                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts             583                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                           3                       # number of nop insts executed
system.cpu03.iew.exec_refs                    2409324                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                 220914                       # Number of branches executed
system.cpu03.iew.exec_stores                    10723                       # Number of stores executed
system.cpu03.iew.exec_rate                   1.613641                       # Inst execution rate
system.cpu03.iew.wb_sent                      2354324                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                     2353883                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                 1658568                       # num instructions producing a value
system.cpu03.iew.wb_consumers                 2482279                       # num instructions consuming a value
system.cpu03.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu03.iew.wb_rate                     0.910188                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.668163                       # average fanout of values written-back
system.cpu03.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu03.commit.commitSquashedInsts         29470                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls           839                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts            1525                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples      2579361                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     0.909647                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     1.593807                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0      1592945     61.76%     61.76% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1       420687     16.31%     78.07% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2       252511      9.79%     87.86% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3       130209      5.05%     92.90% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4         5655      0.22%     93.12% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5       135010      5.23%     98.36% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6         2422      0.09%     98.45% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7         1606      0.06%     98.51% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8        38316      1.49%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total      2579361                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts            2333255                       # Number of instructions committed
system.cpu03.commit.committedOps              2346308                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                       589392                       # Number of memory references committed
system.cpu03.commit.loads                      578796                       # Number of loads committed
system.cpu03.commit.membars                       421                       # Number of memory barriers committed
system.cpu03.commit.branches                   219541                       # Number of branches committed
system.cpu03.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                 2128843                       # Number of committed integer instructions.
system.cpu03.commit.function_calls               1249                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu        1363697     58.12%     58.12% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult        393219     16.76%     74.88% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     74.88% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd            0      0.00%     74.88% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     74.88% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     74.88% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult            0      0.00%     74.88% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     74.88% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     74.88% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     74.88% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     74.88% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     74.88% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     74.88% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     74.88% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     74.88% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     74.88% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     74.88% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     74.88% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     74.88% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     74.88% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     74.88% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     74.88% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     74.88% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     74.88% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     74.88% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     74.88% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     74.88% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.88% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.88% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead        578796     24.67%     99.55% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite        10596      0.45%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total         2346308                       # Class of committed instruction
system.cpu03.commit.bw_lim_events               38316                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                    4911476                       # The number of ROB reads
system.cpu03.rob.rob_writes                   4756637                       # The number of ROB writes
system.cpu03.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          1710                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                     401513                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                   2333255                       # Number of Instructions Simulated
system.cpu03.committedOps                     2346308                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             1.108387                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       1.108387                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             0.902212                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       0.902212                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                6005457                       # number of integer regfile reads
system.cpu03.int_regfile_writes               1997720                       # number of integer regfile writes
system.cpu03.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu03.cc_regfile_reads                14258766                       # number of cc regfile reads
system.cpu03.cc_regfile_writes                1305974                       # number of cc regfile writes
system.cpu03.misc_regfile_reads                613418                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   27                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements          132405                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         835.847586                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs            319806                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs          133427                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs            2.396861                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle       351382000                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data   835.847586                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.816257                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.816257                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1          385                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          634                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses         1314412                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses        1314412                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data       311282                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total        311282                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data         8517                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         8517                       # number of WriteReq hits
system.cpu03.dcache.SoftPFReq_hits::cpu03.data            2                       # number of SoftPFReq hits
system.cpu03.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data            2                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu03.dcache.demand_hits::cpu03.data       319799                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total         319799                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data       319801                       # number of overall hits
system.cpu03.dcache.overall_hits::total        319801                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data       268602                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total       268602                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data         2070                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total         2070                       # number of WriteReq misses
system.cpu03.dcache.SoftPFReq_misses::cpu03.data            3                       # number of SoftPFReq misses
system.cpu03.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data            5                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data            4                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data       270672                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total       270672                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data       270675                       # number of overall misses
system.cpu03.dcache.overall_misses::total       270675                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data   8750356918                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total   8750356918                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data    117848047                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total    117848047                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data        59492                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total        59492                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data        12000                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::cpu03.data        10500                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::total        10500                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data   8868204965                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total   8868204965                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data   8868204965                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total   8868204965                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data       579884                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total       579884                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data        10587                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total        10587                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::cpu03.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data       590471                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total       590471                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data       590476                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total       590476                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.463200                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.463200                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.195523                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.195523                       # miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::cpu03.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.714286                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.714286                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data            1                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.458400                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.458400                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.458401                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.458401                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 32577.407905                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 32577.407905                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 56931.423671                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 56931.423671                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data 11898.400000                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total 11898.400000                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data         3000                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::cpu03.data          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 32763.658469                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 32763.658469                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 32763.295336                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 32763.295336                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs      2142125                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          137                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs          132614                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    16.153083                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets    68.500000                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks         6139                       # number of writebacks
system.cpu03.dcache.writebacks::total            6139                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data       136202                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total       136202                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data         1039                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total         1039                       # number of WriteReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data       137241                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total       137241                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data       137241                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total       137241                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data       132400                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total       132400                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data         1031                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total         1031                       # number of WriteReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::cpu03.data            2                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data            5                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data            4                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data       133431                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total       133431                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data       133433                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total       133433                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data   4696458672                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total   4696458672                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data     60750150                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total     60750150                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::cpu03.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data        49008                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total        49008                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::cpu03.data         9000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::total         9000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data   4757208822                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total   4757208822                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data   4757213822                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total   4757213822                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.228322                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.228322                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.097384                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.097384                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::cpu03.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.714286                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.714286                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.225974                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.225974                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.225975                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.225975                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 35471.742236                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 35471.742236                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 58923.520854                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 58923.520854                       # average WriteReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::cpu03.data         2500                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data  9801.600000                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9801.600000                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data         1875                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 35652.950379                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 35652.950379                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 35652.453456                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 35652.453456                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements               0                       # number of replacements
system.cpu03.icache.tags.tagsinuse          41.721848                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs            278413                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs         5155.796296                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst    41.721848                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.081488                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.081488                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses          557028                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses         557028                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst       278413                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total        278413                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst       278413                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total         278413                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst       278413                       # number of overall hits
system.cpu03.icache.overall_hits::total        278413                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst           74                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst           74                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total           74                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst           74                       # number of overall misses
system.cpu03.icache.overall_misses::total           74                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst      5385927                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total      5385927                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst      5385927                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total      5385927                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst      5385927                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total      5385927                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst       278487                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total       278487                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst       278487                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total       278487                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst       278487                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total       278487                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.000266                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.000266                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.000266                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.000266                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.000266                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.000266                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 72782.797297                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 72782.797297                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 72782.797297                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 72782.797297                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 72782.797297                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 72782.797297                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst           20                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst           20                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst           20                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst           54                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst           54                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst           54                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst      2858061                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total      2858061                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst      2858061                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total      2858061                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst      2858061                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total      2858061                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.000194                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.000194                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.000194                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.000194                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.000194                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.000194                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 52927.055556                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 52927.055556                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 52927.055556                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 52927.055556                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 52927.055556                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 52927.055556                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                237259                       # Number of BP lookups
system.cpu04.branchPred.condPredicted          233281                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect            1551                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups             190292                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                187484                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           98.524373                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                  2122                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu04.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.numCycles                        2585515                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles           280715                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                      2444950                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                    237259                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches           189606                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                     2301704                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                  3941                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu04.fetch.CacheLines                  278483                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                  76                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples          2584396                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            0.953306                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           2.262024                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                2109558     81.63%     81.63% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                  55792      2.16%     83.79% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                  42107      1.63%     85.41% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                  37032      1.43%     86.85% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                  42031      1.63%     88.47% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                  42837      1.66%     90.13% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                  49496      1.92%     92.05% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                 111010      4.30%     96.34% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                  94533      3.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total            2584396                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.091765                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      0.945634                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                 105284                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles             2173435                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                   31623                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles              272113                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                 1941                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved               1783                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts              2392959                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                 121                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                 1941                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                 168516                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles               1210887                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles        16917                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                  204827                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles              981308                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts              2381671                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents               926691                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents                11824                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.RenamedOperands           3349279                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups            11717257                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups        3838063                       # Number of integer rename lookups
system.cpu04.rename.CommittedMaps             3287461                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                  61814                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts              445                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts          448                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                 1568262                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads             582586                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores             11030                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads            5890                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores           5002                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                  2373946                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded               869                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                 4173999                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued            2272                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined         29358                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined       103200                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved           26                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples      2584396                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       1.615077                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      1.639843                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0            892003     34.51%     34.51% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1            761937     29.48%     64.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2            105043      4.06%     68.06% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3             99676      3.86%     71.92% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4            725737     28.08%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total       2584396                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                   37    100.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu             1369916     32.82%     32.82% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult             393220      9.42%     42.24% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     42.24% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd                 0      0.00%     42.24% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     42.24% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     42.24% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult                0      0.00%     42.24% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     42.24% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     42.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     42.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     42.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     42.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     42.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     42.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     42.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     42.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     42.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     42.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     42.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     42.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     42.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     42.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     42.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     42.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     42.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     42.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     42.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     42.24% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead            2400121     57.50%     99.74% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite             10742      0.26%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total              4173999                       # Type of FU issued
system.cpu04.iq.rate                         1.614378                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                        37                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.000009                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads         10934699                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes         2404184                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses      2352995                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses              4174036                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads             19                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads         3903                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores          446                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads          422                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked      1821285                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                 1941                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                407991                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles               33749                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts           2374818                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts            1202                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts              582586                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts              11030                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts              432                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                12439                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                 900                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents           11                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect         1453                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect           74                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts               1527                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts             4173424                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts             2399668                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts             571                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                           3                       # number of nop insts executed
system.cpu04.iew.exec_refs                    2410374                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                 220698                       # Number of branches executed
system.cpu04.iew.exec_stores                    10706                       # Number of stores executed
system.cpu04.iew.exec_rate                   1.614156                       # Inst execution rate
system.cpu04.iew.wb_sent                      2353433                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                     2352995                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                 1658098                       # num instructions producing a value
system.cpu04.iew.wb_consumers                 2481287                       # num instructions consuming a value
system.cpu04.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu04.iew.wb_rate                     0.910068                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.668241                       # average fanout of values written-back
system.cpu04.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu04.commit.commitSquashedInsts         29294                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls           843                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts            1522                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples      2579341                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     0.909324                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     1.594067                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0      1593409     61.78%     61.78% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1       420537     16.30%     78.08% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2       252410      9.79%     87.87% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3       130012      5.04%     92.91% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4         5713      0.22%     93.13% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5       134810      5.23%     98.35% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6         2418      0.09%     98.45% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7         1602      0.06%     98.51% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8        38430      1.49%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total      2579341                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts            2332430                       # Number of instructions committed
system.cpu04.commit.committedOps              2345457                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                       589267                       # Number of memory references committed
system.cpu04.commit.loads                      578683                       # Number of loads committed
system.cpu04.commit.membars                       420                       # Number of memory barriers committed
system.cpu04.commit.branches                   219336                       # Number of branches committed
system.cpu04.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                 2128193                       # Number of committed integer instructions.
system.cpu04.commit.function_calls               1246                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu        1362971     58.11%     58.11% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult        393219     16.77%     74.88% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     74.88% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd            0      0.00%     74.88% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     74.88% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     74.88% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult            0      0.00%     74.88% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     74.88% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     74.88% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     74.88% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     74.88% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     74.88% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     74.88% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     74.88% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     74.88% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     74.88% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     74.88% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     74.88% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     74.88% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     74.88% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     74.88% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     74.88% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     74.88% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     74.88% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     74.88% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     74.88% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     74.88% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.88% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.88% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead        578683     24.67%     99.55% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite        10584      0.45%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total         2345457                       # Class of committed instruction
system.cpu04.commit.bw_lim_events               38430                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                    4910319                       # The number of ROB reads
system.cpu04.rob.rob_writes                   4754629                       # The number of ROB writes
system.cpu04.timesIdled                            23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          1119                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                     402147                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                   2332430                       # Number of Instructions Simulated
system.cpu04.committedOps                     2345457                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             1.108507                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       1.108507                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             0.902114                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       0.902114                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                6005776                       # number of integer regfile reads
system.cpu04.int_regfile_writes               1997356                       # number of integer regfile writes
system.cpu04.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu04.cc_regfile_reads                14259312                       # number of cc regfile reads
system.cpu04.cc_regfile_writes                1304750                       # number of cc regfile writes
system.cpu04.misc_regfile_reads                613275                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   53                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements          132406                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         835.976838                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs            319678                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs          133428                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs            2.395884                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle       350945500                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data   835.976838                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.816384                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.816384                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1          385                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2          634                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses         1314125                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses        1314125                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data       311172                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total        311172                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data         8499                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total         8499                       # number of WriteReq hits
system.cpu04.dcache.SoftPFReq_hits::cpu04.data            2                       # number of SoftPFReq hits
system.cpu04.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data            3                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu04.dcache.demand_hits::cpu04.data       319671                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total         319671                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data       319673                       # number of overall hits
system.cpu04.dcache.overall_hits::total        319673                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data       268573                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total       268573                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data         2070                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         2070                       # number of WriteReq misses
system.cpu04.dcache.SoftPFReq_misses::cpu04.data            3                       # number of SoftPFReq misses
system.cpu04.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data           10                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data            7                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data       270643                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total       270643                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data       270646                       # number of overall misses
system.cpu04.dcache.overall_misses::total       270646                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data   8749026975                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total   8749026975                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data    119888605                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total    119888605                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data        91490                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total        91490                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data        46501                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total        46501                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::cpu04.data        64500                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::total        64500                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data   8868915580                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total   8868915580                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data   8868915580                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total   8868915580                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data       579745                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total       579745                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data        10569                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total        10569                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::cpu04.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data       590314                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total       590314                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data       590319                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total       590319                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.463261                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.463261                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.195856                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.195856                       # miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::cpu04.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.769231                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.769231                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.458473                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.458473                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.458474                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.458474                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 32575.973665                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 32575.973665                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 57917.200483                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 57917.200483                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data         9149                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total         9149                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data         6643                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total         6643                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::cpu04.data          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 32769.794822                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 32769.794822                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 32769.431582                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 32769.431582                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs      2142213                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets          381                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs          132611                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    16.154112                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          381                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks         6094                       # number of writebacks
system.cpu04.dcache.writebacks::total            6094                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data       136172                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total       136172                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data         1039                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total         1039                       # number of WriteReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data       137211                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total       137211                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data       137211                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total       137211                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data       132401                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total       132401                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data         1031                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total         1031                       # number of WriteReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::cpu04.data            2                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data           10                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data            7                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data       133432                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total       133432                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data       133434                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total       133434                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data   4695136746                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total   4695136746                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data     61525945                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total     61525945                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::cpu04.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data        74510                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total        74510                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data        41999                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total        41999                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::cpu04.data        58500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::total        58500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data   4756662691                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total   4756662691                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data   4756667691                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total   4756667691                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.228378                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.228378                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.097549                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.097549                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::cpu04.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.769231                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.769231                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.226036                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.226036                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.226037                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.226037                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 35461.490064                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 35461.490064                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 59675.989331                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 59675.989331                       # average WriteReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::cpu04.data         2500                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data         7451                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total         7451                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data  5999.857143                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total  5999.857143                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 35648.590226                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 35648.590226                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 35648.093372                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 35648.093372                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements               0                       # number of replacements
system.cpu04.icache.tags.tagsinuse          42.544079                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs            278410                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs         5155.740741                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst    42.544079                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.083094                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.083094                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses          557020                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses         557020                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst       278410                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        278410                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst       278410                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         278410                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst       278410                       # number of overall hits
system.cpu04.icache.overall_hits::total        278410                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst           73                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst           73                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total           73                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst           73                       # number of overall misses
system.cpu04.icache.overall_misses::total           73                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst      3479153                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total      3479153                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst      3479153                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total      3479153                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst      3479153                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total      3479153                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst       278483                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       278483                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst       278483                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       278483                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst       278483                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       278483                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.000262                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.000262                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.000262                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.000262                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.000262                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.000262                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 47659.630137                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 47659.630137                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 47659.630137                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 47659.630137                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 47659.630137                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 47659.630137                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           19                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           19                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           19                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst           54                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst           54                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst           54                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst      1999064                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total      1999064                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst      1999064                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total      1999064                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst      1999064                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total      1999064                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.000194                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.000194                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.000194                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.000194                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.000194                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.000194                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 37019.703704                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 37019.703704                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 37019.703704                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 37019.703704                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 37019.703704                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 37019.703704                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                237029                       # Number of BP lookups
system.cpu05.branchPred.condPredicted          233057                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect            1548                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups             189919                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                187376                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           98.661008                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                  2114                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu05.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.numCycles                        2584883                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles           280711                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                      2444276                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                    237029                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches           189490                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                     2301046                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                  3935                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu05.fetch.CacheLines                  278475                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                  64                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples          2583731                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            0.953300                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           2.261984                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                2109048     81.63%     81.63% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                  55751      2.16%     83.79% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                  42093      1.63%     85.41% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                  37031      1.43%     86.85% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                  41930      1.62%     88.47% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                  42801      1.66%     90.13% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                  49583      1.92%     92.05% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                 111135      4.30%     96.35% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                  94359      3.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total            2583731                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.091698                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      0.945604                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                 105220                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles             2172944                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                   31435                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles              272193                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                 1939                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved               1777                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts              2392232                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                 107                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                 1939                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                 168466                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles               1211095                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles        16981                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                  204659                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles              980591                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts              2380589                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                  10                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents               925564                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                12323                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.RenamedOperands           3347452                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups            11711999                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups        3836591                       # Number of integer rename lookups
system.cpu05.rename.CommittedMaps             3285935                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                  61506                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts              439                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts          441                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                 1568946                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads             582503                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores             11005                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads            5886                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores           4989                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                  2373114                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded               860                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                 4172400                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued            2273                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined         29357                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined       103017                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved           23                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples      2583731                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       1.614874                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      1.640093                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0            892654     34.55%     34.55% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1            760519     29.43%     63.98% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2            105448      4.08%     68.07% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3             99455      3.85%     71.91% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4            725655     28.09%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total       2583731                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                   44    100.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu             1369235     32.82%     32.82% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult             393220      9.42%     42.24% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     42.24% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd                 0      0.00%     42.24% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     42.24% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     42.24% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult                0      0.00%     42.24% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     42.24% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     42.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     42.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     42.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     42.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     42.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     42.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     42.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     42.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     42.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     42.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     42.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     42.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     42.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     42.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     42.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     42.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     42.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     42.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     42.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     42.24% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead            2399225     57.50%     99.74% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite             10720      0.26%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total              4172400                       # Type of FU issued
system.cpu05.iq.rate                         1.614154                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                        44                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.000011                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads         10930844                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes         2403344                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses      2352187                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses              4172444                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads             19                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads         3932                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores          439                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads          423                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked      1820480                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                 1939                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                410832                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles               33843                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts           2373977                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts            1055                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts              582503                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts              11005                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts              425                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                12418                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                 975                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents           13                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect         1453                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect           73                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts               1526                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts             4171799                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts             2398753                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts             597                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                           3                       # number of nop insts executed
system.cpu05.iew.exec_refs                    2409438                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                 220498                       # Number of branches executed
system.cpu05.iew.exec_stores                    10685                       # Number of stores executed
system.cpu05.iew.exec_rate                   1.613922                       # Inst execution rate
system.cpu05.iew.wb_sent                      2352627                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                     2352187                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                 1657715                       # num instructions producing a value
system.cpu05.iew.wb_consumers                 2480168                       # num instructions consuming a value
system.cpu05.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu05.iew.wb_rate                     0.909978                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.668388                       # average fanout of values written-back
system.cpu05.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu05.commit.commitSquashedInsts         29301                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls           837                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts            1520                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples      2578679                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     0.909232                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     1.595055                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0      1593373     61.79%     61.79% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1       420463     16.31%     78.10% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2       252222      9.78%     87.88% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3       129685      5.03%     92.91% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4         5740      0.22%     93.13% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5       134470      5.21%     98.34% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6         2425      0.09%     98.44% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7         1613      0.06%     98.50% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8        38688      1.50%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total      2578679                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts            2331610                       # Number of instructions committed
system.cpu05.commit.committedOps              2344617                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                       589137                       # Number of memory references committed
system.cpu05.commit.loads                      578571                       # Number of loads committed
system.cpu05.commit.membars                       420                       # Number of memory barriers committed
system.cpu05.commit.branches                   219134                       # Number of branches committed
system.cpu05.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                 2127551                       # Number of committed integer instructions.
system.cpu05.commit.function_calls               1244                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu        1362261     58.10%     58.10% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult        393219     16.77%     74.87% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     74.87% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd            0      0.00%     74.87% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     74.87% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     74.87% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult            0      0.00%     74.87% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     74.87% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     74.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     74.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     74.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     74.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     74.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     74.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     74.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     74.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     74.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     74.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     74.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     74.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     74.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     74.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     74.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     74.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     74.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     74.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     74.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.87% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.87% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead        578571     24.68%     99.55% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite        10566      0.45%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total         2344617                       # Class of committed instruction
system.cpu05.commit.bw_lim_events               38688                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                    4908579                       # The number of ROB reads
system.cpu05.rob.rob_writes                   4752954                       # The number of ROB writes
system.cpu05.timesIdled                            21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          1152                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                     402779                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                   2331610                       # Number of Instructions Simulated
system.cpu05.committedOps                     2344617                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             1.108626                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       1.108626                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             0.902018                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.902018                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                6003676                       # number of integer regfile reads
system.cpu05.int_regfile_writes               1997047                       # number of integer regfile writes
system.cpu05.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu05.cc_regfile_reads                14254134                       # number of cc regfile reads
system.cpu05.cc_regfile_writes                1303588                       # number of cc regfile writes
system.cpu05.misc_regfile_reads                613157                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   30                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements          132406                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         835.933463                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs            319662                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs          133428                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs            2.395764                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle       351451500                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data   835.933463                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.816341                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.816341                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1          385                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2          634                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses         1313891                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses        1313891                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data       311169                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total        311169                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data         8486                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total         8486                       # number of WriteReq hits
system.cpu05.dcache.SoftPFReq_hits::cpu05.data            2                       # number of SoftPFReq hits
system.cpu05.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data            1                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu05.dcache.demand_hits::cpu05.data       319655                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total         319655                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data       319657                       # number of overall hits
system.cpu05.dcache.overall_hits::total        319657                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data       268483                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total       268483                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data         2070                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total         2070                       # number of WriteReq misses
system.cpu05.dcache.SoftPFReq_misses::cpu05.data            3                       # number of SoftPFReq misses
system.cpu05.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data            7                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data            4                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data       270553                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total       270553                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data       270556                       # number of overall misses
system.cpu05.dcache.overall_misses::total       270556                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data   8741826917                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total   8741826917                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data    119669323                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total    119669323                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data        46496                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total        46496                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data        21000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total        21000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::cpu05.data        10999                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::total        10999                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data   8861496240                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total   8861496240                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data   8861496240                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total   8861496240                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data       579652                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total       579652                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data        10556                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total        10556                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::cpu05.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data       590208                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total       590208                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data       590213                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total       590213                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.463180                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.463180                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.196097                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.196097                       # miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::cpu05.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.458403                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.458403                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.458404                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.458404                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 32560.076120                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 32560.076120                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 57811.267150                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 57811.267150                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data  6642.285714                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total  6642.285714                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data         5250                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total         5250                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::cpu05.data          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 32753.272889                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 32753.272889                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 32752.909712                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 32752.909712                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs      2141779                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets          124                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs          132570                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    16.155835                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets           62                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks         6117                       # number of writebacks
system.cpu05.dcache.writebacks::total            6117                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data       136082                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total       136082                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data         1039                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total         1039                       # number of WriteReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data       137121                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total       137121                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data       137121                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total       137121                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data       132401                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total       132401                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data         1031                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total         1031                       # number of WriteReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::cpu05.data            2                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data            7                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data            4                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data       133432                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total       133432                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data       133434                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total       133434                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data   4694741810                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total   4694741810                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data     61635673                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total     61635673                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::cpu05.data         7500                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::total         7500                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data        33004                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total        33004                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data        16500                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total        16500                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::cpu05.data         8501                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::total         8501                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data   4756377483                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total   4756377483                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data   4756384983                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total   4756384983                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.228415                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.228415                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.097670                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.097670                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::cpu05.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.226076                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.226076                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.226078                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.226078                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 35458.507187                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 35458.507187                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 59782.418041                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 59782.418041                       # average WriteReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::cpu05.data         3750                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::total         3750                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data  4714.857143                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4714.857143                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data         4125                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total         4125                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 35646.452747                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 35646.452747                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 35645.974662                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 35645.974662                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements               0                       # number of replacements
system.cpu05.icache.tags.tagsinuse          43.326991                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs            278411                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs         5253.037736                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst    43.326991                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.084623                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.084623                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses          557003                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses         557003                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst       278411                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        278411                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst       278411                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         278411                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst       278411                       # number of overall hits
system.cpu05.icache.overall_hits::total        278411                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst           64                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst           64                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total           64                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst           64                       # number of overall misses
system.cpu05.icache.overall_misses::total           64                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst      1710444                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total      1710444                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst      1710444                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total      1710444                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst      1710444                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total      1710444                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst       278475                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       278475                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst       278475                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       278475                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst       278475                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       278475                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.000230                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.000230                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.000230                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.000230                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.000230                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.000230                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 26725.687500                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 26725.687500                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 26725.687500                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 26725.687500                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 26725.687500                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 26725.687500                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           11                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           11                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           11                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst           53                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst           53                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst           53                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst      1511305                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total      1511305                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst      1511305                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total      1511305                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst      1511305                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total      1511305                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.000190                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.000190                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.000190                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.000190                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.000190                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.000190                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 28515.188679                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 28515.188679                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 28515.188679                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 28515.188679                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 28515.188679                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 28515.188679                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                235814                       # Number of BP lookups
system.cpu06.branchPred.condPredicted          231891                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect            1540                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups             231365                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                186741                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           80.712727                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                  2089                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu06.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.numCycles                        2583941                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles           280478                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                      2439243                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                    235814                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches           188830                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                     2300386                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                  3909                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu06.fetch.CacheLines                  278345                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                  62                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples          2582825                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            0.951595                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           2.259863                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                2108995     81.65%     81.65% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                  55649      2.15%     83.81% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                  42007      1.63%     85.44% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                  37082      1.44%     86.87% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                  41798      1.62%     88.49% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                  42872      1.66%     90.15% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                  49393      1.91%     92.06% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                 111248      4.31%     96.37% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                  93781      3.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total            2582825                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.091261                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      0.944001                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                 104893                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles             2173018                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                   31494                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles              271494                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                 1926                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved               1755                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts              2387352                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                 108                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                 1926                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                 168000                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles               1212838                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles        15909                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                  203980                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles              980172                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts              2376026                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                  17                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents               925035                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                12306                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.RenamedOperands           3339198                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups            11689841                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups        3830435                       # Number of integer rename lookups
system.cpu06.rename.CommittedMaps             3278356                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                  60838                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts              435                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts          435                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                 1567616                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads             581849                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores             10927                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads            5844                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores           4931                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                  2368506                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded               845                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                 4167510                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued            2228                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined         28992                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined       101783                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples      2582825                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       1.613547                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      1.639546                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0            892522     34.56%     34.56% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1            761473     29.48%     64.04% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2            104811      4.06%     68.10% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3             99661      3.86%     71.95% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4            724358     28.05%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total       2582825                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                   49    100.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu             1365559     32.77%     32.77% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult             393220      9.44%     42.20% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     42.20% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd                 0      0.00%     42.20% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     42.20% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     42.20% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult                0      0.00%     42.20% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     42.20% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     42.20% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     42.20% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     42.20% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     42.20% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     42.20% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     42.20% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     42.20% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     42.20% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     42.20% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     42.20% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     42.20% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     42.20% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     42.20% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     42.20% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     42.20% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     42.20% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     42.20% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     42.20% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     42.20% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.20% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     42.20% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead            2398088     57.54%     99.74% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite             10643      0.26%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total              4167510                       # Type of FU issued
system.cpu06.iq.rate                         1.612850                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                        49                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.000012                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads         10920118                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes         2398358                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses      2347838                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses              4167559                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads             20                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads         3873                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores          455                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads          418                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked      1819974                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                 1926                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                411140                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles               33877                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts           2369354                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts            1107                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts              581849                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts              10927                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts              419                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                12470                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                 850                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect         1446                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect           70                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts               1516                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts             4166944                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts             2397640                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts             562                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                           3                       # number of nop insts executed
system.cpu06.iew.exec_refs                    2408249                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                 219465                       # Number of branches executed
system.cpu06.iew.exec_stores                    10609                       # Number of stores executed
system.cpu06.iew.exec_rate                   1.612631                       # Inst execution rate
system.cpu06.iew.wb_sent                      2348271                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                     2347838                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                 1654607                       # num instructions producing a value
system.cpu06.iew.wb_consumers                 2473872                       # num instructions consuming a value
system.cpu06.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu06.iew.wb_rate                     0.908627                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.668833                       # average fanout of values written-back
system.cpu06.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu06.commit.commitSquashedInsts         28934                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls           827                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts            1512                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples      2577813                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     0.907885                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     1.593277                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0      1593509     61.82%     61.82% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1       420267     16.30%     78.12% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2       252203      9.78%     87.90% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3       129454      5.02%     92.93% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4         5656      0.22%     93.14% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5       134185      5.21%     98.35% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6         2455      0.10%     98.45% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7         1627      0.06%     98.51% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8        38457      1.49%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total      2577813                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts            2327506                       # Number of instructions committed
system.cpu06.commit.committedOps              2340359                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                       588448                       # Number of memory references committed
system.cpu06.commit.loads                      577976                       # Number of loads committed
system.cpu06.commit.membars                       414                       # Number of memory barriers committed
system.cpu06.commit.branches                   218124                       # Number of branches committed
system.cpu06.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                 2124277                       # Number of committed integer instructions.
system.cpu06.commit.function_calls               1228                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu        1358692     58.05%     58.05% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult        393219     16.80%     74.86% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     74.86% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd            0      0.00%     74.86% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     74.86% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     74.86% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult            0      0.00%     74.86% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     74.86% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     74.86% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     74.86% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     74.86% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     74.86% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     74.86% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     74.86% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     74.86% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     74.86% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     74.86% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     74.86% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     74.86% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     74.86% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     74.86% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     74.86% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     74.86% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     74.86% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     74.86% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     74.86% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     74.86% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.86% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.86% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead        577976     24.70%     99.55% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite        10472      0.45%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total         2340359                       # Class of committed instruction
system.cpu06.commit.bw_lim_events               38457                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                    4903384                       # The number of ROB reads
system.cpu06.rob.rob_writes                   4743670                       # The number of ROB writes
system.cpu06.timesIdled                            21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          1116                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                     403721                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                   2327506                       # Number of Instructions Simulated
system.cpu06.committedOps                     2340359                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             1.110176                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       1.110176                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             0.900758                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.900758                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                5997162                       # number of integer regfile reads
system.cpu06.int_regfile_writes               1995233                       # number of integer regfile writes
system.cpu06.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu06.cc_regfile_reads                14237730                       # number of cc regfile reads
system.cpu06.cc_regfile_writes                1297583                       # number of cc regfile writes
system.cpu06.misc_regfile_reads                612419                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements          132404                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         835.971199                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs            318962                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs          133426                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs            2.390554                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle       351320500                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data   835.971199                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.816378                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.816378                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1          385                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2          634                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses         1312469                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses        1312469                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data       310564                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total        310564                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data         8391                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         8391                       # number of WriteReq hits
system.cpu06.dcache.SoftPFReq_hits::cpu06.data            2                       # number of SoftPFReq hits
system.cpu06.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data            1                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu06.dcache.demand_hits::cpu06.data       318955                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total         318955                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data       318957                       # number of overall hits
system.cpu06.dcache.overall_hits::total        318957                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data       268470                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total       268470                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data         2070                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         2070                       # number of WriteReq misses
system.cpu06.dcache.SoftPFReq_misses::cpu06.data            3                       # number of SoftPFReq misses
system.cpu06.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data            8                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data            5                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data       270540                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total       270540                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data       270543                       # number of overall misses
system.cpu06.dcache.overall_misses::total       270543                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data   8747199491                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total   8747199491                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data    119471848                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total    119471848                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data        48988                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total        48988                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data        12500                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::cpu06.data        17500                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::total        17500                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data   8866671339                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total   8866671339                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data   8866671339                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total   8866671339                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data       579034                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total       579034                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data        10461                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total        10461                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::cpu06.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data       589495                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total       589495                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data       589500                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total       589500                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.463652                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.463652                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.197878                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.197878                       # miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::cpu06.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.888889                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.888889                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.458935                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.458935                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.458936                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.458936                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 32581.664584                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 32581.664584                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 57715.868599                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 57715.868599                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data  6123.500000                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total  6123.500000                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data         2500                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total         2500                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::cpu06.data          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 32773.975527                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 32773.975527                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 32773.612102                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 32773.612102                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs      2142604                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets          358                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs          132596                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    16.158889                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          358                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks         6186                       # number of writebacks
system.cpu06.dcache.writebacks::total            6186                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data       136071                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total       136071                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data         1039                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total         1039                       # number of WriteReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data       137110                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total       137110                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data       137110                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total       137110                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data       132399                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total       132399                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data         1031                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total         1031                       # number of WriteReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::cpu06.data            2                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data            8                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data            5                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data       133430                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total       133430                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data       133432                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total       133432                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data   4696259958                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total   4696259958                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data     61571436                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total     61571436                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::cpu06.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data        35012                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total        35012                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::cpu06.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data   4757831394                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total   4757831394                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data   4757836394                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total   4757836394                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.228655                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.228655                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.098557                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.098557                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::cpu06.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.888889                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.888889                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.226346                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.226346                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.226348                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.226348                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 35470.509279                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 35470.509279                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 59720.112512                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 59720.112512                       # average WriteReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::cpu06.data         2500                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data  4376.500000                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4376.500000                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data         1600                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total         1600                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 35657.883489                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 35657.883489                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 35657.386489                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 35657.386489                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements               0                       # number of replacements
system.cpu06.icache.tags.tagsinuse          43.316193                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs            278282                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs         5250.603774                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst    43.316193                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.084602                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.084602                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses          556743                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses         556743                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst       278282                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        278282                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst       278282                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         278282                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst       278282                       # number of overall hits
system.cpu06.icache.overall_hits::total        278282                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst           63                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst           63                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total           63                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst           63                       # number of overall misses
system.cpu06.icache.overall_misses::total           63                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst      1468461                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total      1468461                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst      1468461                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total      1468461                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst      1468461                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total      1468461                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst       278345                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       278345                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst       278345                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       278345                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst       278345                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       278345                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.000226                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.000226                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.000226                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.000226                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.000226                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.000226                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 23308.904762                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 23308.904762                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 23308.904762                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 23308.904762                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 23308.904762                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 23308.904762                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst           10                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst           10                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst           10                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst           53                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst           53                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst           53                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst      1303039                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total      1303039                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst      1303039                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total      1303039                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst      1303039                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total      1303039                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.000190                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.000190                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.000190                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.000190                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.000190                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.000190                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 24585.641509                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 24585.641509                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 24585.641509                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 24585.641509                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 24585.641509                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 24585.641509                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                235279                       # Number of BP lookups
system.cpu07.branchPred.condPredicted          231354                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect            1546                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups             188259                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                186451                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           99.039621                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                  2081                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu07.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.numCycles                        2583309                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles           280491                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                      2437177                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                    235279                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches           188532                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                     2299712                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                  3917                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu07.fetch.CacheLines                  278368                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                  77                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples          2582168                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            0.951031                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           2.258553                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                2108331     81.65%     81.65% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                  55673      2.16%     83.81% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                  42229      1.64%     85.44% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                  37045      1.43%     86.88% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                  41984      1.63%     88.50% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                  42890      1.66%     90.16% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                  49557      1.92%     92.08% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                 110944      4.30%     96.38% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                  93515      3.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total            2582168                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.091077                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      0.943432                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                 104615                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles             2172896                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                   31339                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles              271390                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                 1928                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved               1755                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                  33                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts              2385305                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                 129                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                 1928                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                 167806                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles               1210819                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles        16722                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                  203763                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles              981130                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts              2374117                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                  10                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents               926167                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents                11813                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.RenamedOperands           3335481                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups            11680626                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups        3827870                       # Number of integer rename lookups
system.cpu07.rename.CommittedMaps             3274719                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                  60751                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts              435                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts          437                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                 1568483                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads             581591                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores             10890                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads            5785                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores           4900                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                  2366391                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded               849                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                 4166843                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued            2250                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined         28893                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined       101683                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved           25                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples      2582168                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       1.613699                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      1.638962                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0            891252     34.52%     34.52% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1            762134     29.52%     64.03% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2            105265      4.08%     68.11% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3             99889      3.87%     71.98% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4            723628     28.02%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total       2582168                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                   43    100.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu             1363798     32.73%     32.73% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult             393220      9.44%     42.17% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     42.17% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd                 0      0.00%     42.17% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     42.17% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     42.17% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult                0      0.00%     42.17% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     42.17% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     42.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     42.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     42.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     42.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     42.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     42.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     42.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     42.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     42.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     42.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     42.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     42.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     42.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     42.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     42.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     42.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     42.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     42.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     42.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     42.17% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead            2399226     57.58%     99.75% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite             10599      0.25%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total              4166843                       # Type of FU issued
system.cpu07.iq.rate                         1.612987                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                        43                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.000010                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads         10918143                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes         2396148                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses      2345726                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses              4166886                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads             20                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads         3890                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores          453                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads          416                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked      1821372                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                 1928                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                408274                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles               33520                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts           2367243                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts            1198                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts              581591                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts              10890                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts              419                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                12337                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                 624                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect         1444                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect           76                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts               1520                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts             4166212                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts             2398742                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts             627                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                           3                       # number of nop insts executed
system.cpu07.iew.exec_refs                    2409302                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                 218976                       # Number of branches executed
system.cpu07.iew.exec_stores                    10560                       # Number of stores executed
system.cpu07.iew.exec_rate                   1.612742                       # Inst execution rate
system.cpu07.iew.wb_sent                      2346157                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                     2345726                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                 1652812                       # num instructions producing a value
system.cpu07.iew.wb_consumers                 2470502                       # num instructions consuming a value
system.cpu07.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu07.iew.wb_rate                     0.908032                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.669019                       # average fanout of values written-back
system.cpu07.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu07.commit.commitSquashedInsts         28831                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls           824                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts            1516                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples      2577178                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     0.907328                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     1.592274                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0      1593043     61.81%     61.81% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1       420470     16.32%     78.13% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2       252368      9.79%     87.92% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3       129215      5.01%     92.93% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4         5665      0.22%     93.15% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5       134026      5.20%     98.36% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6         2400      0.09%     98.45% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7         1622      0.06%     98.51% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8        38369      1.49%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total      2577178                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts            2325552                       # Number of instructions committed
system.cpu07.commit.committedOps              2338347                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                       588138                       # Number of memory references committed
system.cpu07.commit.loads                      577701                       # Number of loads committed
system.cpu07.commit.membars                       412                       # Number of memory barriers committed
system.cpu07.commit.branches                   217641                       # Number of branches committed
system.cpu07.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                 2122738                       # Number of committed integer instructions.
system.cpu07.commit.function_calls               1222                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu        1356990     58.03%     58.03% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult        393219     16.82%     74.85% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     74.85% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd            0      0.00%     74.85% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     74.85% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     74.85% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult            0      0.00%     74.85% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     74.85% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     74.85% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     74.85% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     74.85% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     74.85% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     74.85% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     74.85% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     74.85% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     74.85% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     74.85% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     74.85% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     74.85% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     74.85% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     74.85% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     74.85% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     74.85% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     74.85% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     74.85% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     74.85% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     74.85% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.85% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.85% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead        577701     24.71%     99.55% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite        10437      0.45%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total         2338347                       # Class of committed instruction
system.cpu07.commit.bw_lim_events               38369                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                    4900748                       # The number of ROB reads
system.cpu07.rob.rob_writes                   4739418                       # The number of ROB writes
system.cpu07.timesIdled                            21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          1141                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                     404353                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                   2325552                       # Number of Instructions Simulated
system.cpu07.committedOps                     2338347                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             1.110837                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       1.110837                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             0.900222                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       0.900222                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                5996124                       # number of integer regfile reads
system.cpu07.int_regfile_writes               1994369                       # number of integer regfile writes
system.cpu07.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu07.cc_regfile_reads                14234697                       # number of cc regfile reads
system.cpu07.cc_regfile_writes                1294632                       # number of cc regfile writes
system.cpu07.misc_regfile_reads                612077                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                   41                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements          132406                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         835.990363                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs            318571                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs          133428                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs            2.387587                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle       351191500                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data   835.990363                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.816397                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.816397                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1          385                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2          634                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses         1311827                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses        1311827                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data       310209                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total        310209                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data         8355                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total         8355                       # number of WriteReq hits
system.cpu07.dcache.SoftPFReq_hits::cpu07.data            2                       # number of SoftPFReq hits
system.cpu07.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data            1                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu07.dcache.demand_hits::cpu07.data       318564                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total         318564                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data       318566                       # number of overall hits
system.cpu07.dcache.overall_hits::total        318566                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data       268539                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total       268539                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data         2070                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total         2070                       # number of WriteReq misses
system.cpu07.dcache.SoftPFReq_misses::cpu07.data            3                       # number of SoftPFReq misses
system.cpu07.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data            9                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data            4                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data       270609                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total       270609                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data       270612                       # number of overall misses
system.cpu07.dcache.overall_misses::total       270612                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data   8745964216                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total   8745964216                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data    120400317                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total    120400317                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data        55988                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total        55988                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data        16500                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total        16500                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data         8500                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::total         8500                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data   8866364533                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total   8866364533                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data   8866364533                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total   8866364533                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data       578748                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total       578748                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data        10425                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total        10425                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::cpu07.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data       589173                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total       589173                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data       589178                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total       589178                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.464000                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.464000                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.198561                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.198561                       # miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::cpu07.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.900000                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.900000                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.459303                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.459303                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.459304                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.459304                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 32568.692875                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 32568.692875                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 58164.404348                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 58164.404348                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data  6220.888889                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total  6220.888889                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data         4125                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total         4125                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 32764.485043                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 32764.485043                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 32764.121816                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 32764.121816                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs      2142686                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets           59                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs          132638                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    16.154390                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets           59                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks         6166                       # number of writebacks
system.cpu07.dcache.writebacks::total            6166                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data       136138                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total       136138                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data         1039                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total         1039                       # number of WriteReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data       137177                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total       137177                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data       137177                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total       137177                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data       132401                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total       132401                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data         1031                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total         1031                       # number of WriteReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::cpu07.data            2                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data            9                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data            4                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data       133432                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total       133432                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data       133434                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total       133434                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data   4695813118                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total   4695813118                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data     61916167                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total     61916167                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::cpu07.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data        40512                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total        40512                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data        12000                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total        12000                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data         7000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total         7000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data   4757729285                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total   4757729285                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data   4757734285                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total   4757734285                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.228771                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.228771                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.098897                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.098897                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::cpu07.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.900000                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.900000                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.226473                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.226473                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.226475                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.226475                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 35466.598576                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 35466.598576                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 60054.478177                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 60054.478177                       # average WriteReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::cpu07.data         2500                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data  4501.333333                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4501.333333                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data         3000                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total         3000                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 35656.583766                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 35656.583766                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 35656.086792                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 35656.086792                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements               0                       # number of replacements
system.cpu07.icache.tags.tagsinuse          43.382665                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs            278301                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs              56                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs         4969.660714                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    43.382665                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.084732                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.084732                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses          556792                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses         556792                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst       278301                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total        278301                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst       278301                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total         278301                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst       278301                       # number of overall hits
system.cpu07.icache.overall_hits::total        278301                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst           67                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst           67                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total           67                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst           67                       # number of overall misses
system.cpu07.icache.overall_misses::total           67                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst      1648715                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total      1648715                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst      1648715                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total      1648715                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst      1648715                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total      1648715                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst       278368                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total       278368                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst       278368                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total       278368                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst       278368                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total       278368                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.000241                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.000241                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.000241                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.000241                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.000241                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.000241                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 24607.686567                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 24607.686567                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 24607.686567                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 24607.686567                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 24607.686567                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 24607.686567                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst           11                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst           11                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst           11                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst           56                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst           56                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst           56                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst      1470785                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total      1470785                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst      1470785                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total      1470785                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst      1470785                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total      1470785                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.000201                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.000201                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.000201                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.000201                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.000201                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.000201                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 26264.017857                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 26264.017857                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 26264.017857                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 26264.017857                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 26264.017857                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 26264.017857                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                234971                       # Number of BP lookups
system.cpu08.branchPred.condPredicted          231091                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect            1536                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups             188000                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                186338                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           99.115957                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                  2065                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu08.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.numCycles                        2582677                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles           280593                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                      2435795                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                    234971                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches           188403                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                     2298722                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                  3893                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu08.fetch.CacheLines                  278320                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                  70                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples          2581268                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            0.950784                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           2.258019                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                2107516     81.65%     81.65% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                  55852      2.16%     83.81% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                  42181      1.63%     85.44% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                  37021      1.43%     86.88% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                  41955      1.63%     88.50% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                  42808      1.66%     90.16% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                  49586      1.92%     92.08% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                 111217      4.31%     96.39% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                  93132      3.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total            2581268                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.090980                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      0.943128                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                 104545                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles             2172257                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                   31265                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles              271283                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                 1918                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved               1736                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts              2384025                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                 107                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                 1918                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                 167813                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles               1210916                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles        16067                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                  203542                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles              981012                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts              2372365                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                   9                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents               926002                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents                11701                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.RenamedOperands           3332890                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups            11672047                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups        3825517                       # Number of integer rename lookups
system.cpu08.rename.CommittedMaps             3272917                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                  59972                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts              433                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts          432                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                 1568804                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads             581360                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores             10837                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads            5782                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores           4893                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                  2365099                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded               835                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                 4166593                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued            2215                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined         28580                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined       100421                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples      2581268                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       1.614165                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      1.638918                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0            889973     34.48%     34.48% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1            763163     29.57%     64.04% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2            104698      4.06%     68.10% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3             99702      3.86%     71.96% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4            723732     28.04%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total       2581268                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                   50    100.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu             1362958     32.71%     32.71% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult             393220      9.44%     42.15% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     42.15% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd                 0      0.00%     42.15% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     42.15% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     42.15% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult                0      0.00%     42.15% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     42.15% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     42.15% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     42.15% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     42.15% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     42.15% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     42.15% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     42.15% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     42.15% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     42.15% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     42.15% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     42.15% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     42.15% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     42.15% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     42.15% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     42.15% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     42.15% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     42.15% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     42.15% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     42.15% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     42.15% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.15% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     42.15% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead            2399853     57.60%     99.75% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite             10562      0.25%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total              4166593                       # Type of FU issued
system.cpu08.iq.rate                         1.613285                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                        50                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.000012                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads         10916717                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes         2394525                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses      2344717                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses              4166643                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads             15                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads         3791                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores          414                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads          417                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked      1822210                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                 1918                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                408294                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles               33493                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts           2365937                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts            1017                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts              581360                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts              10837                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts              418                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                12459                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                 534                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents           11                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect         1445                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect           68                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts               1513                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts             4166009                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts             2399386                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts             582                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                           3                       # number of nop insts executed
system.cpu08.iew.exec_refs                    2409915                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                 218739                       # Number of branches executed
system.cpu08.iew.exec_stores                    10529                       # Number of stores executed
system.cpu08.iew.exec_rate                   1.613058                       # Inst execution rate
system.cpu08.iew.wb_sent                      2345145                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                     2344717                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                 1651973                       # num instructions producing a value
system.cpu08.iew.wb_consumers                 2468895                       # num instructions consuming a value
system.cpu08.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu08.iew.wb_rate                     0.907863                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.669114                       # average fanout of values written-back
system.cpu08.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu08.commit.commitSquashedInsts         28563                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls           826                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts            1508                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples      2576314                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     0.907247                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     1.592006                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0      1592207     61.80%     61.80% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1       420720     16.33%     78.13% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2       252422      9.80%     87.93% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3       129060      5.01%     92.94% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4         5616      0.22%     93.16% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5       133936      5.20%     98.36% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6         2376      0.09%     98.45% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7         1606      0.06%     98.51% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8        38371      1.49%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total      2576314                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts            2324584                       # Number of instructions committed
system.cpu08.commit.committedOps              2337354                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                       587992                       # Number of memory references committed
system.cpu08.commit.loads                      577569                       # Number of loads committed
system.cpu08.commit.membars                       411                       # Number of memory barriers committed
system.cpu08.commit.branches                   217403                       # Number of branches committed
system.cpu08.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                 2121979                       # Number of committed integer instructions.
system.cpu08.commit.function_calls               1219                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu        1356143     58.02%     58.02% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult        393219     16.82%     74.84% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     74.84% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd            0      0.00%     74.84% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     74.84% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     74.84% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult            0      0.00%     74.84% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     74.84% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     74.84% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     74.84% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     74.84% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     74.84% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     74.84% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     74.84% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     74.84% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     74.84% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     74.84% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     74.84% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     74.84% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     74.84% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     74.84% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     74.84% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     74.84% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     74.84% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     74.84% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     74.84% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     74.84% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.84% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.84% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead        577569     24.71%     99.55% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite        10423      0.45%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total         2337354                       # Class of committed instruction
system.cpu08.commit.bw_lim_events               38371                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                    4898634                       # The number of ROB reads
system.cpu08.rob.rob_writes                   4736812                       # The number of ROB writes
system.cpu08.timesIdled                            22                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          1409                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                     404985                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                   2324584                       # Number of Instructions Simulated
system.cpu08.committedOps                     2337354                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             1.111028                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       1.111028                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             0.900068                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       0.900068                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                5995571                       # number of integer regfile reads
system.cpu08.int_regfile_writes               1993915                       # number of integer regfile writes
system.cpu08.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu08.cc_regfile_reads                14233611                       # number of cc regfile reads
system.cpu08.cc_regfile_writes                1293346                       # number of cc regfile writes
system.cpu08.misc_regfile_reads                611898                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                   58                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements          132401                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         835.867020                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs            318446                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs          133423                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs            2.386740                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle       350995000                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data   835.867020                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.816276                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.816276                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1          385                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2          634                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses         1311438                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses        1311438                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data       310102                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total        310102                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data         8337                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total         8337                       # number of WriteReq hits
system.cpu08.dcache.SoftPFReq_hits::cpu08.data            2                       # number of SoftPFReq hits
system.cpu08.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data            1                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data            1                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data       318439                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total         318439                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data       318441                       # number of overall hits
system.cpu08.dcache.overall_hits::total        318441                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data       268466                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total       268466                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data         2070                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         2070                       # number of WriteReq misses
system.cpu08.dcache.SoftPFReq_misses::cpu08.data            3                       # number of SoftPFReq misses
system.cpu08.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data           13                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data            3                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data       270536                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total       270536                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data       270539                       # number of overall misses
system.cpu08.dcache.overall_misses::total       270539                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data   8745074460                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total   8745074460                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data    117755566                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total    117755566                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data        83492                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total        83492                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data         8000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::cpu08.data        11500                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::total        11500                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data   8862830026                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total   8862830026                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data   8862830026                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total   8862830026                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data       578568                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total       578568                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data        10407                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total        10407                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::cpu08.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data       588975                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total       588975                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data       588980                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total       588980                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.464018                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.464018                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.198905                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.198905                       # miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::cpu08.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.928571                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.928571                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.459334                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.459334                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.459335                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.459335                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 32574.234577                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 32574.234577                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 56886.746860                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 56886.746860                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data  6422.461538                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total  6422.461538                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data  2666.666667                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total  2666.666667                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::cpu08.data          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 32760.261207                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 32760.261207                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 32759.897930                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 32759.897930                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs      2141685                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets          148                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs          132592                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    16.152445                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets           74                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks         6161                       # number of writebacks
system.cpu08.dcache.writebacks::total            6161                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data       136070                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total       136070                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data         1039                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total         1039                       # number of WriteReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data       137109                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total       137109                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data       137109                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total       137109                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data       132396                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total       132396                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data         1031                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total         1031                       # number of WriteReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::cpu08.data            2                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data           13                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data            3                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data       133427                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total       133427                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data       133429                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total       133429                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data   4696284465                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total   4696284465                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data     60844424                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total     60844424                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::cpu08.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data        61008                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total        61008                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::cpu08.data        10000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::total        10000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data   4757128889                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total   4757128889                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data   4757133889                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total   4757133889                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.228834                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.228834                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.099068                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.099068                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::cpu08.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.928571                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.928571                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.750000                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.226541                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.226541                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.226542                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.226542                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 35471.498119                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 35471.498119                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 59014.960233                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 59014.960233                       # average WriteReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::cpu08.data         2500                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data  4692.923077                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4692.923077                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data  1666.666667                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total  1666.666667                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 35653.420140                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 35653.420140                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 35652.923195                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 35652.923195                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements               0                       # number of replacements
system.cpu08.icache.tags.tagsinuse          43.298292                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs            278253                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs         5250.056604                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst    43.298292                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.084567                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.084567                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses          556693                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses         556693                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst       278253                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total        278253                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst       278253                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total         278253                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst       278253                       # number of overall hits
system.cpu08.icache.overall_hits::total        278253                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst           67                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst           67                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total           67                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst           67                       # number of overall misses
system.cpu08.icache.overall_misses::total           67                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst      2060440                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total      2060440                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst      2060440                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total      2060440                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst      2060440                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total      2060440                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst       278320                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total       278320                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst       278320                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total       278320                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst       278320                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total       278320                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.000241                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.000241                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.000241                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.000241                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.000241                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.000241                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 30752.835821                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 30752.835821                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 30752.835821                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 30752.835821                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 30752.835821                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 30752.835821                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst           14                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst           14                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst           14                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst           53                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst           53                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst           53                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst      1563538                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total      1563538                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst      1563538                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total      1563538                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst      1563538                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total      1563538                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.000190                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.000190                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.000190                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.000190                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.000190                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.000190                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 29500.716981                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 29500.716981                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 29500.716981                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 29500.716981                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 29500.716981                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 29500.716981                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                233556                       # Number of BP lookups
system.cpu09.branchPred.condPredicted          229726                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect            1531                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups             186833                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                185601                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           99.340588                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                  2032                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu09.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.numCycles                        2581479                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles           280368                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                      2429899                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                    233556                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches           187633                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                     2298116                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                  3871                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu09.fetch.CacheLines                  278179                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                  70                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples          2580426                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            0.948714                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           2.255481                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                2107682     81.68%     81.68% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                  55652      2.16%     83.84% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                  42137      1.63%     85.47% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                  37113      1.44%     86.91% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                  41875      1.62%     88.53% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                  42823      1.66%     90.19% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                  49428      1.92%     92.11% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                 111091      4.31%     96.41% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                  92625      3.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total            2580426                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.090474                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      0.941282                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                 104343                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles             2172348                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                   31016                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles              270813                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                 1906                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved               1713                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts              2378444                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                 121                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                 1906                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                 167535                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles               1212268                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles        15321                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                  202875                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles              980521                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts              2367192                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents               925358                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                12437                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.RenamedOperands           3323432                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups            11646977                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups        3818560                       # Number of integer rename lookups
system.cpu09.rename.CommittedMaps             3263843                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                  59585                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts              423                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts          422                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                 1566989                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads             580650                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores             10726                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads            5708                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores           4821                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                  2359726                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded               819                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                 4161036                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued            2215                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined         28262                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined        99245                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples      2580426                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       1.612538                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      1.638771                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0            891635     34.55%     34.55% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1            761180     29.50%     64.05% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2            105452      4.09%     68.14% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3             99684      3.86%     72.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4            722475     28.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total       2580426                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                   46    100.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu             1358627     32.65%     32.65% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult             393220      9.45%     42.10% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     42.10% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd                 0      0.00%     42.10% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     42.10% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     42.10% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult                0      0.00%     42.10% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     42.10% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     42.10% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     42.10% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     42.10% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     42.10% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     42.10% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     42.10% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     42.10% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     42.10% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     42.10% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     42.10% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     42.10% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     42.10% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     42.10% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     42.10% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     42.10% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     42.10% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     42.10% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     42.10% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     42.10% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.10% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     42.10% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead            2398734     57.65%     99.75% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite             10455      0.25%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total              4161036                       # Type of FU issued
system.cpu09.iq.rate                         1.611881                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                        46                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.000011                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads         10904755                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes         2388818                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses      2339565                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses              4161082                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads             13                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads         3778                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores          411                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads          409                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked      1821825                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                 1906                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                410477                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles               33899                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts           2360548                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts            1103                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts              580650                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts              10726                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts              408                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                12535                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                 762                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents           11                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect         1439                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect           68                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts               1507                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts             4160436                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts             2398264                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts             596                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                           3                       # number of nop insts executed
system.cpu09.iew.exec_refs                    2408685                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                 217518                       # Number of branches executed
system.cpu09.iew.exec_stores                    10421                       # Number of stores executed
system.cpu09.iew.exec_rate                   1.611648                       # Inst execution rate
system.cpu09.iew.wb_sent                      2339989                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                     2339565                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                 1648518                       # num instructions producing a value
system.cpu09.iew.wb_consumers                 2461665                       # num instructions consuming a value
system.cpu09.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu09.iew.wb_rate                     0.906289                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.669676                       # average fanout of values written-back
system.cpu09.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu09.commit.commitSquashedInsts         28204                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls           810                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts            1502                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples      2575527                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     0.905556                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     1.590734                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0      1593198     61.86%     61.86% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1       420023     16.31%     78.17% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2       252255      9.79%     87.96% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3       128649      5.00%     92.96% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4         5730      0.22%     93.18% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5       133377      5.18%     98.36% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6         2386      0.09%     98.45% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7         1590      0.06%     98.51% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8        38319      1.49%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total      2575527                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts            2319682                       # Number of instructions committed
system.cpu09.commit.committedOps              2332283                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                       587187                       # Number of memory references committed
system.cpu09.commit.loads                      576872                       # Number of loads committed
system.cpu09.commit.membars                       406                       # Number of memory barriers committed
system.cpu09.commit.branches                   216194                       # Number of branches committed
system.cpu09.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                 2118087                       # Number of committed integer instructions.
system.cpu09.commit.function_calls               1202                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu        1351877     57.96%     57.96% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult        393219     16.86%     74.82% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     74.82% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd            0      0.00%     74.82% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     74.82% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     74.82% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult            0      0.00%     74.82% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     74.82% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     74.82% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     74.82% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     74.82% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     74.82% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     74.82% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     74.82% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     74.82% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     74.82% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     74.82% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     74.82% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     74.82% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     74.82% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     74.82% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     74.82% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     74.82% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     74.82% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     74.82% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     74.82% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     74.82% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.82% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.82% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead        576872     24.73%     99.56% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite        10315      0.44%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total         2332283                       # Class of committed instruction
system.cpu09.commit.bw_lim_events               38319                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                    4892547                       # The number of ROB reads
system.cpu09.rob.rob_writes                   4725944                       # The number of ROB writes
system.cpu09.timesIdled                            22                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          1053                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                     406183                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                   2319682                       # Number of Instructions Simulated
system.cpu09.committedOps                     2332283                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             1.112859                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       1.112859                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             0.898586                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.898586                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                5988354                       # number of integer regfile reads
system.cpu09.int_regfile_writes               1991788                       # number of integer regfile writes
system.cpu09.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu09.cc_regfile_reads                14214762                       # number of cc regfile reads
system.cpu09.cc_regfile_writes                1286237                       # number of cc regfile writes
system.cpu09.misc_regfile_reads                611155                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   35                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements          132402                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         835.890320                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs            317707                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs          133424                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs            2.381183                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle       351125000                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data   835.890320                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.816299                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.816299                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1          385                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2          634                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses         1309818                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses        1309818                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data       309466                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total        309466                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data         8234                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total         8234                       # number of WriteReq hits
system.cpu09.dcache.SoftPFReq_hits::cpu09.data            2                       # number of SoftPFReq hits
system.cpu09.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data            1                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu09.dcache.demand_hits::cpu09.data       317700                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total         317700                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data       317702                       # number of overall hits
system.cpu09.dcache.overall_hits::total        317702                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data       268402                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total       268402                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data         2070                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total         2070                       # number of WriteReq misses
system.cpu09.dcache.SoftPFReq_misses::cpu09.data            3                       # number of SoftPFReq misses
system.cpu09.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data            8                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data            4                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data       270472                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total       270472                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data       270475                       # number of overall misses
system.cpu09.dcache.overall_misses::total       270475                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data   8747141095                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total   8747141095                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data    117094527                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total    117094527                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data        50996                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total        50996                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data        12000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::cpu09.data        14500                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::total        14500                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data   8864235622                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total   8864235622                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data   8864235622                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total   8864235622                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data       577868                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total       577868                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data        10304                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total        10304                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::cpu09.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data       588172                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total       588172                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data       588177                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total       588177                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.464469                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.464469                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.200893                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.200893                       # miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::cpu09.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.888889                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.888889                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.459852                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.459852                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.459853                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.459853                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 32589.701623                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 32589.701623                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 56567.404348                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 56567.404348                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data  6374.500000                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total  6374.500000                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data         3000                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::cpu09.data          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 32773.209878                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 32773.209878                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 32772.846370                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 32772.846370                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs      2141871                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets          401                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs          132596                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    16.153361                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets   200.500000                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks         6221                       # number of writebacks
system.cpu09.dcache.writebacks::total            6221                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data       136005                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total       136005                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data         1039                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total         1039                       # number of WriteReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data       137044                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total       137044                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data       137044                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total       137044                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data       132397                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total       132397                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data         1031                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total         1031                       # number of WriteReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::cpu09.data            2                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data            8                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data            4                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data       133428                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total       133428                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data       133430                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total       133430                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data   4697739877                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total   4697739877                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data     60416383                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total     60416383                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::cpu09.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data        37004                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total        37004                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::cpu09.data        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::total        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data   4758156260                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total   4758156260                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data   4758161260                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total   4758161260                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.229113                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.229113                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.100058                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.100058                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::cpu09.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.888889                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.888889                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.226852                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.226852                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.226853                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.226853                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 35482.222988                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 35482.222988                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 58599.789525                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 58599.789525                       # average WriteReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::cpu09.data         2500                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data  4625.500000                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4625.500000                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data         1875                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 35660.852745                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 35660.852745                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 35660.355692                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 35660.355692                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements               0                       # number of replacements
system.cpu09.icache.tags.tagsinuse          43.359738                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs            278110                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs         5056.545455                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    43.359738                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.084687                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.084687                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses          556413                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses         556413                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst       278110                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total        278110                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst       278110                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total         278110                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst       278110                       # number of overall hits
system.cpu09.icache.overall_hits::total        278110                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst           69                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst           69                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total           69                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst           69                       # number of overall misses
system.cpu09.icache.overall_misses::total           69                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst      1698203                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total      1698203                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst      1698203                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total      1698203                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst      1698203                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total      1698203                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst       278179                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total       278179                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst       278179                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total       278179                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst       278179                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total       278179                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.000248                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.000248                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.000248                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.000248                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.000248                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.000248                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 24611.637681                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 24611.637681                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 24611.637681                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 24611.637681                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 24611.637681                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 24611.637681                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst           14                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst           14                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst           14                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst           55                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst           55                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst           55                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst      1319532                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total      1319532                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst      1319532                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total      1319532                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst      1319532                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total      1319532                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.000198                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.000198                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.000198                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.000198                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.000198                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.000198                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 23991.490909                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 23991.490909                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 23991.490909                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 23991.490909                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 23991.490909                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 23991.490909                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                233217                       # Number of BP lookups
system.cpu10.branchPred.condPredicted          229383                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect            1533                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups             186384                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                185406                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           99.475277                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                  2034                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu10.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.numCycles                        2580931                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles           280414                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                      2428533                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                    233217                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches           187440                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                     2297507                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                  3875                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu10.fetch.CacheLines                  278209                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                  77                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples          2579865                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            0.948386                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           2.255038                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                2107338     81.68%     81.68% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                  55674      2.16%     83.84% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                  42085      1.63%     85.47% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                  37119      1.44%     86.91% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                  41774      1.62%     88.53% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                  42796      1.66%     90.19% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                  49559      1.92%     92.11% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                 111082      4.31%     96.42% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                  92438      3.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total            2579865                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.090362                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      0.940952                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                 104429                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles             2171894                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                   31023                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles              270612                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                 1907                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved               1712                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts              2376931                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                 129                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                 1907                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                 167345                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles               1212207                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles        15240                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                  202751                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles              980415                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts              2365649                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                   1                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents               924902                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                12582                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.RenamedOperands           3320733                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups            11639475                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups        3816455                       # Number of integer rename lookups
system.cpu10.rename.CommittedMaps             3261412                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                  59318                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts              422                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts          421                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                 1566650                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads             580451                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores             10717                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads            5707                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores           4812                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                  2358321                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded               823                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                 4160722                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued            2198                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined         28205                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined        98870                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples      2579865                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       1.612767                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      1.638881                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0            891106     34.54%     34.54% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1            761624     29.52%     64.06% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2            104960      4.07%     68.13% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3             99522      3.86%     71.99% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4            722653     28.01%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total       2579865                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                   40    100.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu             1357485     32.63%     32.63% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult             393220      9.45%     42.08% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     42.08% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd                 0      0.00%     42.08% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     42.08% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     42.08% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult                0      0.00%     42.08% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     42.08% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     42.08% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     42.08% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     42.08% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     42.08% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     42.08% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     42.08% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     42.08% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     42.08% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     42.08% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     42.08% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     42.08% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     42.08% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     42.08% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     42.08% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     42.08% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     42.08% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     42.08% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     42.08% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     42.08% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.08% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     42.08% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead            2399580     57.67%     99.75% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite             10437      0.25%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total              4160722                       # Type of FU issued
system.cpu10.iq.rate                         1.612101                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                        40                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.000010                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads         10903543                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes         2387364                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses      2338234                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses              4160762                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads             14                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads         3762                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores          423                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads          406                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked      1822833                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                 1907                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                409647                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles               33736                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts           2359147                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts            1042                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts              580451                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts              10717                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts              408                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                12613                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                 705                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect         1436                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect           73                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts               1509                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts             4160127                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts             2399115                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts             591                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                           3                       # number of nop insts executed
system.cpu10.iew.exec_refs                    2409516                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                 217199                       # Number of branches executed
system.cpu10.iew.exec_stores                    10401                       # Number of stores executed
system.cpu10.iew.exec_rate                   1.611871                       # Inst execution rate
system.cpu10.iew.wb_sent                      2338653                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                     2338234                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                 1647415                       # num instructions producing a value
system.cpu10.iew.wb_consumers                 2459561                       # num instructions consuming a value
system.cpu10.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu10.iew.wb_rate                     0.905965                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.669800                       # average fanout of values written-back
system.cpu10.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu10.commit.commitSquashedInsts         28135                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls           805                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts            1503                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples      2574970                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     0.905230                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     1.589854                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0      1592667     61.85%     61.85% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1       420210     16.32%     78.17% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2       252359      9.80%     87.97% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3       128562      4.99%     92.96% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4         5638      0.22%     93.18% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5       133367      5.18%     98.36% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6         2406      0.09%     98.46% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7         1586      0.06%     98.52% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8        38175      1.48%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total      2574970                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts            2318367                       # Number of instructions committed
system.cpu10.commit.committedOps              2330939                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                       586983                       # Number of memory references committed
system.cpu10.commit.loads                      576689                       # Number of loads committed
system.cpu10.commit.membars                       405                       # Number of memory barriers committed
system.cpu10.commit.branches                   215870                       # Number of branches committed
system.cpu10.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                 2117062                       # Number of committed integer instructions.
system.cpu10.commit.function_calls               1199                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu        1350737     57.95%     57.95% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult        393219     16.87%     74.82% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     74.82% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd            0      0.00%     74.82% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     74.82% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     74.82% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult            0      0.00%     74.82% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     74.82% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     74.82% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     74.82% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     74.82% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     74.82% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     74.82% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     74.82% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     74.82% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     74.82% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     74.82% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     74.82% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     74.82% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     74.82% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     74.82% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     74.82% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     74.82% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     74.82% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     74.82% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     74.82% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     74.82% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.82% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.82% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead        576689     24.74%     99.56% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite        10294      0.44%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total         2330939                       # Class of committed instruction
system.cpu10.commit.bw_lim_events               38175                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                    4890734                       # The number of ROB reads
system.cpu10.rob.rob_writes                   4723118                       # The number of ROB writes
system.cpu10.timesIdled                            23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          1066                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                     406731                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                   2318367                       # Number of Instructions Simulated
system.cpu10.committedOps                     2330939                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             1.113254                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       1.113254                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             0.898268                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.898268                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                5987758                       # number of integer regfile reads
system.cpu10.int_regfile_writes               1991251                       # number of integer regfile writes
system.cpu10.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu10.cc_regfile_reads                14213295                       # number of cc regfile reads
system.cpu10.cc_regfile_writes                1284359                       # number of cc regfile writes
system.cpu10.misc_regfile_reads                610815                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   22                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements          132403                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         835.943892                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs            317489                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs          133425                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs            2.379532                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle       351232500                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   835.943892                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.816351                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.816351                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1          385                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2          634                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses         1309431                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses        1309431                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data       309266                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total        309266                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data         8216                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         8216                       # number of WriteReq hits
system.cpu10.dcache.SoftPFReq_hits::cpu10.data            2                       # number of SoftPFReq hits
system.cpu10.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data            1                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu10.dcache.demand_hits::cpu10.data       317482                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total         317482                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data       317484                       # number of overall hits
system.cpu10.dcache.overall_hits::total        317484                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data       268432                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total       268432                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data         2070                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total         2070                       # number of WriteReq misses
system.cpu10.dcache.SoftPFReq_misses::cpu10.data            3                       # number of SoftPFReq misses
system.cpu10.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data            5                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data            3                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data       270502                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total       270502                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data       270505                       # number of overall misses
system.cpu10.dcache.overall_misses::total       270505                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data   8746646248                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total   8746646248                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data    118214803                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total    118214803                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data        29493                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total        29493                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data        12000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data   8864861051                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total   8864861051                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data   8864861051                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total   8864861051                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data       577698                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total       577698                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data        10286                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total        10286                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::cpu10.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data       587984                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total       587984                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data       587989                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total       587989                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.464658                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.464658                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.201244                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.201244                       # miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::cpu10.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data            1                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.460050                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.460050                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.460051                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.460051                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 32584.215921                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 32584.215921                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 57108.600483                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 57108.600483                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data  5898.600000                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total  5898.600000                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data         4000                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 32771.887273                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 32771.887273                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 32771.523820                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 32771.523820                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs      2141637                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets          397                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs          132621                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    16.148551                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets   198.500000                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks         6225                       # number of writebacks
system.cpu10.dcache.writebacks::total            6225                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data       136034                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total       136034                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data         1039                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total         1039                       # number of WriteReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data       137073                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total       137073                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data       137073                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total       137073                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data       132398                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total       132398                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data         1031                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total         1031                       # number of WriteReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::cpu10.data            2                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data            5                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data            3                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data       133429                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total       133429                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data       133431                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total       133431                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data   4697228813                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total   4697228813                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data     60981185                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total     60981185                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::cpu10.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data        21007                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total        21007                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data   4758209998                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total   4758209998                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data   4758214998                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total   4758214998                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.229182                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.229182                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.100233                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.100233                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::cpu10.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.226926                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.226926                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.226928                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.226928                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 35478.094933                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 35478.094933                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 59147.609117                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 59147.609117                       # average WriteReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::cpu10.data         2500                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data  4201.400000                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4201.400000                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data         2500                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 35660.988226                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 35660.988226                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 35660.491175                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 35660.491175                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse          43.355685                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs            278137                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs              57                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs         4879.596491                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    43.355685                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.084679                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.084679                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses          556475                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses         556475                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst       278137                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total        278137                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst       278137                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total         278137                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst       278137                       # number of overall hits
system.cpu10.icache.overall_hits::total        278137                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst           72                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst           72                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total           72                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst           72                       # number of overall misses
system.cpu10.icache.overall_misses::total           72                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst      1867704                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total      1867704                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst      1867704                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total      1867704                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst      1867704                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total      1867704                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst       278209                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total       278209                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst       278209                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total       278209                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst       278209                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total       278209                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.000259                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000259                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.000259                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000259                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.000259                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000259                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 25940.333333                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 25940.333333                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 25940.333333                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 25940.333333                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 25940.333333                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 25940.333333                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst           15                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst           15                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst           15                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst           57                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst           57                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst           57                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst      1341532                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total      1341532                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst      1341532                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total      1341532                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst      1341532                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total      1341532                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.000205                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.000205                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.000205                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.000205                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 23535.649123                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 23535.649123                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 23535.649123                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 23535.649123                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 23535.649123                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 23535.649123                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                233061                       # Number of BP lookups
system.cpu11.branchPred.condPredicted          229210                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect            1539                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups             228747                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                185317                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           81.013959                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                  2047                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu11.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.numCycles                        2580299                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles           280423                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                      2427959                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                    233061                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches           187364                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                     2296821                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                  3885                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu11.fetch.CacheLines                  278223                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                  74                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples          2579193                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            0.948414                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           2.254992                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                2106649     81.68%     81.68% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                  55800      2.16%     83.84% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                  42150      1.63%     85.48% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                  36998      1.43%     86.91% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                  41799      1.62%     88.53% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                  42802      1.66%     90.19% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                  49480      1.92%     92.11% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                 111156      4.31%     96.42% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                  92359      3.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total            2579193                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.090323                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      0.940960                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                 104164                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles             2171558                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                   31202                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles              270356                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                 1913                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved               1721                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts              2376356                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                 114                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                 1913                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                 167471                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles               1212042                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles        15260                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                  202543                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles              979964                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts              2365262                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents               925055                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                12231                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.RenamedOperands           3319804                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups            11637527                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups        3815876                       # Number of integer rename lookups
system.cpu11.rename.CommittedMaps             3260335                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                  59465                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts              426                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts          425                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                 1566505                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads             580363                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores             10680                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads            5700                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores           4773                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                  2357613                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded               832                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                 4159449                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued            2187                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined         28116                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined        98661                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples      2579193                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       1.612694                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      1.638953                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0            891099     34.55%     34.55% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1            761124     29.51%     64.06% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2            105148      4.08%     68.14% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3             99259      3.85%     71.98% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4            722563     28.02%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total       2579193                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                   51    100.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu             1356930     32.62%     32.62% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult             393220      9.45%     42.08% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     42.08% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd                 0      0.00%     42.08% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     42.08% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     42.08% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult                0      0.00%     42.08% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     42.08% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     42.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     42.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     42.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     42.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     42.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     42.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     42.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     42.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     42.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     42.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     42.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     42.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     42.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     42.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     42.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     42.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     42.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     42.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     42.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     42.08% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead            2398885     57.67%     99.75% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite             10414      0.25%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total              4159449                       # Type of FU issued
system.cpu11.iq.rate                         1.612003                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                        51                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.000012                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads         10900325                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes         2386576                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses      2337558                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses              4159500                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads             11                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads         3765                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores          401                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads          405                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked      1822264                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                 1913                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                410850                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles               33723                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts           2358448                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts            1191                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts              580363                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts              10680                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts              412                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                12777                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                 661                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect         1435                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect           79                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts               1514                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts             4158864                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts             2398431                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts             581                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                           3                       # number of nop insts executed
system.cpu11.iew.exec_refs                    2408812                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                 217051                       # Number of branches executed
system.cpu11.iew.exec_stores                    10381                       # Number of stores executed
system.cpu11.iew.exec_rate                   1.611776                       # Inst execution rate
system.cpu11.iew.wb_sent                      2337980                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                     2337558                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                 1646958                       # num instructions producing a value
system.cpu11.iew.wb_consumers                 2458531                       # num instructions consuming a value
system.cpu11.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu11.iew.wb_rate                     0.905925                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.669895                       # average fanout of values written-back
system.cpu11.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu11.commit.commitSquashedInsts         28062                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls           810                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts            1510                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples      2574301                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     0.905228                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     1.591657                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0      1592904     61.88%     61.88% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1       420031     16.32%     78.19% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2       252011      9.79%     87.98% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3       128085      4.98%     92.96% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4         5725      0.22%     93.18% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5       132923      5.16%     98.34% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6         2434      0.09%     98.44% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7         1602      0.06%     98.50% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8        38586      1.50%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total      2574301                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts            2317795                       # Number of instructions committed
system.cpu11.commit.committedOps              2330329                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                       586877                       # Number of memory references committed
system.cpu11.commit.loads                      576598                       # Number of loads committed
system.cpu11.commit.membars                       403                       # Number of memory barriers committed
system.cpu11.commit.branches                   215728                       # Number of branches committed
system.cpu11.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                 2116588                       # Number of committed integer instructions.
system.cpu11.commit.function_calls               1195                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu        1350233     57.94%     57.94% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult        393219     16.87%     74.82% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     74.82% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd            0      0.00%     74.82% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     74.82% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     74.82% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult            0      0.00%     74.82% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     74.82% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     74.82% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     74.82% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     74.82% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     74.82% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     74.82% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     74.82% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     74.82% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     74.82% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     74.82% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     74.82% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     74.82% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     74.82% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     74.82% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     74.82% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     74.82% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     74.82% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     74.82% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     74.82% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     74.82% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.82% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.82% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead        576598     24.74%     99.56% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite        10279      0.44%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total         2330329                       # Class of committed instruction
system.cpu11.commit.bw_lim_events               38586                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                    4888984                       # The number of ROB reads
system.cpu11.rob.rob_writes                   4721745                       # The number of ROB writes
system.cpu11.timesIdled                            22                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          1106                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                     407363                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                   2317795                       # Number of Instructions Simulated
system.cpu11.committedOps                     2330329                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             1.113256                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       1.113256                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             0.898266                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.898266                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                5985966                       # number of integer regfile reads
system.cpu11.int_regfile_writes               1990958                       # number of integer regfile writes
system.cpu11.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu11.cc_regfile_reads                14209257                       # number of cc regfile reads
system.cpu11.cc_regfile_writes                1283464                       # number of cc regfile writes
system.cpu11.misc_regfile_reads                610736                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                   55                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements          132405                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         835.883196                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs            317330                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs          133428                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs            2.378286                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle       351350000                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   835.883196                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.816292                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.816292                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1          385                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2          633                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses         1309192                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses        1309192                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data       309127                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total        309127                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data         8193                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         8193                       # number of WriteReq hits
system.cpu11.dcache.SoftPFReq_hits::cpu11.data            2                       # number of SoftPFReq hits
system.cpu11.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data            2                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu11.dcache.demand_hits::cpu11.data       317320                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total         317320                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data       317322                       # number of overall hits
system.cpu11.dcache.overall_hits::total        317322                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data       268459                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total       268459                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data         2070                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total         2070                       # number of WriteReq misses
system.cpu11.dcache.SoftPFReq_misses::cpu11.data            3                       # number of SoftPFReq misses
system.cpu11.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data           13                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data            4                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data       270529                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total       270529                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data       270532                       # number of overall misses
system.cpu11.dcache.overall_misses::total       270532                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data   8745857470                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total   8745857470                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data    116242035                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total    116242035                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data        80993                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total        80993                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data        20000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total        20000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::cpu11.data        10000                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total        10000                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data   8862099505                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total   8862099505                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data   8862099505                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total   8862099505                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data       577586                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total       577586                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data        10263                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total        10263                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::cpu11.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data       587849                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total       587849                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data       587854                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total       587854                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.464795                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.464795                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.201695                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.201695                       # miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::cpu11.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.866667                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.866667                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.460202                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.460202                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.460203                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.460203                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 32578.000626                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 32578.000626                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 56155.572464                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 56155.572464                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data  6230.230769                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total  6230.230769                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data         5000                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total         5000                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::cpu11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 32758.408544                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 32758.408544                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 32758.045277                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 32758.045277                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs      2142527                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets          190                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs          132600                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    16.157821                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets           95                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks         6167                       # number of writebacks
system.cpu11.dcache.writebacks::total            6167                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data       136059                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total       136059                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data         1039                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total         1039                       # number of WriteReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data       137098                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total       137098                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data       137098                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total       137098                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data       132400                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total       132400                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data         1031                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total         1031                       # number of WriteReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::cpu11.data            2                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data           13                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data            4                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data       133431                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total       133431                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data       133433                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total       133433                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data   4697938925                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total   4697938925                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data     60145166                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total     60145166                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::cpu11.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data        59507                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total        59507                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data        15500                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total        15500                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::cpu11.data         8500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total         8500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data   4758084091                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total   4758084091                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data   4758089091                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total   4758089091                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.229230                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.229230                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.100458                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.100458                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::cpu11.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.866667                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.866667                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.226982                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.226982                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.226983                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.226983                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 35482.922394                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 35482.922394                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 58336.727449                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 58336.727449                       # average WriteReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::cpu11.data         2500                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data  4577.461538                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4577.461538                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data         3875                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total         3875                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 35659.510091                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 35659.510091                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 35659.013070                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 35659.013070                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse          43.272767                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs            278155                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs         5057.363636                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    43.272767                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.084517                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.084517                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses          556501                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses         556501                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst       278155                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total        278155                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst       278155                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total         278155                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst       278155                       # number of overall hits
system.cpu11.icache.overall_hits::total        278155                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst           68                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total           68                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst           68                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total           68                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst           68                       # number of overall misses
system.cpu11.icache.overall_misses::total           68                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst      1768950                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total      1768950                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst      1768950                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total      1768950                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst      1768950                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total      1768950                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst       278223                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total       278223                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst       278223                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total       278223                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst       278223                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total       278223                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.000244                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000244                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.000244                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000244                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.000244                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000244                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 26013.970588                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 26013.970588                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 26013.970588                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 26013.970588                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 26013.970588                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 26013.970588                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst           13                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst           13                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst           13                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst           55                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst           55                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst           55                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst      1324028                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total      1324028                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst      1324028                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total      1324028                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst      1324028                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total      1324028                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.000198                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.000198                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.000198                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.000198                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.000198                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.000198                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 24073.236364                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 24073.236364                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 24073.236364                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 24073.236364                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 24073.236364                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 24073.236364                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                232455                       # Number of BP lookups
system.cpu12.branchPred.condPredicted          228679                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect            1520                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups             230363                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                185011                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           80.312811                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                  2021                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu12.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.numCycles                        2579667                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles           280359                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                      2425292                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                    232455                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches           187032                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                     2296381                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                  3843                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu12.fetch.CacheLines                  278092                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                  59                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples          2578668                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            0.947467                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           2.253944                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                2106696     81.70%     81.70% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                  55728      2.16%     83.86% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                  42052      1.63%     85.49% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                  36951      1.43%     86.92% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                  41742      1.62%     88.54% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                  42743      1.66%     90.20% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                  49518      1.92%     92.12% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                 111177      4.31%     96.43% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                  92061      3.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total            2578668                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.090110                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      0.940157                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                 104245                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles             2171336                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                   30900                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles              270295                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                 1892                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved               1686                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts              2373680                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                 109                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                 1892                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                 167277                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles               1212388                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles        15285                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                  202337                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles              979489                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts              2362680                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                   7                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents               924460                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                11913                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.RenamedOperands           3315571                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups            11625066                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups        3812493                       # Number of integer rename lookups
system.cpu12.rename.CommittedMaps             3256700                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                  58871                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts              416                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts          417                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                 1566877                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads             580007                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores             10603                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads            5658                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores           4729                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                  2355318                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded               811                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                 4156643                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued            2129                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined         27849                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined        98056                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples      2578668                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       1.611934                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      1.638824                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0            891331     34.57%     34.57% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1            761339     29.52%     64.09% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2            104693      4.06%     68.15% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3             99302      3.85%     72.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4            722003     28.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total       2578668                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                   39    100.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu             1355121     32.60%     32.60% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult             393220      9.46%     42.06% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     42.06% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd                 0      0.00%     42.06% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     42.06% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     42.06% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult                0      0.00%     42.06% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     42.06% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     42.06% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     42.06% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     42.06% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     42.06% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     42.06% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     42.06% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     42.06% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     42.06% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     42.06% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     42.06% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     42.06% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     42.06% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     42.06% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     42.06% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     42.06% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     42.06% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     42.06% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     42.06% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     42.06% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.06% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     42.06% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead            2397948     57.69%     99.75% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite             10354      0.25%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total              4156643                       # Type of FU issued
system.cpu12.iq.rate                         1.611310                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                        39                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.000009                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads         10894122                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes         2383992                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses      2335396                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses              4156682                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads             14                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads         3697                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores          371                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads          401                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked      1821634                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                 1892                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                410728                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles               33646                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts           2356132                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts            1126                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts              580007                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts              10603                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts              404                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                12583                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                 542                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect         1429                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect           64                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts               1493                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts             4156068                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts             2397487                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts             575                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                           3                       # number of nop insts executed
system.cpu12.iew.exec_refs                    2407811                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                 216530                       # Number of branches executed
system.cpu12.iew.exec_stores                    10324                       # Number of stores executed
system.cpu12.iew.exec_rate                   1.611087                       # Inst execution rate
system.cpu12.iew.wb_sent                      2335814                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                     2335396                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                 1645271                       # num instructions producing a value
system.cpu12.iew.wb_consumers                 2455308                       # num instructions consuming a value
system.cpu12.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu12.iew.wb_rate                     0.905309                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.670087                       # average fanout of values written-back
system.cpu12.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu12.commit.commitSquashedInsts         27783                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls           799                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts            1491                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples      2573812                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     0.904604                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     1.589412                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0      1592274     61.86%     61.86% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1       420187     16.33%     78.19% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2       252228      9.80%     87.99% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3       128256      4.98%     92.97% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4         5550      0.22%     93.19% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5       133146      5.17%     98.36% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6         2424      0.09%     98.46% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7         1581      0.06%     98.52% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8        38166      1.48%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total      2573812                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts            2315813                       # Number of instructions committed
system.cpu12.commit.committedOps              2328280                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                       586542                       # Number of memory references committed
system.cpu12.commit.loads                      576310                       # Number of loads committed
system.cpu12.commit.membars                       400                       # Number of memory barriers committed
system.cpu12.commit.branches                   215241                       # Number of branches committed
system.cpu12.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                 2115015                       # Number of committed integer instructions.
system.cpu12.commit.function_calls               1188                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu        1348519     57.92%     57.92% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult        393219     16.89%     74.81% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     74.81% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd            0      0.00%     74.81% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     74.81% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     74.81% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult            0      0.00%     74.81% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     74.81% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     74.81% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     74.81% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     74.81% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     74.81% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     74.81% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     74.81% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     74.81% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     74.81% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     74.81% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     74.81% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     74.81% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     74.81% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     74.81% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     74.81% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     74.81% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     74.81% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     74.81% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     74.81% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     74.81% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.81% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.81% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead        576310     24.75%     99.56% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite        10232      0.44%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total         2328280                       # Class of committed instruction
system.cpu12.commit.bw_lim_events               38166                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                    4886613                       # The number of ROB reads
system.cpu12.rob.rob_writes                   4717052                       # The number of ROB writes
system.cpu12.timesIdled                            24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                           999                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                     407995                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                   2315813                       # Number of Instructions Simulated
system.cpu12.committedOps                     2328280                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             1.113936                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       1.113936                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             0.897718                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.897718                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                5982550                       # number of integer regfile reads
system.cpu12.int_regfile_writes               1990063                       # number of integer regfile writes
system.cpu12.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu12.cc_regfile_reads                14199915                       # number of cc regfile reads
system.cpu12.cc_regfile_writes                1280579                       # number of cc regfile writes
system.cpu12.misc_regfile_reads                610316                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   30                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements          132405                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         835.772990                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs            316976                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs          133427                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs            2.375651                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle       351294500                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   835.772990                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.816185                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.816185                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1          385                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2          633                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses         1308532                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses        1308532                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data       308817                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total        308817                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data         8152                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         8152                       # number of WriteReq hits
system.cpu12.dcache.SoftPFReq_hits::cpu12.data            2                       # number of SoftPFReq hits
system.cpu12.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu12.dcache.demand_hits::cpu12.data       316969                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total         316969                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data       316971                       # number of overall hits
system.cpu12.dcache.overall_hits::total        316971                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data       268488                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total       268488                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data         2070                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total         2070                       # number of WriteReq misses
system.cpu12.dcache.SoftPFReq_misses::cpu12.data            3                       # number of SoftPFReq misses
system.cpu12.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data            8                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data            5                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data       270558                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total       270558                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data       270561                       # number of overall misses
system.cpu12.dcache.overall_misses::total       270561                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data   8747210344                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total   8747210344                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data    117752277                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total    117752277                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data        87496                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total        87496                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data        17500                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total        17500                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::cpu12.data        24498                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total        24498                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data   8864962621                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total   8864962621                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data   8864962621                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total   8864962621                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data       577305                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total       577305                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data        10222                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total        10222                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::cpu12.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data       587527                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total       587527                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data       587532                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total       587532                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.465071                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.465071                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.202504                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.202504                       # miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::cpu12.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data            1                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.460503                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.460503                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.460504                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.460504                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 32579.520664                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 32579.520664                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 56885.157971                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 56885.157971                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data        10937                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total        10937                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data         3500                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total         3500                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::cpu12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 32765.479568                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 32765.479568                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 32765.116262                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 32765.116262                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs      2142392                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets          164                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs          132625                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    16.153757                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          164                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks         6196                       # number of writebacks
system.cpu12.dcache.writebacks::total            6196                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data       136088                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total       136088                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data         1039                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total         1039                       # number of WriteReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data       137127                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total       137127                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data       137127                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total       137127                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data       132400                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total       132400                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data         1031                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total         1031                       # number of WriteReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::cpu12.data            2                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data            8                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data            5                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data       133431                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total       133431                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data       133433                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total       133433                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data   4697058186                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total   4697058186                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data     61004399                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total     61004399                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::cpu12.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data        73504                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total        73504                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data        13000                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total        13000                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::cpu12.data        20502                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total        20502                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data   4758062585                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total   4758062585                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data   4758067585                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total   4758067585                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.229342                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.229342                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.100861                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.100861                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::cpu12.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.227106                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.227106                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.227108                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.227108                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 35476.270287                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 35476.270287                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 59170.125121                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 59170.125121                       # average WriteReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::cpu12.data         2500                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data         9188                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9188                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data         2600                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total         2600                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 35659.348914                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 35659.348914                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 35658.851896                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 35658.851896                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse          43.262617                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs            278024                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs         5148.592593                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    43.262617                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.084497                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.084497                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses          556238                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses         556238                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst       278024                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total        278024                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst       278024                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total         278024                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst       278024                       # number of overall hits
system.cpu12.icache.overall_hits::total        278024                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst           68                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total           68                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst           68                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total           68                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst           68                       # number of overall misses
system.cpu12.icache.overall_misses::total           68                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst      1494212                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total      1494212                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst      1494212                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total      1494212                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst      1494212                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total      1494212                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst       278092                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total       278092                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst       278092                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total       278092                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst       278092                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total       278092                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.000245                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000245                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.000245                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000245                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.000245                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000245                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 21973.705882                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 21973.705882                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 21973.705882                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 21973.705882                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 21973.705882                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 21973.705882                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst           14                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst           14                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst           14                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst           54                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst           54                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst           54                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst      1237785                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total      1237785                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst      1237785                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total      1237785                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst      1237785                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total      1237785                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.000194                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.000194                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.000194                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.000194                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.000194                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.000194                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 22921.944444                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 22921.944444                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 22921.944444                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 22921.944444                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 22921.944444                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 22921.944444                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                232164                       # Number of BP lookups
system.cpu13.branchPred.condPredicted          228351                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect            1546                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups             227785                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                184844                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           81.148451                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                  2032                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu13.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.numCycles                        2579255                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles           280409                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                      2424798                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                    232164                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches           186876                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                     2295884                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                  3889                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu13.fetch.CacheLines                  278188                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                  63                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples          2578244                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            0.947492                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           2.253433                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                2106159     81.69%     81.69% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                  55510      2.15%     83.84% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                  42262      1.64%     85.48% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                  37061      1.44%     86.92% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                  42102      1.63%     88.55% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                  42663      1.65%     90.21% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                  49439      1.92%     92.12% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                 111092      4.31%     96.43% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                  91956      3.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total            2578244                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.090012                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      0.940116                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                 104104                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles             2171104                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                   30980                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles              270141                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                 1915                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved               1705                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts              2372953                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                 109                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                 1915                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                 167468                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles               1211329                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles        15265                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                  202444                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles              979823                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts              2361808                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                  11                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents               924533                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                12710                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.RenamedOperands           3313377                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups            11620750                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups        3811251                       # Number of integer rename lookups
system.cpu13.rename.CommittedMaps             3253990                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                  59386                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts              421                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts          420                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                 1564928                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads             579979                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores             10683                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads            5692                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores           4734                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                  2354302                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded               816                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                 4154585                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued            2203                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined         28299                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined        99339                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples      2578244                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       1.611401                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      1.638245                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0            891108     34.56%     34.56% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1            761141     29.52%     64.08% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2            105502      4.09%     68.18% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3             99532      3.86%     72.04% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4            720961     27.96%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total       2578244                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                   34    100.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu             1353975     32.59%     32.59% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult             393220      9.46%     42.05% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     42.05% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd                 0      0.00%     42.05% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     42.05% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     42.05% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult                0      0.00%     42.05% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     42.05% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     42.05% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     42.05% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     42.05% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     42.05% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     42.05% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     42.05% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     42.05% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     42.05% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     42.05% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     42.05% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     42.05% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     42.05% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     42.05% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     42.05% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     42.05% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     42.05% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     42.05% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     42.05% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     42.05% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.05% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     42.05% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead            2397020     57.70%     99.75% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite             10370      0.25%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total              4154585                       # Type of FU issued
system.cpu13.iq.rate                         1.610769                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                        34                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.000008                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads         10889647                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes         2383430                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses      2334110                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses              4154619                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads             30                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads         3856                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores          460                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads          410                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked      1820811                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                 1915                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                410351                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles               34371                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts           2355121                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts            1148                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts              579979                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts              10683                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts              407                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                12365                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                1494                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents           13                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect         1431                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect           89                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts               1520                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts             4153975                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts             2396553                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts             606                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                           3                       # number of nop insts executed
system.cpu13.iew.exec_refs                    2406885                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                 216196                       # Number of branches executed
system.cpu13.iew.exec_stores                    10332                       # Number of stores executed
system.cpu13.iew.exec_rate                   1.610533                       # Inst execution rate
system.cpu13.iew.wb_sent                      2334530                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                     2334110                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                 1644766                       # num instructions producing a value
system.cpu13.iew.wb_consumers                 2453749                       # num instructions consuming a value
system.cpu13.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu13.iew.wb_rate                     0.904955                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.670307                       # average fanout of values written-back
system.cpu13.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu13.commit.commitSquashedInsts         28216                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls           802                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts            1517                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples      2573322                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     0.904208                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     1.589847                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0      1592678     61.89%     61.89% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1       419720     16.31%     78.20% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2       252120      9.80%     88.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3       127992      4.97%     92.97% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4         5763      0.22%     93.20% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5       132746      5.16%     98.36% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6         2380      0.09%     98.45% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7         1563      0.06%     98.51% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8        38360      1.49%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total      2573322                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts            2314372                       # Number of instructions committed
system.cpu13.commit.committedOps              2326819                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                       586346                       # Number of memory references committed
system.cpu13.commit.loads                      576123                       # Number of loads committed
system.cpu13.commit.membars                       400                       # Number of memory barriers committed
system.cpu13.commit.branches                   214882                       # Number of branches committed
system.cpu13.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                 2113909                       # Number of committed integer instructions.
system.cpu13.commit.function_calls               1186                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu        1347254     57.90%     57.90% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult        393219     16.90%     74.80% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     74.80% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd            0      0.00%     74.80% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     74.80% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     74.80% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult            0      0.00%     74.80% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     74.80% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     74.80% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     74.80% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     74.80% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     74.80% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     74.80% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     74.80% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     74.80% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     74.80% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     74.80% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     74.80% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     74.80% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     74.80% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     74.80% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     74.80% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     74.80% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     74.80% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     74.80% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     74.80% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     74.80% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.80% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.80% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead        576123     24.76%     99.56% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite        10223      0.44%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total         2326819                       # Class of committed instruction
system.cpu13.commit.bw_lim_events               38360                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                    4884914                       # The number of ROB reads
system.cpu13.rob.rob_writes                   4715081                       # The number of ROB writes
system.cpu13.timesIdled                            23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          1011                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                     408407                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                   2314372                       # Number of Instructions Simulated
system.cpu13.committedOps                     2326819                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             1.114451                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       1.114451                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             0.897303                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.897303                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                5979650                       # number of integer regfile reads
system.cpu13.int_regfile_writes               1989601                       # number of integer regfile writes
system.cpu13.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu13.cc_regfile_reads                14193255                       # number of cc regfile reads
system.cpu13.cc_regfile_writes                1278507                       # number of cc regfile writes
system.cpu13.misc_regfile_reads                610211                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                   48                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements          132402                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         835.739106                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs            316769                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs          133424                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs            2.374153                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle       351295000                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   835.739106                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.816151                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.816151                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1          385                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2          633                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses         1308165                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses        1308165                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data       308623                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total        308623                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data         8139                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         8139                       # number of WriteReq hits
system.cpu13.dcache.SoftPFReq_hits::cpu13.data            2                       # number of SoftPFReq hits
system.cpu13.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data            2                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu13.dcache.demand_hits::cpu13.data       316762                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total         316762                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data       316764                       # number of overall hits
system.cpu13.dcache.overall_hits::total        316764                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data       268506                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total       268506                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data         2070                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total         2070                       # number of WriteReq misses
system.cpu13.dcache.SoftPFReq_misses::cpu13.data            3                       # number of SoftPFReq misses
system.cpu13.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data           10                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data            6                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data       270576                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total       270576                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data       270579                       # number of overall misses
system.cpu13.dcache.overall_misses::total       270579                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data   8745356219                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total   8745356219                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data    118867062                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total    118867062                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data        78996                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total        78996                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data        47501                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total        47501                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::cpu13.data        56500                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::total        56500                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data   8864223281                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total   8864223281                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data   8864223281                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total   8864223281                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data       577129                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total       577129                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data        10209                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total        10209                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::cpu13.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data       587338                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total       587338                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data       587343                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total       587343                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.465244                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.465244                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.202762                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.202762                       # miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::cpu13.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.460682                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.460682                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.460683                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.460683                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 32570.431272                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 32570.431272                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 57423.701449                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 57423.701449                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data  7899.600000                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total  7899.600000                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data  7916.833333                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total  7916.833333                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::cpu13.data          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 32760.567386                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 32760.567386                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 32760.204158                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 32760.204158                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs      2142477                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets          249                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs          132608                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    16.156469                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets   124.500000                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks         6103                       # number of writebacks
system.cpu13.dcache.writebacks::total            6103                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data       136108                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total       136108                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data         1039                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total         1039                       # number of WriteReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data       137147                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total       137147                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data       137147                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total       137147                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data       132398                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total       132398                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data         1031                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total         1031                       # number of WriteReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::cpu13.data            2                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data           10                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data            6                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data       133429                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total       133429                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data       133431                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total       133431                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data   4695892868                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total   4695892868                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data     61144670                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total     61144670                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::cpu13.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data        63004                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total        63004                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data        42999                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total        42999                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::cpu13.data        52000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total        52000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data   4757037538                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total   4757037538                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data   4757042538                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total   4757042538                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.229408                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.229408                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.100989                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.100989                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::cpu13.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.227176                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.227176                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.227177                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.227177                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 35468.004562                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 35468.004562                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 59306.178468                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 59306.178468                       # average WriteReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::cpu13.data         2500                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data  6300.400000                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6300.400000                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data  7166.500000                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total  7166.500000                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu13.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 35652.201081                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 35652.201081                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 35651.704162                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 35651.704162                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse          42.436268                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs            278123                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs         5056.781818                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    42.436268                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.082883                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.082883                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses          556431                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses         556431                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst       278123                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total        278123                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst       278123                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total         278123                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst       278123                       # number of overall hits
system.cpu13.icache.overall_hits::total        278123                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst           65                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst           65                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total           65                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst           65                       # number of overall misses
system.cpu13.icache.overall_misses::total           65                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst      1495991                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total      1495991                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst      1495991                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total      1495991                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst      1495991                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total      1495991                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst       278188                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total       278188                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst       278188                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total       278188                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst       278188                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total       278188                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.000234                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000234                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.000234                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000234                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.000234                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000234                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 23015.246154                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 23015.246154                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 23015.246154                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 23015.246154                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 23015.246154                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 23015.246154                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst           10                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst           10                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst           10                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst           55                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst           55                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst           55                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst      1317009                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total      1317009                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst      1317009                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total      1317009                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst      1317009                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total      1317009                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.000198                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.000198                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.000198                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.000198                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.000198                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.000198                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 23945.618182                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 23945.618182                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 23945.618182                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 23945.618182                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 23945.618182                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 23945.618182                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                232717                       # Number of BP lookups
system.cpu14.branchPred.condPredicted          228952                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect            1551                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups             185428                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                185137                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           99.843066                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                  2017                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu14.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.numCycles                        2578623                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles           280396                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                      2427326                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                    232717                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches           187154                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                     2295216                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                  3899                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu14.fetch.CacheLines                  278163                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                  66                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples          2577568                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            0.948652                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           2.255001                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                2105204     81.67%     81.67% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                  55674      2.16%     83.83% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                  42162      1.64%     85.47% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                  36963      1.43%     86.90% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                  41869      1.62%     88.53% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                  42791      1.66%     90.19% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                  49612      1.92%     92.11% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                 111119      4.31%     96.42% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                  92174      3.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total            2577568                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.090249                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      0.941326                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                 104402                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles             2169863                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                   30799                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles              270583                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                 1921                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved               1676                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                  31                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts              2375085                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                  99                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                 1921                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                 167503                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles               1211639                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles        14245                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                  202671                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles              979589                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts              2363907                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                  35                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents               924443                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                12551                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.RenamedOperands           3317496                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups            11631170                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups        3814278                       # Number of integer rename lookups
system.cpu14.rename.CommittedMaps             3258041                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                  59451                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts              407                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts          405                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                 1566125                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads             580254                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores             10571                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads            4941                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores           1976                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                  2356266                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded               816                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                 4157455                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued            2184                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined         28041                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined        98953                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples      2577568                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       1.612937                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      1.639045                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0            889970     34.53%     34.53% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1            761839     29.56%     64.08% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2            104112      4.04%     68.12% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3             99196      3.85%     71.97% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4            722451     28.03%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total       2577568                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                   45    100.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu             1355789     32.61%     32.61% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult             393220      9.46%     42.07% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     42.07% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd                 0      0.00%     42.07% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     42.07% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     42.07% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult                0      0.00%     42.07% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     42.07% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     42.07% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     42.07% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     42.07% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     42.07% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     42.07% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     42.07% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     42.07% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     42.07% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     42.07% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     42.07% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     42.07% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     42.07% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     42.07% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     42.07% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     42.07% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     42.07% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     42.07% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     42.07% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     42.07% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.07% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     42.07% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead            2398099     57.68%     99.75% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite             10347      0.25%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total              4157455                       # Type of FU issued
system.cpu14.iq.rate                         1.612277                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                        45                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.000011                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads         10894703                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes         2385132                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses      2336148                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses              4157500                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads             37                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads         3834                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores          326                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads          401                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked      1821636                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                 1921                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                409890                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles               34465                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts           2357085                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts            1153                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts              580254                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts              10571                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts              403                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                12613                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                1555                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect         1435                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect           93                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts               1528                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts             4156830                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts             2397619                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts             621                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                           3                       # number of nop insts executed
system.cpu14.iew.exec_refs                    2407932                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                 216704                       # Number of branches executed
system.cpu14.iew.exec_stores                    10313                       # Number of stores executed
system.cpu14.iew.exec_rate                   1.612035                       # Inst execution rate
system.cpu14.iew.wb_sent                      2336567                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                     2336148                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                 1646003                       # num instructions producing a value
system.cpu14.iew.wb_consumers                 2456978                       # num instructions consuming a value
system.cpu14.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu14.iew.wb_rate                     0.905967                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.669930                       # average fanout of values written-back
system.cpu14.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu14.commit.commitSquashedInsts         27978                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls           804                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts            1523                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples      2572685                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     0.905296                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     1.589919                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0      1592572     61.90%     61.90% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1       417766     16.24%     78.14% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2       252308      9.81%     87.95% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3       128343      4.99%     92.94% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4         6026      0.23%     93.17% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5       133887      5.20%     98.38% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6         2310      0.09%     98.47% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7         1553      0.06%     98.53% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8        37920      1.47%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total      2572685                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts            2316556                       # Number of instructions committed
system.cpu14.commit.committedOps              2329041                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                       586665                       # Number of memory references committed
system.cpu14.commit.loads                      576420                       # Number of loads committed
system.cpu14.commit.membars                       402                       # Number of memory barriers committed
system.cpu14.commit.branches                   215424                       # Number of branches committed
system.cpu14.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                 2115595                       # Number of committed integer instructions.
system.cpu14.commit.function_calls               1190                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu        1349157     57.93%     57.93% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult        393219     16.88%     74.81% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     74.81% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd            0      0.00%     74.81% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     74.81% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     74.81% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult            0      0.00%     74.81% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     74.81% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     74.81% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     74.81% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     74.81% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     74.81% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     74.81% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     74.81% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     74.81% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     74.81% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     74.81% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     74.81% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     74.81% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     74.81% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     74.81% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     74.81% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     74.81% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     74.81% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     74.81% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     74.81% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     74.81% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.81% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.81% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead        576420     24.75%     99.56% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite        10245      0.44%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total         2329041                       # Class of committed instruction
system.cpu14.commit.bw_lim_events               37920                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                    4886688                       # The number of ROB reads
system.cpu14.rob.rob_writes                   4718994                       # The number of ROB writes
system.cpu14.timesIdled                            26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          1055                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                     409039                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                   2316556                       # Number of Instructions Simulated
system.cpu14.committedOps                     2329041                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             1.113128                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       1.113128                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             0.898369                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.898369                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                5983562                       # number of integer regfile reads
system.cpu14.int_regfile_writes               1990310                       # number of integer regfile writes
system.cpu14.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu14.cc_regfile_reads                14202561                       # number of cc regfile reads
system.cpu14.cc_regfile_writes                1281723                       # number of cc regfile writes
system.cpu14.misc_regfile_reads                610440                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   43                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements          132400                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         835.689578                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs            317140                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs          133422                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs            2.376969                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle       351222000                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   835.689578                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.816103                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.816103                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1          385                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2          633                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses         1308688                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses        1308688                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data       308971                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total        308971                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data         8162                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         8162                       # number of WriteReq hits
system.cpu14.dcache.SoftPFReq_hits::cpu14.data            2                       # number of SoftPFReq hits
system.cpu14.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu14.dcache.demand_hits::cpu14.data       317133                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total         317133                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data       317135                       # number of overall hits
system.cpu14.dcache.overall_hits::total        317135                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data       268400                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total       268400                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data         2070                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total         2070                       # number of WriteReq misses
system.cpu14.dcache.SoftPFReq_misses::cpu14.data            3                       # number of SoftPFReq misses
system.cpu14.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data           11                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            5                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data       270470                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total       270470                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data       270473                       # number of overall misses
system.cpu14.dcache.overall_misses::total       270473                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data   8742834202                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total   8742834202                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data    119275026                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total    119275026                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data        69997                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total        69997                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data        20000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total        20000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::cpu14.data        13500                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total        13500                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data   8862109228                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total   8862109228                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data   8862109228                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total   8862109228                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data       577371                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total       577371                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data        10232                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total        10232                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::cpu14.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data       587603                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total       587603                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data       587608                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total       587608                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.464866                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.464866                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.202306                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.202306                       # miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::cpu14.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data            1                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.460294                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.460294                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.460295                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.460295                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 32573.897921                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 32573.897921                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 57620.785507                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 57620.785507                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data  6363.363636                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total  6363.363636                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data         4000                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::cpu14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 32765.590372                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 32765.590372                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 32765.226947                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 32765.226947                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs      2142524                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets           91                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs          132612                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    16.156336                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets    45.500000                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks         6127                       # number of writebacks
system.cpu14.dcache.writebacks::total            6127                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data       136005                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total       136005                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data         1039                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total         1039                       # number of WriteReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data       137044                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total       137044                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data       137044                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total       137044                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data       132395                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total       132395                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data         1031                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total         1031                       # number of WriteReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::cpu14.data            2                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data           11                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            5                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data       133426                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total       133426                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data       133428                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total       133428                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data   4695729544                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total   4695729544                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data     61474671                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total     61474671                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::cpu14.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data        52503                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total        52503                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data        15500                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total        15500                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::cpu14.data        10500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total        10500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data   4757204215                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total   4757204215                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data   4757209215                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total   4757209215                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.229307                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.229307                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.100762                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.100762                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::cpu14.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.227068                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.227068                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.227070                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.227070                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 35467.574637                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 35467.574637                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 59626.257032                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 59626.257032                       # average WriteReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::cpu14.data         2500                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data         4773                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4773                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data         3100                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total         3100                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 35654.251907                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 35654.251907                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 35653.754946                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 35653.754946                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse          39.129596                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs            278097                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs         5056.309091                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    39.129596                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.076425                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.076425                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses          556381                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses         556381                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst       278097                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total        278097                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst       278097                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total         278097                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst       278097                       # number of overall hits
system.cpu14.icache.overall_hits::total        278097                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst           66                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst           66                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total           66                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst           66                       # number of overall misses
system.cpu14.icache.overall_misses::total           66                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst      1607490                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total      1607490                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst      1607490                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total      1607490                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst      1607490                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total      1607490                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst       278163                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total       278163                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst       278163                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total       278163                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst       278163                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total       278163                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.000237                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000237                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.000237                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000237                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.000237                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000237                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 24355.909091                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 24355.909091                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 24355.909091                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 24355.909091                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 24355.909091                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 24355.909091                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst           11                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst           11                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst           11                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst           55                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst           55                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst           55                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst      1421010                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total      1421010                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst      1421010                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total      1421010                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst      1421010                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total      1421010                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.000198                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.000198                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.000198                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.000198                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.000198                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.000198                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 25836.545455                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 25836.545455                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 25836.545455                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 25836.545455                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 25836.545455                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 25836.545455                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                232445                       # Number of BP lookups
system.cpu15.branchPred.condPredicted          228689                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect            1529                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups             228040                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                184991                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           81.122172                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                  2044                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu15.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.numCycles                        2578151                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles           280224                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                      2425648                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                    232445                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches           187035                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                     2294908                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                  3863                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu15.fetch.CacheLines                  278110                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                  64                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples          2577070                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            0.948155                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           2.254379                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                2104958     81.68%     81.68% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                  55620      2.16%     83.84% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                  42247      1.64%     85.48% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                  36927      1.43%     86.91% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                  41897      1.63%     88.54% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                  42783      1.66%     90.20% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                  49452      1.92%     92.12% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                 111135      4.31%     96.43% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                  92051      3.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total            2577070                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.090160                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      0.940848                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                 104126                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles             2169845                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                   30913                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles              270286                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                 1900                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved               1642                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                  31                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts              2373606                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                 112                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                 1900                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                 167299                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles               1210370                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles        14650                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                  202346                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles              980505                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts              2362548                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                  19                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents               925462                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                12301                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.RenamedOperands           3315590                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups            11624594                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups        3812432                       # Number of integer rename lookups
system.cpu15.rename.CommittedMaps             3256734                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                  58845                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts              407                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts          406                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                 1565775                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads             580106                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores             10464                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads            4910                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores           1983                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                  2355135                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded               819                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                 4155141                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued            2155                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined         27602                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined        97514                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples      2577070                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       1.612351                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      1.638497                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0            889569     34.52%     34.52% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1            762131     29.57%     64.09% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2            104684      4.06%     68.15% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3             99102      3.85%     72.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4            721584     28.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total       2577070                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                   41    100.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu             1355044     32.61%     32.61% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult             393220      9.46%     42.07% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     42.07% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd                 0      0.00%     42.07% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     42.07% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     42.07% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult                0      0.00%     42.07% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     42.07% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     42.07% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     42.07% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     42.07% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     42.07% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     42.07% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     42.07% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     42.07% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     42.07% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     42.07% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     42.07% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     42.07% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     42.07% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     42.07% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     42.07% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     42.07% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     42.07% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     42.07% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     42.07% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     42.07% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.07% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     42.07% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead            2396559     57.68%     99.75% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite             10318      0.25%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total              4155141                       # Type of FU issued
system.cpu15.iq.rate                         1.611675                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                        41                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.000010                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads         10889544                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes         2383569                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses      2335324                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses              4155182                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads             26                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads         3776                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores          214                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads          395                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked      1820192                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                 1900                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                408339                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles               34068                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts           2355957                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts            1157                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts              580106                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts              10464                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts              405                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                12540                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                1143                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           13                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect         1431                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect           73                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts               1504                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts             4154554                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts             2396077                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts             583                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                           3                       # number of nop insts executed
system.cpu15.iew.exec_refs                    2406377                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                 216490                       # Number of branches executed
system.cpu15.iew.exec_stores                    10300                       # Number of stores executed
system.cpu15.iew.exec_rate                   1.611447                       # Inst execution rate
system.cpu15.iew.wb_sent                      2335745                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                     2335324                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                 1645083                       # num instructions producing a value
system.cpu15.iew.wb_consumers                 2455250                       # num instructions consuming a value
system.cpu15.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu15.iew.wb_rate                     0.905814                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.670027                       # average fanout of values written-back
system.cpu15.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu15.commit.commitSquashedInsts         27546                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls           805                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts            1498                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples      2572246                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     0.905182                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     1.590011                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0      1592453     61.91%     61.91% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1       417684     16.24%     78.15% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2       252222      9.81%     87.95% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3       128217      4.98%     92.94% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4         6038      0.23%     93.17% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5       133804      5.20%     98.37% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6         2344      0.09%     98.46% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7         1535      0.06%     98.52% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8        37949      1.48%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total      2572246                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts            2315863                       # Number of instructions committed
system.cpu15.commit.committedOps              2328352                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                       586580                       # Number of memory references committed
system.cpu15.commit.loads                      576330                       # Number of loads committed
system.cpu15.commit.membars                       402                       # Number of memory barriers committed
system.cpu15.commit.branches                   215247                       # Number of branches committed
system.cpu15.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                 2115083                       # Number of committed integer instructions.
system.cpu15.commit.function_calls               1190                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu        1348553     57.92%     57.92% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult        393219     16.89%     74.81% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     74.81% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd            0      0.00%     74.81% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     74.81% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     74.81% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult            0      0.00%     74.81% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     74.81% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     74.81% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     74.81% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     74.81% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     74.81% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     74.81% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     74.81% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     74.81% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     74.81% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     74.81% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     74.81% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     74.81% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     74.81% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     74.81% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     74.81% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     74.81% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     74.81% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     74.81% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     74.81% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     74.81% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.81% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.81% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead        576330     24.75%     99.56% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite        10250      0.44%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total         2328352                       # Class of committed instruction
system.cpu15.commit.bw_lim_events               37949                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                    4885086                       # The number of ROB reads
system.cpu15.rob.rob_writes                   4716693                       # The number of ROB writes
system.cpu15.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          1081                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                     409511                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                   2315863                       # Number of Instructions Simulated
system.cpu15.committedOps                     2328352                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             1.113257                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       1.113257                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             0.898265                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.898265                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                5980626                       # number of integer regfile reads
system.cpu15.int_regfile_writes               1989998                       # number of integer regfile writes
system.cpu15.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu15.cc_regfile_reads                14195466                       # number of cc regfile reads
system.cpu15.cc_regfile_writes                1280568                       # number of cc regfile writes
system.cpu15.misc_regfile_reads                625567                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   42                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements          132403                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         835.729725                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs            317009                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs          133425                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs            2.375934                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle       351018000                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   835.729725                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.816142                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.816142                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1          385                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2          633                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses         1308508                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses        1308508                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data       308834                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total        308834                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data         8167                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         8167                       # number of WriteReq hits
system.cpu15.dcache.SoftPFReq_hits::cpu15.data            2                       # number of SoftPFReq hits
system.cpu15.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data            1                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu15.dcache.demand_hits::cpu15.data       317001                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total         317001                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data       317003                       # number of overall hits
system.cpu15.dcache.overall_hits::total        317003                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data       268443                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total       268443                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data         2070                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total         2070                       # number of WriteReq misses
system.cpu15.dcache.SoftPFReq_misses::cpu15.data            3                       # number of SoftPFReq misses
system.cpu15.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data           10                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data            5                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data       270513                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total       270513                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data       270516                       # number of overall misses
system.cpu15.dcache.overall_misses::total       270516                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data   8744051622                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total   8744051622                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data    117766323                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total    117766323                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data        79993                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total        79993                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data        30500                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total        30500                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::cpu15.data        17500                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total        17500                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data   8861817945                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total   8861817945                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data   8861817945                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total   8861817945                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data       577277                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total       577277                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data        10237                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total        10237                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::cpu15.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data       587514                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total       587514                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data       587519                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total       587519                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.465016                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.465016                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.202208                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.202208                       # miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::cpu15.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.909091                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.909091                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.460437                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.460437                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.460438                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.460438                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 32573.215252                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 32573.215252                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 56891.943478                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 56891.943478                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data  7999.300000                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total  7999.300000                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data         6100                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total         6100                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::cpu15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 32759.305264                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 32759.305264                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 32758.941966                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 32758.941966                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs      2142494                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets           33                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs          132623                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    16.154770                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets           33                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks         6088                       # number of writebacks
system.cpu15.dcache.writebacks::total            6088                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data       136049                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total       136049                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data         1038                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total         1038                       # number of WriteReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data       137087                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total       137087                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data       137087                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total       137087                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data       132394                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total       132394                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data         1032                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total         1032                       # number of WriteReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::cpu15.data            2                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data           10                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data            5                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data       133426                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total       133426                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data       133428                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total       133428                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data   4695803238                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total   4695803238                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data     60810172                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total     60810172                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::cpu15.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data        63007                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total        63007                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data        26000                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total        26000                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::cpu15.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data   4756613410                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total   4756613410                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data   4756618410                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total   4756618410                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.229342                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.229342                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.100811                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.100811                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::cpu15.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.909091                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.909091                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.227103                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.227103                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.227104                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.227104                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 35468.399157                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 35468.399157                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 58924.585271                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 58924.585271                       # average WriteReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::cpu15.data         2500                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data  6300.700000                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6300.700000                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data         5200                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total         5200                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 35649.823947                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 35649.823947                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 35649.327053                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 35649.327053                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               0                       # number of replacements
system.cpu15.icache.tags.tagsinuse          38.182447                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs            278050                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs         5347.115385                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    38.182447                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.074575                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.074575                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses          556272                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses         556272                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst       278050                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total        278050                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst       278050                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total         278050                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst       278050                       # number of overall hits
system.cpu15.icache.overall_hits::total        278050                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst           60                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst           60                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total           60                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst           60                       # number of overall misses
system.cpu15.icache.overall_misses::total           60                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst      1562500                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total      1562500                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst      1562500                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total      1562500                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst      1562500                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total      1562500                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst       278110                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total       278110                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst       278110                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total       278110                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst       278110                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total       278110                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.000216                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000216                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.000216                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000216                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.000216                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000216                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 26041.666667                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 26041.666667                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 26041.666667                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 26041.666667                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 26041.666667                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 26041.666667                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs           88                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs           88                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst            8                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst            8                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst            8                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst           52                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst           52                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst           52                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst      1325000                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total      1325000                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst      1325000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total      1325000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst      1325000                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total      1325000                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.000187                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.000187                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.000187                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.000187                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.000187                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.000187                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 25480.769231                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 25480.769231                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 25480.769231                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 25480.769231                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 25480.769231                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 25480.769231                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                        88                       # number of replacements
system.l2.tags.tagsinuse                  5109.656504                       # Cycle average of tags in use
system.l2.tags.total_refs                     1189934                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6865                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    173.333430                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     4526.551832                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst      449.078275                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data       99.110569                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       15.579967                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data        2.436428                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        2.587191                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data        0.581501                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        4.323106                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data        0.204607                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst        0.865072                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        1.726195                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        0.075327                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data        0.000700                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst        0.113630                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data        0.037722                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data        0.432879                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        2.586580                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data        0.290172                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        1.724939                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data        0.037943                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        0.864329                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data        0.447540                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.138139                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.013705                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.003025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.000475                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.000074                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.000018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000132                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.155934                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          6777                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1509                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5095                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.206818                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9783802                       # Number of tag accesses
system.l2.tags.data_accesses                  9783802                       # Number of data accesses
system.l2.ReadReq_hits::cpu00.inst                118                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu00.data              92744                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu01.inst                 25                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu01.data              65237                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu02.inst                 27                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu02.data              65131                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu03.inst                 35                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu03.data              65178                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu04.inst                 42                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu04.data              65178                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu05.inst                 42                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu05.data              64982                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu06.inst                 46                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu06.data              65308                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu07.inst                 47                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu07.data              65242                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu08.inst                 42                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu08.data              65112                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu09.inst                 48                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu09.data              65110                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu10.inst                 50                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu10.data              65272                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu11.inst                 47                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu11.data              65109                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu12.inst                 47                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu12.data              65134                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu13.inst                 53                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu13.data              65098                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu14.inst                 53                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu14.data              65223                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu15.inst                 50                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu15.data              65098                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1070928                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           127014                       # number of Writeback hits
system.l2.Writeback_hits::total                127014                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu00.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu02.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu15.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data              918                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data              896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data              896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data              896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data              896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data              896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data              896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data              896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data              896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data              896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data              896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data              896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data              896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data              896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data              896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data              895                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14357                       # number of ReadExReq hits
system.l2.demand_hits::cpu00.inst                 118                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data               93662                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                  25                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data               66133                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                  27                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data               66027                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                  35                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data               66074                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                  42                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data               66074                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                  42                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data               65878                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                  46                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data               66204                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                  47                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data               66138                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                  42                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data               66008                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                  48                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data               66006                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                  50                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data               66168                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                  47                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data               66005                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                  47                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data               66030                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                  53                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data               65994                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                  53                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data               66119                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                  50                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data               65993                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1085285                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst                118                       # number of overall hits
system.l2.overall_hits::cpu00.data              93662                       # number of overall hits
system.l2.overall_hits::cpu01.inst                 25                       # number of overall hits
system.l2.overall_hits::cpu01.data              66133                       # number of overall hits
system.l2.overall_hits::cpu02.inst                 27                       # number of overall hits
system.l2.overall_hits::cpu02.data              66027                       # number of overall hits
system.l2.overall_hits::cpu03.inst                 35                       # number of overall hits
system.l2.overall_hits::cpu03.data              66074                       # number of overall hits
system.l2.overall_hits::cpu04.inst                 42                       # number of overall hits
system.l2.overall_hits::cpu04.data              66074                       # number of overall hits
system.l2.overall_hits::cpu05.inst                 42                       # number of overall hits
system.l2.overall_hits::cpu05.data              65878                       # number of overall hits
system.l2.overall_hits::cpu06.inst                 46                       # number of overall hits
system.l2.overall_hits::cpu06.data              66204                       # number of overall hits
system.l2.overall_hits::cpu07.inst                 47                       # number of overall hits
system.l2.overall_hits::cpu07.data              66138                       # number of overall hits
system.l2.overall_hits::cpu08.inst                 42                       # number of overall hits
system.l2.overall_hits::cpu08.data              66008                       # number of overall hits
system.l2.overall_hits::cpu09.inst                 48                       # number of overall hits
system.l2.overall_hits::cpu09.data              66006                       # number of overall hits
system.l2.overall_hits::cpu10.inst                 50                       # number of overall hits
system.l2.overall_hits::cpu10.data              66168                       # number of overall hits
system.l2.overall_hits::cpu11.inst                 47                       # number of overall hits
system.l2.overall_hits::cpu11.data              66005                       # number of overall hits
system.l2.overall_hits::cpu12.inst                 47                       # number of overall hits
system.l2.overall_hits::cpu12.data              66030                       # number of overall hits
system.l2.overall_hits::cpu13.inst                 53                       # number of overall hits
system.l2.overall_hits::cpu13.data              65994                       # number of overall hits
system.l2.overall_hits::cpu14.inst                 53                       # number of overall hits
system.l2.overall_hits::cpu14.data              66119                       # number of overall hits
system.l2.overall_hits::cpu15.inst                 50                       # number of overall hits
system.l2.overall_hits::cpu15.data              65993                       # number of overall hits
system.l2.overall_hits::total                 1085285                       # number of overall hits
system.l2.ReadReq_misses::cpu00.inst              500                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu00.data              137                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu01.inst               30                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu01.data               11                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu02.inst               25                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu02.data                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu03.inst               19                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu03.data                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu04.inst               12                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu05.inst               11                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu05.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu06.inst                7                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu07.inst                9                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu07.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu08.inst               11                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu08.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu09.inst                7                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu09.data                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu10.inst                7                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu11.inst                8                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu11.data                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu12.inst                7                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu13.inst                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu13.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu14.inst                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu14.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu15.inst                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu15.data                3                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   823                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu00.data             6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  6                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu04.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu13.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                2                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data           4408                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data            132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data            133                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data            132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data            132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data            132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data            132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data            132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data            132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data            132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data            132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data            132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data            132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data            132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data            132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data            133                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6390                       # number of ReadExReq misses
system.l2.demand_misses::cpu00.inst               500                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data              4545                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst                30                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data               143                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                25                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data               135                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                19                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data               134                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                12                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data               132                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                11                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data               133                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                 7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data               132                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                 9                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data               133                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                11                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data               133                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                 7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data               134                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                 7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data               132                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                 8                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data               134                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                 7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data               132                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                 2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data               133                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                 2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data               133                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                 2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data               136                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7213                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst              500                       # number of overall misses
system.l2.overall_misses::cpu00.data             4545                       # number of overall misses
system.l2.overall_misses::cpu01.inst               30                       # number of overall misses
system.l2.overall_misses::cpu01.data              143                       # number of overall misses
system.l2.overall_misses::cpu02.inst               25                       # number of overall misses
system.l2.overall_misses::cpu02.data              135                       # number of overall misses
system.l2.overall_misses::cpu03.inst               19                       # number of overall misses
system.l2.overall_misses::cpu03.data              134                       # number of overall misses
system.l2.overall_misses::cpu04.inst               12                       # number of overall misses
system.l2.overall_misses::cpu04.data              132                       # number of overall misses
system.l2.overall_misses::cpu05.inst               11                       # number of overall misses
system.l2.overall_misses::cpu05.data              133                       # number of overall misses
system.l2.overall_misses::cpu06.inst                7                       # number of overall misses
system.l2.overall_misses::cpu06.data              132                       # number of overall misses
system.l2.overall_misses::cpu07.inst                9                       # number of overall misses
system.l2.overall_misses::cpu07.data              133                       # number of overall misses
system.l2.overall_misses::cpu08.inst               11                       # number of overall misses
system.l2.overall_misses::cpu08.data              133                       # number of overall misses
system.l2.overall_misses::cpu09.inst                7                       # number of overall misses
system.l2.overall_misses::cpu09.data              134                       # number of overall misses
system.l2.overall_misses::cpu10.inst                7                       # number of overall misses
system.l2.overall_misses::cpu10.data              132                       # number of overall misses
system.l2.overall_misses::cpu11.inst                8                       # number of overall misses
system.l2.overall_misses::cpu11.data              134                       # number of overall misses
system.l2.overall_misses::cpu12.inst                7                       # number of overall misses
system.l2.overall_misses::cpu12.data              132                       # number of overall misses
system.l2.overall_misses::cpu13.inst                2                       # number of overall misses
system.l2.overall_misses::cpu13.data              133                       # number of overall misses
system.l2.overall_misses::cpu14.inst                2                       # number of overall misses
system.l2.overall_misses::cpu14.data              133                       # number of overall misses
system.l2.overall_misses::cpu15.inst                2                       # number of overall misses
system.l2.overall_misses::cpu15.data              136                       # number of overall misses
system.l2.overall_misses::total                  7213                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu00.inst     38503250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu00.data     10965250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu01.inst      3556500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu01.data       487250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu02.inst      2822500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu02.data       153500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu03.inst      2330000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu03.data       111000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu04.inst      1383000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu05.inst       884750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu05.data        81000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu06.inst       662500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu07.inst       807250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu07.data        40000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu08.inst       937000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu08.data        83000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu09.inst       661500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu09.data       359250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu10.inst       661000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu11.inst       655500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu11.data       143000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu12.inst       584750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu13.inst       212250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu13.data        39500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu14.inst       211250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu14.data        26000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu15.inst       166500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu15.data       162000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        67690250                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu00.data        93997                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        93997                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data    324982999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data     12024750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data     13050500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data     11916000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data     12573750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data     12844500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data     12556500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data     12877250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data     11976250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data     11622750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data     12167500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data     11432250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data     12052500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data     12134000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data     12456250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data     12077250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     508744999                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu00.inst     38503250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data    335948249                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst      3556500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data     12512000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst      2822500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data     13204000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst      2330000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data     12027000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst      1383000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data     12573750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst       884750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data     12925500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst       662500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data     12556500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst       807250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data     12917250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst       937000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data     12059250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst       661500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data     11982000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst       661000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data     12167500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst       655500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data     11575250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst       584750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data     12052500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst       212250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data     12173500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst       211250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data     12482250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst       166500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data     12239250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        576435249                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst     38503250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data    335948249                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst      3556500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data     12512000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst      2822500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data     13204000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst      2330000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data     12027000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst      1383000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data     12573750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst       884750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data     12925500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst       662500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data     12556500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst       807250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data     12917250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst       937000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data     12059250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst       661500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data     11982000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst       661000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data     12167500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst       655500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data     11575250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst       584750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data     12052500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst       212250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data     12173500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst       211250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data     12482250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst       166500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data     12239250                       # number of overall miss cycles
system.l2.overall_miss_latency::total       576435249                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu00.inst            618                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu00.data          92881                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu01.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu01.data          65248                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu02.inst             52                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu02.data          65133                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu03.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu03.data          65180                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu04.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu04.data          65178                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu05.inst             53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu05.data          64983                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu06.inst             53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu06.data          65308                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu07.inst             56                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu07.data          65243                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu08.inst             53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu08.data          65113                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu09.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu09.data          65112                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu10.inst             57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu10.data          65272                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu11.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu11.data          65111                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu12.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu12.data          65134                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu13.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu13.data          65099                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu14.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu14.data          65224                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu15.inst             52                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu15.data          65101                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1071751                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       127014                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            127014                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                7                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu04.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu13.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu15.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data         5326                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data         1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data         1029                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data         1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data         1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data         1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data         1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data         1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data         1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data         1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data         1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data         1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data         1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data         1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data         1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data         1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20747                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst             618                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data           98207                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data           66276                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst              52                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data           66162                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data           66208                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data           66206                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst              53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data           66011                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst              53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data           66336                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst              56                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data           66271                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst              53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data           66141                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data           66140                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst              57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data           66300                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data           66139                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data           66162                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data           66127                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data           66252                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst              52                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data           66129                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1092498                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst            618                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data          98207                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data          66276                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst             52                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data          66162                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data          66208                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data          66206                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst             53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data          66011                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst             53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data          66336                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst             56                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data          66271                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst             53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data          66141                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data          66140                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst             57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data          66300                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data          66139                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data          66162                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data          66127                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data          66252                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst             52                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data          66129                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1092498                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu00.inst      0.809061                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu00.data      0.001475                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu01.inst      0.545455                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu01.data      0.000169                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu02.inst      0.480769                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu02.data      0.000031                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu03.inst      0.351852                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu03.data      0.000031                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu04.inst      0.222222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu05.inst      0.207547                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu05.data      0.000015                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu06.inst      0.132075                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu07.inst      0.160714                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu07.data      0.000015                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu08.inst      0.207547                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu08.data      0.000015                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu09.inst      0.127273                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu09.data      0.000031                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu10.inst      0.122807                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu11.inst      0.145455                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu11.data      0.000031                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu12.inst      0.129630                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu13.inst      0.036364                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu13.data      0.000015                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu14.inst      0.036364                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu14.data      0.000015                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu15.inst      0.038462                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu15.data      0.000046                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.000768                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.857143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.857143                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu04.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.827638                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.128405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.129252                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.128405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.128405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.128405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.128405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.128405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.128405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.128405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.128405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.128405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.128405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.128405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.128405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.129377                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.307996                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.809061                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.046280                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.545455                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.002158                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.480769                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.002040                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.351852                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.002024                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.222222                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.001994                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.207547                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.002015                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.132075                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.001990                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.160714                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.002007                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.207547                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.002011                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.127273                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.002026                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.122807                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.001991                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.145455                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.002026                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.129630                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.001995                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.036364                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.002011                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.036364                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.002007                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.038462                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.002057                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.006602                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.809061                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.046280                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.545455                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.002158                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.480769                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.002040                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.351852                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.002024                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.222222                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.001994                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.207547                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.002015                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.132075                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.001990                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.160714                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.002007                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.207547                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.002011                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.127273                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.002026                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.122807                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.001991                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.145455                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.002026                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.129630                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.001995                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.036364                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.002011                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.036364                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.002007                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.038462                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.002057                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.006602                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu00.inst 77006.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu00.data 80038.321168                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu01.inst       118550                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu01.data 44295.454545                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu02.inst       112900                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu02.data        76750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu03.inst 122631.578947                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu03.data        55500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu04.inst       115250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu05.inst 80431.818182                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu05.data        81000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu06.inst 94642.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu07.inst 89694.444444                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu07.data        40000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu08.inst 85181.818182                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu08.data        83000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu09.inst        94500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu09.data       179625                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu10.inst 94428.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu11.inst 81937.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu11.data        71500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu12.inst 83535.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu13.inst       106125                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu13.data        39500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu14.inst       105625                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu14.data        26000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu15.inst        83250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu15.data        54000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 82248.177400                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu00.data 15666.166667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 15666.166667                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 73725.725726                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 91096.590909                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 98124.060150                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 90272.727273                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 95255.681818                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 97306.818182                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data        95125                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 97554.924242                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 90729.166667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 88051.136364                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 92178.030303                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 86607.954545                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 91306.818182                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 91924.242424                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 94365.530303                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 90806.390977                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79615.805790                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 77006.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 73916.006381                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst       118550                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 87496.503497                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst       112900                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 97807.407407                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 122631.578947                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 89753.731343                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst       115250                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 95255.681818                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 80431.818182                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 97184.210526                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 94642.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data        95125                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 89694.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 97122.180451                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 85181.818182                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 90671.052632                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst        94500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 89417.910448                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 94428.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 92178.030303                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 81937.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 86382.462687                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 83535.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 91306.818182                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst       106125                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 91530.075188                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst       105625                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 93851.503759                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst        83250                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 89994.485294                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79916.158187                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 77006.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 73916.006381                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst       118550                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 87496.503497                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst       112900                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 97807.407407                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 122631.578947                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 89753.731343                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst       115250                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 95255.681818                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 80431.818182                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 97184.210526                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 94642.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data        95125                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 89694.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 97122.180451                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 85181.818182                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 90671.052632                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst        94500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 89417.910448                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 94428.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 92178.030303                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 81937.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 86382.462687                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 83535.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 91306.818182                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst       106125                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 91530.075188                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst       105625                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 93851.503759                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst        83250                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 89994.485294                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79916.158187                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             1044                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       7                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   149.142857                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                   19                       # number of writebacks
system.l2.writebacks::total                        19                       # number of writebacks
system.l2.ReadReq_mshr_hits::cpu00.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu00.data            15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu01.inst            12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu01.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu02.inst            22                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu02.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu03.inst            14                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu03.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu04.inst            11                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu05.inst             9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu05.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu06.inst             7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu07.inst             7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu08.inst             8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu09.inst             7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu10.inst             7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu11.inst             5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu11.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu12.inst             5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu13.inst             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu14.inst             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu14.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                140                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data             15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst             12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             22                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 140                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data            15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst            12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            22                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                140                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu00.inst          499                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu00.data          122                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu01.inst           18                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu01.data           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu02.inst            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu02.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu03.inst            5                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu03.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu04.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu05.inst            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu07.inst            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu07.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu08.inst            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu08.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu09.data            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu11.inst            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu11.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu12.inst            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu13.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu15.inst            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu15.data            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              683                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             6                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu04.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu13.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            2                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data         4408                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data          132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data          133                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data          132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data          132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data          132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data          132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data          132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data          132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data          132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data          132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data          132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data          132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data          132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data          132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data          133                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6390                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst          499                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data         4530                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst           18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data          142                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data          134                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data          133                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data          132                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data          132                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data          132                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data          133                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data          133                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data          134                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data          132                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data          133                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data          132                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data          133                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data          132                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data          136                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7073                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst          499                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data         4530                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data          142                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data          134                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data          133                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data          132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data          132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data          132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data          133                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data          133                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data          134                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data          132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data          133                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data          132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data          133                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data          132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data          136                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7073                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu00.inst     32275000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu00.data      8360750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu01.inst      1701000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu01.data       309500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu02.inst       313000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu02.data        70000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu03.inst       989000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu03.data        27500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu04.inst        83750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu05.inst       204500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu07.inst       117750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu07.data        28000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu08.inst       189250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu08.data        71000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu09.data       334750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu11.inst       169750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu11.data        70000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu12.inst       142250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu13.data        27500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu15.inst       141000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu15.data       125500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     45750750                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data       116003                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       116003                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu04.data        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu13.data        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        36002                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data    269962001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data     10381750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data     11392000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data     10271500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data     10927750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data     11199500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data     10912000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data     11232250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data     10328250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data      9979750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data     10518500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data      9788750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data     10408000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data     10489000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data     10813750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data     10417750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    429022501                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst     32275000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data    278322751                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst      1701000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data     10691250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst       313000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data     11462000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst       989000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data     10299000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst        83750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data     10927750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst       204500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data     11199500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data     10912000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst       117750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data     11260250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst       189250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data     10399250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data     10314500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data     10518500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst       169750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data      9858750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst       142250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data     10408000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data     10516500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data     10813750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst       141000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data     10543250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    474773251                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst     32275000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data    278322751                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst      1701000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data     10691250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst       313000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data     11462000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst       989000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data     10299000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst        83750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data     10927750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst       204500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data     11199500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data     10912000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst       117750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data     11260250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst       189250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data     10399250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data     10314500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data     10518500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst       169750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data      9858750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst       142250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data     10408000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data     10516500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data     10813750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst       141000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data     10543250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    474773251                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu00.inst     0.807443                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu00.data     0.001314                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu01.inst     0.327273                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu01.data     0.000153                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu02.inst     0.057692                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu02.data     0.000015                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu03.inst     0.092593                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu03.data     0.000015                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu04.inst     0.018519                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu05.inst     0.037736                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu07.inst     0.035714                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu07.data     0.000015                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu08.inst     0.056604                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu08.data     0.000015                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu09.data     0.000031                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu11.inst     0.054545                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu11.data     0.000015                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu12.inst     0.037037                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu13.data     0.000015                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu15.inst     0.038462                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu15.data     0.000046                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.000637                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.857143                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.827638                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.128405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.129252                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.128405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.128405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.128405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.128405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.128405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.128405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.128405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.128405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.128405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.128405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.128405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.128405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.129377                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.307996                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.807443                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.046127                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.327273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.002143                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.057692                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.002025                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.092593                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.002009                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.018519                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.001994                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.037736                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.002000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.001990                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.035714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.002007                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.056604                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.002011                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.002026                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.001991                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.054545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.002011                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.037037                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.001995                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.002011                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.001992                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.038462                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.002057                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.006474                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.807443                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.046127                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.327273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.002143                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.057692                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.002025                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.092593                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.002009                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.018519                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.001994                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.037736                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.002000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.001990                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.035714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.002007                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.056604                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.002011                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.002026                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.001991                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.054545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.002011                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.037037                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.001995                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.002011                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.001992                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.038462                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.002057                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.006474                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu00.inst 64679.358717                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu00.data 68530.737705                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu01.inst        94500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu01.data        30950                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu02.inst 104333.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu02.data        70000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu03.inst       197800                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu03.data        27500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu04.inst        83750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu05.inst       102250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu07.inst        58875                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu07.data        28000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu08.inst 63083.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu08.data        71000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu09.data       167375                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu11.inst 56583.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu11.data        70000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu12.inst        71125                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu13.data        27500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu15.inst        70500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu15.data 41833.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 66984.992679                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data 19333.833333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19333.833333                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu04.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu13.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        18001                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 61243.648140                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 78649.621212                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 85654.135338                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 77814.393939                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 82785.984848                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 84844.696970                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 82666.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 85092.803030                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 78244.318182                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 75604.166667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 79685.606061                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 74157.196970                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 78848.484848                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 79462.121212                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 81922.348485                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 78328.947368                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67139.671518                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 64679.358717                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 61439.900883                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst        94500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 75290.492958                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst 104333.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 85537.313433                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst       197800                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 77436.090226                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst        83750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 82785.984848                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst       102250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 84844.696970                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 82666.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst        58875                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 84663.533835                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst 63083.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 78189.849624                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 76973.880597                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 79685.606061                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst 56583.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 74125.939850                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst        71125                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 78848.484848                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 79071.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 81922.348485                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst        70500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 77523.897059                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67124.735049                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 64679.358717                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 61439.900883                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst        94500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 75290.492958                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst 104333.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 85537.313433                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst       197800                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 77436.090226                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst        83750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 82785.984848                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst       102250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 84844.696970                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 82666.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst        58875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 84663.533835                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst 63083.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 78189.849624                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 76973.880597                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 79685.606061                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst 56583.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 74125.939850                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst        71125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 78848.484848                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 79071.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 81922.348485                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst        70500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 77523.897059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67124.735049                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 682                       # Transaction distribution
system.membus.trans_dist::ReadResp                681                       # Transaction distribution
system.membus.trans_dist::Writeback                19                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               23                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             44                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               9                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6389                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6389                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        14238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  14238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       453696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  453696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               60                       # Total snoops (count)
system.membus.snoop_fanout::samples              7159                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7159    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7159                       # Request fanout histogram
system.membus.reqLayer0.occupancy             8094000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           37641244                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq            2120306                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2120300                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            4                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           127014                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              23                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            46                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             69                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           24                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           24                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20777                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20777                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side         1234                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side       271041                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side       205849                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side       205746                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side       205789                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side       205752                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side       205573                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side       205967                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side       205884                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side       205747                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side       205803                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side       205964                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side       205756                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side       205804                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side       205678                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side       205823                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side       205661                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3360697                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side        39424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side      8510336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side      4633600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side      4626880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side      4630208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side      4627200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side      4616192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side      4641408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side      4635968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side      4627328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side      4631104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side      4641600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side      4627584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side      4630912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side      4622720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side      4632256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side      4621888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               78048640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1048667                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          2268197                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  31                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31               2268197    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             31                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             31                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2268197                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1261114993                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             84.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1021485                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         209769708                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            14.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             88945                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         201768633                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization            13.5                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             88442                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         201741453                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization            13.5                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            87439                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        201659313                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization           13.5                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy            84936                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy        201710490                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization           13.5                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy            82695                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy        201730678                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization           13.5                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy            82461                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy        201808777                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization           13.5                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy            86715                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy        201857362                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization           13.5                       # Layer utilization (%)
system.tol2bus.respLayer32.occupancy            82462                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer33.occupancy        201781272                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization           13.5                       # Layer utilization (%)
system.tol2bus.respLayer36.occupancy            85468                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer37.occupancy        201834363                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization           13.5                       # Layer utilization (%)
system.tol2bus.respLayer40.occupancy            88968                       # Layer occupancy (ticks)
system.tol2bus.respLayer40.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer41.occupancy        201702168                       # Layer occupancy (ticks)
system.tol2bus.respLayer41.utilization           13.5                       # Layer utilization (%)
system.tol2bus.respLayer44.occupancy            84972                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.occupancy        201768056                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization           13.5                       # Layer utilization (%)
system.tol2bus.respLayer48.occupancy            83215                       # Layer occupancy (ticks)
system.tol2bus.respLayer48.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer49.occupancy        201692548                       # Layer occupancy (ticks)
system.tol2bus.respLayer49.utilization           13.5                       # Layer utilization (%)
system.tol2bus.respLayer52.occupancy            84491                       # Layer occupancy (ticks)
system.tol2bus.respLayer52.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer53.occupancy        201917620                       # Layer occupancy (ticks)
system.tol2bus.respLayer53.utilization           13.5                       # Layer utilization (%)
system.tol2bus.respLayer56.occupancy            83990                       # Layer occupancy (ticks)
system.tol2bus.respLayer56.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer57.occupancy        201800430                       # Layer occupancy (ticks)
system.tol2bus.respLayer57.utilization           13.5                       # Layer utilization (%)
system.tol2bus.respLayer60.occupancy            78500                       # Layer occupancy (ticks)
system.tol2bus.respLayer60.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer61.occupancy        201692748                       # Layer occupancy (ticks)
system.tol2bus.respLayer61.utilization           13.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
