// Seed: 1622278812
module module_0;
endmodule
module module_1 (
    input tri1 id_0,
    output supply0 id_1,
    input uwire id_2,
    input supply0 id_3,
    input wor id_4,
    id_10,
    input uwire id_5,
    input tri0 id_6,
    input tri id_7,
    input tri id_8
);
  wire id_11;
  tri0 id_12;
  assign id_11 = id_11;
  assign id_1  = 1'b0;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  id_13(
      .id_0(id_11), .id_1(1), .id_2(1 & id_10), .id_3(1), .id_4(-1), .id_5(1)
  );
  assign id_12 = id_6;
  id_14 :
  assert property (@(*) -1) id_10 <= id_14;
  tri1 id_15 = 1'b0;
endmodule
