<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: usb2_ted_dig_top_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_usb2_ted_dig_top_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_usb2_ted_dig_top_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r')">usb2_ted_dig_top_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 60.38</td>
<td class="s7 cl rt"><a href="mod2249.html#Line" > 70.83</a></td>
<td class="s6 cl rt"><a href="mod2249.html#Cond" > 62.50</a></td>
<td class="s4 cl rt"><a href="mod2249.html#Toggle" > 41.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2249.html#Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/USB/phy_behav/cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r.sv')">/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/USB/phy_behav/cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2249.html#inst_tag_191671"  onclick="showContent('inst_tag_191671')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_ted_dig_top</a></td>
<td class="s6 cl rt"> 60.38</td>
<td class="s7 cl rt"><a href="mod2249.html#Line" > 70.83</a></td>
<td class="s6 cl rt"><a href="mod2249.html#Cond" > 62.50</a></td>
<td class="s4 cl rt"><a href="mod2249.html#Toggle" > 41.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2249.html#Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_usb2_ted_dig_top_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<hr>
<a name="inst_tag_191671"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy4.html#tag_urg_inst_191671" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_ted_dig_top</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 60.38</td>
<td class="s7 cl rt"><a href="mod2249.html#Line" > 70.83</a></td>
<td class="s6 cl rt"><a href="mod2249.html#Cond" > 62.50</a></td>
<td class="s4 cl rt"><a href="mod2249.html#Toggle" > 41.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2249.html#Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.85</td>
<td class="s9 cl rt"> 92.24</td>
<td class="s7 cl rt"> 70.00</td>
<td class="s6 cl rt"> 62.38</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s8 cl rt"> 84.62</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  7.28</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.28</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod828.html#inst_tag_46840" >c_udc_dvdd_sw_top</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2039.html#inst_tag_173849" id="tag_urg_inst_173849">I_ted_calib_core_down</a></td>
<td class="s9 cl rt"> 90.35</td>
<td class="s9 cl rt"> 96.30</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 85.71</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 94.74</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2039.html#inst_tag_173848" id="tag_urg_inst_173848">I_ted_calib_core_up</a></td>
<td class="s8 cl rt"> 89.30</td>
<td class="s9 cl rt"> 96.30</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 85.71</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s8 cl rt"> 89.47</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2275.html#inst_tag_201881" id="tag_urg_inst_201881">I_ted_sar_down</a></td>
<td class="s9 cl rt"> 98.15</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 94.44</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2275.html#inst_tag_201880" id="tag_urg_inst_201880">I_ted_sar_up</a></td>
<td class="s9 cl rt"> 98.15</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 94.44</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_usb2_ted_dig_top_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2249.html" >usb2_ted_dig_top_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>24</td><td>17</td><td>70.83</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>25728</td><td>9</td><td>2</td><td>22.22</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>25743</td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>25815</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>25820</td><td>2</td><td>2</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
25727                   begin
25728      1/1            if(w_del_en)
25729                     begin
25730      <font color = "red">0/1     ==>      if(w_del_sel == 2'b00)</font>
25731      <font color = "red">0/1     ==>        r_ted_del = 4'd4;</font>
25732      <font color = "red">0/1     ==>      else if(w_del_sel == 2'b01)</font>
25733      <font color = "red">0/1     ==>        r_ted_del = 4'd0;</font>
25734      <font color = "red">0/1     ==>      else if(w_del_sel == 2'b10)</font>
25735      <font color = "red">0/1     ==>        r_ted_del = 4'd2;</font>
25736                       else
25737      <font color = "red">0/1     ==>        r_ted_del = 4'd6;</font>
25738                     end
25739                     else
25740      1/1              r_ted_del = 4'd4;
25741                   end
25742                   always @(posedge i_clk or negedge i_rstn)
25743      1/1          if(~i_rstn)
25744                   begin
25745      1/1            r_ed_en_int &lt;= 1'b0;
25746      1/1            r_ted_en_int &lt;= 1'b0;
25747      1/1            r_cnt &lt;= 4'd0;
25748      1/1            r_start_calib &lt;= 1'b0;
25749                   end
25750                   else
25751                   begin
25752      1/1            r_ed_en_int &lt;= 1'b1;
25753      1/1            r_ted_en_int &lt;= 1'b1;
25754      1/1            if(r_ed_en_int &amp;&amp; r_ted_en_int &amp;&amp; (r_cnt &lt; r_ted_del))
25755      1/1              r_cnt &lt;= r_cnt + 1'b1;
                        MISSING_ELSE
25756      1/1            if(r_cnt == r_ted_del)
25757      1/1              r_start_calib &lt;= 1'b1;
                        MISSING_ELSE
25758                   end
25759                      ted_calib_core_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r
25760                        #(
25761                          .p_code_len (p_code_len),
25762                          .p_init_wait_time (p_init_wait_time_up)
25763                          )
25764                          I_ted_calib_core_up
25765                            (
25766                             .i_rstn         (i_rstn),
25767                             .i_calib        (r_start_calib),
25768                             .i_clk          (i_clk),
25769                             .i_calib_done   (w_calib_done_sar_up),
25770                             .i_calib_code   (w_calib_code_sar_up),
25771                             .o_sar_en       (w_sar_en_up),
25772                             .o_calib_code   (w_calib_code_up),
25773                             .o_calib_done   (w_calib_done_up)
25774                             );
25775                     ted_calib_core_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r
25776                        #(
25777                          .p_code_len (p_code_len),
25778                          .p_init_wait_time (p_init_wait_time_down)
25779                          )
25780                          I_ted_calib_core_down
25781                            (
25782                             .i_rstn         (i_rstn),
25783                             .i_calib        (w_calib_done_up),
25784                             .i_clk          (i_clk),
25785                             .i_calib_done   (w_calib_done_sar_down),
25786                             .i_calib_code   (w_calib_code_sar_down),
25787                             .o_sar_en       (w_sar_en_down),
25788                             .o_calib_code   (w_calib_code_down),
25789                             .o_calib_done   (w_calib_done_down)
25790                             );
25791                      ted_sar_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r
25792                        #(.p_code_len (p_code_len))
25793                        I_ted_sar_up
25794                          ( 
25795                            .i_rstn       (i_rstn), 
25796                            .i_comp_out   (w_comp_out_up),
25797                            .i_clk        (i_clk),
25798                            .i_sar_en     (w_sar_en_up),
25799                            .o_calib_done (w_calib_done_sar_up),
25800                            .o_sar_code   (w_calib_code_sar_up)
25801                            );
25802                       ted_sar_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r
25803                        #(.p_code_len (p_code_len))
25804                        I_ted_sar_down
25805                          ( 
25806                            .i_rstn       (i_rstn), 
25807                            .i_comp_out   (w_comp_out_down),
25808                            .i_clk        (i_clk),
25809                            .i_sar_en     (w_sar_en_down),
25810                            .o_calib_done (w_calib_done_sar_down),
25811                            .o_sar_code   (w_calib_code_sar_down)
25812                            );
25813                   always @(posedge w_calib_done_down)
25814                   begin
25815      1/1             if (w_calib_code_down == 4'b0000 | w_calib_code_down == 4'b1111)
25816      1/1                        $display(&quot;Error : TED_down calibration code saturated&quot;);
                        MISSING_ELSE
25817                   end
25818                   always @(posedge w_calib_done_up)
25819                   begin
25820      1/1             if (w_calib_code_up == 4'b0000 | w_calib_code_up == 4'b1111)
25821      1/1                        $display(&quot;Error : TED_up calibration code saturated&quot;);
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2249.html" >usb2_ted_dig_top_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>24</td><td>15</td><td>62.50</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>24</td><td>15</td><td>62.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       25715
 EXPRESSION (i_TM_bits[2] ? i_TM_bits[3] : ((w_calib_done_up &amp; w_calib_done_down)))
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       25716
 EXPRESSION (i_TM_bits[0] ? ((~i_comp_out_up)) : i_comp_out_up)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       25717
 EXPRESSION (i_TM_bits[1] ? ((~i_comp_out_down)) : i_comp_out_down)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       25718
 EXPRESSION (i_TM_bits[7] ? i_TM_bits[11:8] : w_calib_code_up)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       25719
 EXPRESSION (i_TM_bits[16] ? i_TM_bits[15:12] : w_calib_code_down)
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       25720
 EXPRESSION (o_calib_done ? i_ed_en : r_ed_en_int)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       25721
 EXPRESSION (o_calib_done ? i_ted_en : r_ted_en_int)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       25724
 EXPRESSION (i_TM_bits[17] ? i_TM_bits[18] : ((~w_calib_done_up)))
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       25725
 EXPRESSION (i_TM_bits[19] ? i_TM_bits[20] : (w_calib_done_down ? 1'b0 : w_calib_done_up))
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       25725
 SUB-EXPRESSION (w_calib_done_down ? 1'b0 : w_calib_done_up)
                 --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       25754
 EXPRESSION (r_ed_en_int &amp;&amp; r_ted_en_int &amp;&amp; (r_cnt &lt; r_ted_del))
             -----1-----    ------2-----    ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2249.html" >usb2_ted_dig_top_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">16</td>
<td class="rt">6</td>
<td class="rt">37.50 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">118</td>
<td class="rt">49</td>
<td class="rt">41.53 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">59</td>
<td class="rt">24</td>
<td class="rt">40.68 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">59</td>
<td class="rt">25</td>
<td class="rt">42.37 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">16</td>
<td class="rt">6</td>
<td class="rt">37.50 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">118</td>
<td class="rt">49</td>
<td class="rt">41.53 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">59</td>
<td class="rt">24</td>
<td class="rt">40.68 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">59</td>
<td class="rt">25</td>
<td class="rt">42.37 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>i_rstn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_ed_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_ted_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_comp_out_up</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_comp_out_down</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_TM_bits[23:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>o_ed_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_ted_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_calib_mode_up</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_calib_mode_down</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_status_up[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_status_up[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_status_up[6:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_status_up[7]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_status_down[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_status_down[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_status_down[6:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_status_down[7]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_calib_code_up[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_calib_code_up[3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_calib_done</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_calib_code_down[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_calib_code_down[3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2249.html" >usb2_ted_dig_top_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">22</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">25715</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">25716</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">25717</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">25718</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">25719</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">25720</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">25721</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">25724</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">25725</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">25728</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">25743</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">25815</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">25820</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
25715         assign o_calib_done           = i_TM_bits[2] ? i_TM_bits[3]   : w_calib_done_up & w_calib_done_down;
                                                           <font color = "red">-1-</font>  
                                                           <font color = "red">==></font>  
                                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
25716         assign w_comp_out_up          = i_TM_bits[0] ?  ~i_comp_out_up : i_comp_out_up;
                                                           <font color = "red">-1-</font>  
                                                           <font color = "red">==></font>  
                                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
25717         assign w_comp_out_down        = i_TM_bits[1] ? ~i_comp_out_down : i_comp_out_down;
                                                           <font color = "red">-1-</font>  
                                                           <font color = "red">==></font>  
                                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
25718         assign o_calib_code_up        = (i_TM_bits[7] ? i_TM_bits[11:8] : w_calib_code_up);
                                                            <font color = "red">-1-</font>  
                                                            <font color = "red">==></font>  
                                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
25719         assign o_calib_code_down      = (i_TM_bits[16] ? i_TM_bits[15:12] : w_calib_code_down);
                                                             <font color = "red">-1-</font>  
                                                             <font color = "red">==></font>  
                                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
25720         assign o_ed_en                = ((o_calib_done) ? i_ed_en : r_ed_en_int);        
                                                              <font color = "green">-1-</font>  
                                                              <font color = "green">==></font>  
                                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
25721         assign o_ted_en               = ((o_calib_done) ? i_ted_en : r_ted_en_int);
                                                              <font color = "green">-1-</font>  
                                                              <font color = "green">==></font>  
                                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
25724         assign o_calib_mode_up        = (i_TM_bits[17] ? i_TM_bits[18] : ~w_calib_done_up);
                                                             <font color = "red">-1-</font>  
                                                             <font color = "red">==></font>  
                                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
25725         assign o_calib_mode_down      = (i_TM_bits[19] ? i_TM_bits[20] : (w_calib_done_down ? 1'b0 : w_calib_done_up)) ;
                                                             <font color = "red">-1-</font>                                  <font color = "green">-2-</font>   
                                                             <font color = "red">==></font>                                  <font color = "green">==></font>   
                                                                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
25728        if(w_del_en)
             <font color = "red">-1-</font>  
25729        begin
25730          if(w_del_sel == 2'b00)
               <font color = "red">-2-</font>  
25731            r_ted_del = 4'd4;
           <font color = "red">      ==></font>
25732          else if(w_del_sel == 2'b01)
                    <font color = "red">-3-</font>  
25733            r_ted_del = 4'd0;
           <font color = "red">      ==></font>
25734          else if(w_del_sel == 2'b10)
                    <font color = "red">-4-</font>  
25735            r_ted_del = 4'd2;
           <font color = "red">      ==></font>
25736          else
25737            r_ted_del = 4'd6;
           <font color = "red">      ==></font>
25738        end
25739        else
25740          r_ted_del = 4'd4;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
25743      if(~i_rstn)
           <font color = "green">-1-</font>  
25744      begin
25745        r_ed_en_int <= 1'b0;
           <font color = "green">  ==></font>
25746        r_ted_en_int <= 1'b0;
25747        r_cnt <= 4'd0;
25748        r_start_calib <= 1'b0;
25749      end
25750      else
25751      begin
25752        r_ed_en_int <= 1'b1;
25753        r_ted_en_int <= 1'b1;
25754        if(r_ed_en_int && r_ted_en_int && (r_cnt < r_ted_del))
             <font color = "green">-2-</font>  
25755          r_cnt <= r_cnt + 1'b1;
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
25756        if(r_cnt == r_ted_del)
             <font color = "green">-3-</font>  
25757          r_start_calib <= 1'b1;
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
25815         if (w_calib_code_down == 4'b0000 | w_calib_code_down == 4'b1111)
              <font color = "green">-1-</font>  
25816                    $display("Error : TED_down calibration code saturated");
           <font color = "green">              ==></font>
                         MISSING_ELSE
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
25820         if (w_calib_code_up == 4'b0000 | w_calib_code_up == 4'b1111)
              <font color = "green">-1-</font>  
25821                    $display("Error : TED_up calibration code saturated");
           <font color = "green">              ==></font>
                         MISSING_ELSE
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_191671">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_usb2_ted_dig_top_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
