// Seed: 4287045512
module module_0 (
    input supply0 id_0,
    output wor id_1,
    input tri id_2,
    input supply0 id_3,
    input supply0 id_4
);
  wire id_6;
endmodule
module module_1 (
    output tri0 id_0,
    output supply1 id_1,
    input tri0 id_2,
    output supply1 id_3,
    output supply0 id_4,
    input uwire id_5,
    input tri0 id_6,
    output tri id_7,
    input uwire id_8,
    input supply0 id_9,
    output uwire id_10,
    input supply1 id_11
    , id_17,
    output supply1 id_12,
    input supply1 id_13,
    output tri1 id_14,
    input tri id_15
);
  module_0(
      id_6, id_14, id_13, id_5, id_15
  );
  assign id_3 = id_15;
endmodule
