<html><head><meta content="text/html; charset=UTF-8" http-equiv="content-type"><style type="text/css">@import url('https://themes.googleusercontent.com/fonts/css?kit=cGvuclDC_Z1vE_cnVEU6Ae_NZQ7StBcqH_vXVqoPMX0');ol{margin:0;padding:0}table td,table th{padding:0}.c42{border-right-style:solid;padding:6pt 6pt 6pt 6pt;border-bottom-color:#000000;border-top-width:1pt;border-right-width:1pt;border-left-color:#000000;vertical-align:top;border-right-color:#000000;border-left-width:1pt;border-top-style:solid;border-left-style:solid;border-bottom-width:1pt;width:95.9pt;border-top-color:#000000;border-bottom-style:solid}.c32{border-right-style:solid;padding:6pt 6pt 6pt 6pt;border-bottom-color:#000000;border-top-width:1pt;border-right-width:1pt;border-left-color:#000000;vertical-align:top;border-right-color:#000000;border-left-width:1pt;border-top-style:solid;border-left-style:solid;border-bottom-width:1pt;width:117.5pt;border-top-color:#000000;border-bottom-style:solid}.c11{border-right-style:solid;padding:6pt 6pt 6pt 6pt;border-bottom-color:#000000;border-top-width:1pt;border-right-width:1pt;border-left-color:#000000;vertical-align:top;border-right-color:#000000;border-left-width:1pt;border-top-style:solid;border-left-style:solid;border-bottom-width:1pt;width:67.9pt;border-top-color:#000000;border-bottom-style:solid}.c39{border-right-style:solid;padding:6pt 6pt 6pt 6pt;border-bottom-color:#000000;border-top-width:1pt;border-right-width:1pt;border-left-color:#000000;vertical-align:top;border-right-color:#000000;border-left-width:1pt;border-top-style:solid;border-left-style:solid;border-bottom-width:1pt;width:118.8pt;border-top-color:#000000;border-bottom-style:solid}.c47{-webkit-text-decoration-skip:none;color:#000000;text-decoration:underline;vertical-align:baseline;text-decoration-skip-ink:none;font-size:10pt;font-style:normal}.c10{padding-top:1pt;padding-bottom:1.5pt;line-height:1.0;page-break-after:avoid;orphans:2;widows:2;text-align:center}.c13{color:#424242;font-weight:700;text-decoration:none;vertical-align:baseline;font-size:12pt;font-family:"Consolas";font-style:normal}.c7{color:#424242;font-weight:400;text-decoration:none;vertical-align:baseline;font-size:12pt;font-family:"Consolas";font-style:normal}.c22{padding-top:0pt;padding-bottom:0pt;line-height:1.15;orphans:2;widows:2;text-align:left}.c0{padding-top:1pt;padding-bottom:1.5pt;line-height:1.0;orphans:2;widows:2;text-align:left}.c12{font-weight:400;text-decoration:none;vertical-align:baseline;font-family:"Arial";font-style:normal}.c48{border-spacing:0;border-collapse:collapse;margin-right:auto}.c9{color:#000000;text-decoration:none;vertical-align:baseline;font-style:normal}.c5{background-color:#ffffff;font-size:12pt;color:#a71d5d;font-weight:700}.c8{font-size:10pt;font-family:"Courier New";color:#a52a2a;font-weight:700}.c6{color:#00008b;text-decoration:none;vertical-align:baseline;font-style:normal}.c37{font-weight:700;font-size:20pt;font-family:"Arial"}.c30{font-weight:700;font-size:13.5pt;font-family:"Arial"}.c1{background-color:#ffffff;font-size:12pt;color:#5d478b}.c16{background-color:#ffffff;font-size:12pt;color:#0086b3}.c23{text-decoration:none;vertical-align:baseline;font-style:normal}.c2{background-color:#ffffff;font-size:12pt;color:#24292e}.c3{font-size:10pt;font-family:"Courier New";font-weight:400}.c20{font-weight:700;font-size:14pt;font-family:"Arial"}.c26{background-color:#ffffff;font-size:10pt}.c36{color:#000000;font-size:12pt}.c40{font-size:11pt;font-family:"Arial"}.c15{color:#000000;font-size:11pt}.c41{color:#000000;font-size:20pt}.c21{background-color:#ffffff;font-size:12pt}.c31{background-color:#ffffff;height:16pt}.c46{max-width:468pt;padding:72pt 72pt 72pt 72pt}.c25{font-size:14pt;font-weight:700}.c33{color:#183691}.c38{font-weight:700}.c17{color:#5d478b}.c18{color:#9f79ee}.c45{font-family:"Arial"}.c34{background-color:#ffffff}.c44{font-size:12pt}.c14{page-break-after:avoid}.c43{height:20pt}.c4{height:11pt}.c19{font-family:"Consolas"}.c28{color:#ff0055}.c35{background-color:#f5f5f5}.c29{color:#969896}.c24{font-weight:400}.c27{height:27pt}.title{padding-top:0pt;color:#000000;font-size:26pt;padding-bottom:3pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}.subtitle{padding-top:0pt;color:#666666;font-size:15pt;padding-bottom:16pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}li{color:#000000;font-size:11pt;font-family:"Arial"}p{margin:0;color:#000000;font-size:11pt;font-family:"Arial"}h1{padding-top:20pt;color:#000000;font-size:20pt;padding-bottom:6pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}h2{padding-top:18pt;color:#000000;font-size:16pt;padding-bottom:6pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}h3{padding-top:16pt;color:#434343;font-size:14pt;padding-bottom:4pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}h4{padding-top:14pt;color:#666666;font-size:12pt;padding-bottom:4pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}h5{padding-top:12pt;color:#666666;font-size:11pt;padding-bottom:4pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}h6{padding-top:12pt;color:#666666;font-size:11pt;padding-bottom:4pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;font-style:italic;orphans:2;widows:2;text-align:left}</style></head><body class="c34 c46"><div><p class="c4 c22"><span class="c12 c15"></span></p></div><p class="c10 title" id="h.j1lyudbi8qb6"><span class="c12 c41">4 X 1 - Multiplexer</span></p><h2 class="c0 c14" id="h.na5dv2a2zrlw"><span class="c38 c44">Aim:</span><span class="c12 c36">&nbsp;To design 4x1 multiplexer using Xilinx software </span></h2><p class="c0"><span class="c38">Apparatus: </span><span>Xilinx software, Computer</span></p><h1 class="c0 c14" id="h.iw11d4r0oeuq"><span class="c9 c20">Code:</span></h1><p class="c0"><span class="c5">module</span><span class="c2 c38">&nbsp;</span><span class="c2">mux_4to1_assign </span><span class="c21 c18">(</span><span class="c2">&nbsp;</span><span class="c5">input</span><span class="c2">&nbsp;</span><span class="c21 c18">[</span><span class="c2">3</span><span class="c1">:</span><span class="c2">0</span><span class="c21 c18">]</span><span class="c2">&nbsp;a</span><span class="c1">,</span><span class="c2">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="c21 c29">// 4-bit input called a</span></p><p class="c0"><span class="c2">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="c5">input</span><span class="c2">&nbsp;</span><span class="c21 c18">[</span><span class="c2">3</span><span class="c1">:</span><span class="c2">0</span><span class="c21 c18">]</span><span class="c2">&nbsp;b</span><span class="c1">,</span><span class="c2">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="c21 c29">// 4-bit input called b</span></p><p class="c0"><span class="c2">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="c5">input</span><span class="c2">&nbsp;</span><span class="c21 c18">[</span><span class="c2">3</span><span class="c1">:</span><span class="c2">0</span><span class="c21 c18">]</span><span class="c2">&nbsp;c</span><span class="c1">,</span><span class="c2">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="c21 c29">// 4-bit input called c</span></p><p class="c0"><span class="c2">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="c5">input</span><span class="c2">&nbsp;</span><span class="c21 c18">[</span><span class="c2">3</span><span class="c1">:</span><span class="c2">0</span><span class="c21 c18">]</span><span class="c2">&nbsp;d</span><span class="c1">,</span><span class="c2">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="c21 c29">// 4-bit input called d</span></p><p class="c0"><span class="c2">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="c5">input</span><span class="c2">&nbsp;</span><span class="c21 c18">[</span><span class="c2">1</span><span class="c1">:</span><span class="c2">0</span><span class="c21 c18">]</span><span class="c2">&nbsp;sel</span><span class="c1">,</span><span class="c2">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="c21 c29">// input sel used to select between a,b,c,d</span></p><p class="c0"><span class="c2">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="c5">output</span><span class="c2">&nbsp;</span><span class="c21 c18">[</span><span class="c2">3</span><span class="c1">:</span><span class="c2">0</span><span class="c21 c18">]</span><span class="c2">&nbsp;out</span><span class="c21 c18">)</span><span class="c1">;</span><span class="c2">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="c21 c29">// 4-bit output based on input sel</span></p><p class="c0"><span class="c12 c2">&nbsp;</span></p><p class="c0"><span class="c2">&nbsp; &nbsp;</span><span class="c21 c29">// When sel[1] is 0, (sel[0]? b:a) is selected and when sel[1] is 1, (sel[0] ? d:c) is taken</span></p><p class="c0"><span class="c2">&nbsp; &nbsp;</span><span class="c21 c29">// When sel[0] is 0, a is sent to output, else b and when sel[0] is 0, c is sent to output, else d</span></p><p class="c0"><span class="c2">&nbsp; &nbsp;</span><span class="c5">assign</span><span class="c2">&nbsp;out </span><span class="c1">=</span><span class="c2">&nbsp;sel</span><span class="c21 c18">[</span><span class="c2">1</span><span class="c21 c18">]</span><span class="c2">&nbsp;</span><span class="c1">?</span><span class="c2">&nbsp;</span><span class="c21 c18">(</span><span class="c2">sel</span><span class="c21 c18">[</span><span class="c2">0</span><span class="c21 c18">]</span><span class="c2">&nbsp;</span><span class="c1">?</span><span class="c2">&nbsp;d </span><span class="c1">:</span><span class="c2">&nbsp;c</span><span class="c21 c18">)</span><span class="c2">&nbsp;</span><span class="c1">:</span><span class="c2">&nbsp;</span><span class="c21 c18">(</span><span class="c2">sel</span><span class="c21 c18">[</span><span class="c2">0</span><span class="c21 c18">]</span><span class="c2">&nbsp;</span><span class="c1">?</span><span class="c2">&nbsp;b </span><span class="c1">:</span><span class="c2">&nbsp;a</span><span class="c21 c18">)</span><span class="c1">;</span><span class="c12 c2">&nbsp;</span></p><p class="c0"><span class="c12 c2">&nbsp;</span></p><p class="c0"><span class="c5 c23 c45">endmodule</span></p><p class="c0 c4"><span class="c12 c15"></span></p><h1 class="c0 c14" id="h.3gn34677463z"><span class="c9 c20">RTL Schematic:</span></h1><p class="c0"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 624.00px; height: 122.67px;"><img alt="" src="images/image3.png" style="width: 624.00px; height: 122.67px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c0 c4"><span class="c12 c15"></span></p><h2 class="c0 c31" id="h.f3cqv0awoa2g"><span class="c9 c30"></span></h2><h1 class="c0 c34" id="h.lhhh1vthm4mq"><span class="c25">Hardware Schematic:</span><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 624.00px; height: 221.33px;"><img alt="" src="images/image2.png" style="width: 624.00px; height: 221.33px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></h1><h1 class="c0 c14" id="h.ddtepvbdg160"><span class="c9 c20">Testbench:</span></h1><p class="c0"><span class="c5">module</span><span class="c2">&nbsp;tb_4to1_mux</span><span class="c1">;</span></p><p class="c0"><span class="c12 c2">&nbsp;</span></p><p class="c0"><span class="c2">&nbsp; &nbsp;</span><span class="c21 c29">// Declare internal reg variables to drive design inputs</span></p><p class="c0"><span class="c2">&nbsp; &nbsp;</span><span class="c21 c29">// Declare wire signals to collect design output</span></p><p class="c0"><span class="c2">&nbsp; &nbsp;</span><span class="c21 c29">// Declare other internal variables used in testbench</span></p><p class="c0"><span class="c2">&nbsp; &nbsp;</span><span class="c5">reg</span><span class="c2">&nbsp;</span><span class="c21 c18">[</span><span class="c2">3</span><span class="c1">:</span><span class="c2">0</span><span class="c21 c18">]</span><span class="c2">&nbsp;a</span><span class="c1">;</span></p><p class="c0"><span class="c2">&nbsp; &nbsp;</span><span class="c5">reg</span><span class="c2">&nbsp;</span><span class="c21 c18">[</span><span class="c2">3</span><span class="c1">:</span><span class="c2">0</span><span class="c21 c18">]</span><span class="c2">&nbsp;b</span><span class="c1">;</span></p><p class="c0"><span class="c2">&nbsp; &nbsp;</span><span class="c5">reg</span><span class="c2">&nbsp;</span><span class="c21 c18">[</span><span class="c2">3</span><span class="c1">:</span><span class="c2">0</span><span class="c21 c18">]</span><span class="c2">&nbsp;c</span><span class="c1">;</span></p><p class="c0"><span class="c2">&nbsp; &nbsp;</span><span class="c5">reg</span><span class="c2">&nbsp;</span><span class="c21 c18">[</span><span class="c2">3</span><span class="c1">:</span><span class="c2">0</span><span class="c21 c18">]</span><span class="c2">&nbsp;d</span><span class="c1">;</span></p><p class="c0"><span class="c2">&nbsp; &nbsp;</span><span class="c5">wire</span><span class="c2">&nbsp;</span><span class="c21 c18">[</span><span class="c2">3</span><span class="c1">:</span><span class="c2">0</span><span class="c21 c18">]</span><span class="c2">&nbsp;out</span><span class="c1">;</span></p><p class="c0"><span class="c2">&nbsp; &nbsp;</span><span class="c5">reg</span><span class="c2">&nbsp;</span><span class="c21 c18">[</span><span class="c2">1</span><span class="c1">:</span><span class="c2">0</span><span class="c21 c18">]</span><span class="c2">&nbsp;sel</span><span class="c1">;</span></p><p class="c0"><span class="c2">&nbsp; &nbsp;</span><span class="c5">integer</span><span class="c2">&nbsp;i</span><span class="c1">;</span></p><p class="c0"><span class="c12 c2">&nbsp;</span></p><p class="c0"><span class="c2">&nbsp; &nbsp;</span><span class="c21 c29">// Instantiate one of the designs, in this case, we have used the design with case statement</span></p><p class="c0"><span class="c2">&nbsp; &nbsp;</span><span class="c21 c29">// Connect testbench variables declared above with those in the design</span></p><p class="c0"><span class="c2">&nbsp; &nbsp;mux_4to1_case &nbsp;mux0 </span><span class="c21 c18">(</span><span class="c2">&nbsp; &nbsp;.a </span><span class="c21 c18">(</span><span class="c2">a</span><span class="c21 c18">)</span><span class="c1">,</span></p><p class="c0"><span class="c2">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;.b </span><span class="c21 c18">(</span><span class="c2">b</span><span class="c21 c18">)</span><span class="c1">,</span></p><p class="c0"><span class="c2">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;.c </span><span class="c21 c18">(</span><span class="c2">c</span><span class="c21 c18">)</span><span class="c1">,</span></p><p class="c0"><span class="c2">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;.d </span><span class="c21 c18">(</span><span class="c2">d</span><span class="c21 c18">)</span><span class="c1">,</span></p><p class="c0"><span class="c2">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;.sel </span><span class="c21 c18">(</span><span class="c2">sel</span><span class="c21 c18">)</span><span class="c1">,</span></p><p class="c0"><span class="c2">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;.out </span><span class="c21 c18">(</span><span class="c2">out</span><span class="c21 c18">))</span><span class="c1">;</span></p><p class="c0"><span class="c12 c2">&nbsp;</span></p><p class="c0"><span class="c2">&nbsp; &nbsp;</span><span class="c21 c29">// This initial block is the stimulus</span></p><p class="c0"><span class="c2">&nbsp; &nbsp;</span><span class="c5">initial</span><span class="c2">&nbsp;</span><span class="c5">begin</span></p><p class="c0"><span class="c2">&nbsp; &nbsp; &nbsp; </span><span class="c21 c29">// Launch a monitor in background to display values to log whenever a/b/c/d/sel/out changes</span></p><p class="c0"><span class="c2">&nbsp; &nbsp; &nbsp; </span><span class="c16">$monitor</span><span class="c2">&nbsp;</span><span class="c21 c18">(</span><span class="c21 c33">&quot;[%0t] sel=0x%0h a=0x%0h b=0x%0h c=0x%0h d=0x%0h out=0x%0h&quot;</span><span class="c1">,</span><span class="c2">&nbsp;</span><span class="c16">$time</span><span class="c1">,</span><span class="c2">&nbsp;sel</span><span class="c1">,</span><span class="c2">&nbsp;a</span><span class="c1">,</span><span class="c2">&nbsp;b</span><span class="c1">,</span><span class="c2">&nbsp;c</span><span class="c1">,</span><span class="c2">&nbsp;d</span><span class="c1">,</span><span class="c2">&nbsp;out</span><span class="c21 c18">)</span><span class="c1">;</span></p><p class="c0"><span class="c12 c2">&nbsp;</span></p><p class="c0"><span class="c2">&nbsp; &nbsp; &nbsp; &nbsp;</span><span class="c21 c29">// 1. At time 0, drive random values to a/b/c/d and keep sel = 0</span></p><p class="c0"><span class="c2">&nbsp; &nbsp; &nbsp; sel </span><span class="c1">&lt;=</span><span class="c2">&nbsp;0</span><span class="c1">;</span></p><p class="c0"><span class="c2">&nbsp; &nbsp; &nbsp; a </span><span class="c1">&lt;=</span><span class="c2">&nbsp;</span><span class="c16">$random</span><span class="c1">;</span></p><p class="c0"><span class="c2">&nbsp; &nbsp; &nbsp; b </span><span class="c1">&lt;=</span><span class="c2">&nbsp;</span><span class="c16">$random</span><span class="c1">;</span></p><p class="c0"><span class="c2">&nbsp; &nbsp; &nbsp; c </span><span class="c1">&lt;=</span><span class="c2">&nbsp;</span><span class="c16">$random</span><span class="c1">;</span></p><p class="c0"><span class="c2">&nbsp; &nbsp; &nbsp; d </span><span class="c1">&lt;=</span><span class="c2">&nbsp;</span><span class="c16">$random</span><span class="c1">;</span></p><p class="c0"><span class="c12 c2">&nbsp;</span></p><p class="c0"><span class="c2">&nbsp; &nbsp; &nbsp; </span><span class="c21 c29">// 2. Change the value of sel after every 5ns</span></p><p class="c0"><span class="c2">&nbsp; &nbsp; &nbsp; </span><span class="c5">for</span><span class="c2">&nbsp;</span><span class="c21 c18">(</span><span class="c2">i </span><span class="c1">=</span><span class="c2">&nbsp;1</span><span class="c1">;</span><span class="c2">&nbsp;i </span><span class="c1">&lt;</span><span class="c2">&nbsp;4</span><span class="c1">;</span><span class="c2">&nbsp;i</span><span class="c1">=</span><span class="c2">i</span><span class="c1">+</span><span class="c2">1</span><span class="c21 c18">)</span><span class="c2">&nbsp;</span><span class="c5">begin</span></p><p class="c0"><span class="c2">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="c1">#</span><span class="c2">5 sel </span><span class="c1">&lt;=</span><span class="c2">&nbsp;i</span><span class="c1">;</span></p><p class="c0"><span class="c2">&nbsp; &nbsp; &nbsp; </span><span class="c5">end</span></p><p class="c0"><span class="c12 c2">&nbsp;</span></p><p class="c0"><span class="c2">&nbsp; &nbsp; &nbsp; </span><span class="c21 c29">// 3. After Step2 is over, wait for 5ns and finish simulation</span></p><p class="c0"><span class="c2">&nbsp; &nbsp; &nbsp; </span><span class="c1">#</span><span class="c2">5 </span><span class="c16">$finish</span><span class="c1">;</span></p><p class="c0"><span class="c2">&nbsp; &nbsp;</span><span class="c5">end</span></p><p class="c0"><span class="c5 c23 c45">endmodule</span></p><h1 class="c0 c14" id="h.rc75zgwvgbwz"><span class="c9 c20">Simulation:</span></h1><p class="c0"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 624.00px; height: 122.67px;"><img alt="" src="images/image3.png" style="width: 624.00px; height: 122.67px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c0 c4"><span class="c12 c15"></span></p><p class="c0"><span class="c38">Result: </span><span class="c12 c15">&nbsp;Thus the simulation and design of &nbsp;4x1 multiplexer is studied using Xilinx software.</span></p><hr style="page-break-before:always;display:none;"><p class="c10 c4 title" id="h.k3kay7suk77y"><span class="c9 c37"></span></p><p class="c10 title" id="h.t7vp951dorg9"><span class="c9 c37">Verilog Full Adder</span></p><h2 class="c0 c14" id="h.b5aafj489cl7"><span class="c38 c44">Aim:</span><span class="c12 c36">&nbsp;To design verilog full adder using Xilinx software </span></h2><p class="c0"><span class="c38">Apparatus: </span><span>Xilinx software, Computer</span></p><h2 class="c0 c14" id="h.g9ldg64evomf"><span class="c9 c20">Truth Table</span></h2><a id="t.06a869e38dab8e7b05b25e0c33c79a867f2bb704"></a><a id="t.0"></a><table class="c48"><tbody><tr class="c27"><td class="c11" colspan="1" rowspan="1"><h1 class="c10" id="h.v6noliy5vdim"><span class="c13">A</span></h1></td><td class="c11" colspan="1" rowspan="1"><h1 class="c10" id="h.v6noliy5vdim-1"><span class="c13">B</span></h1></td><td class="c42" colspan="1" rowspan="1"><h1 class="c10" id="h.v6noliy5vdim-2"><span class="c13">Cin</span></h1></td><td class="c39" colspan="1" rowspan="1"><h1 class="c10" id="h.v6noliy5vdim-3"><span class="c13">Cout</span></h1></td><td class="c32" colspan="1" rowspan="1"><h1 class="c10" id="h.v6noliy5vdim-4"><span class="c13">Sum</span></h1></td></tr><tr class="c27"><td class="c11" colspan="1" rowspan="1"><h1 class="c10" id="h.v6noliy5vdim-5"><span class="c7">0</span></h1></td><td class="c11" colspan="1" rowspan="1"><h1 class="c10" id="h.v6noliy5vdim-6"><span class="c7">0</span></h1></td><td class="c42" colspan="1" rowspan="1"><h1 class="c10" id="h.v6noliy5vdim-7"><span class="c7">0</span></h1></td><td class="c39" colspan="1" rowspan="1"><h1 class="c10" id="h.v6noliy5vdim-8"><span class="c7">0</span></h1></td><td class="c32" colspan="1" rowspan="1"><h1 class="c10" id="h.v6noliy5vdim-9"><span class="c7">0</span></h1></td></tr><tr class="c27"><td class="c11" colspan="1" rowspan="1"><h1 class="c10" id="h.v6noliy5vdim-10"><span class="c7">0</span></h1></td><td class="c11" colspan="1" rowspan="1"><h1 class="c10" id="h.v6noliy5vdim-11"><span class="c7">0</span></h1></td><td class="c42" colspan="1" rowspan="1"><h1 class="c10" id="h.v6noliy5vdim-12"><span class="c7">1</span></h1></td><td class="c39" colspan="1" rowspan="1"><h1 class="c10" id="h.v6noliy5vdim-13"><span class="c7">0</span></h1></td><td class="c32" colspan="1" rowspan="1"><h1 class="c10" id="h.v6noliy5vdim-14"><span class="c7">1</span></h1></td></tr><tr class="c27"><td class="c11" colspan="1" rowspan="1"><h1 class="c10" id="h.v6noliy5vdim-15"><span class="c7">0</span></h1></td><td class="c11" colspan="1" rowspan="1"><h1 class="c10" id="h.v6noliy5vdim-16"><span class="c7">1</span></h1></td><td class="c42" colspan="1" rowspan="1"><h1 class="c10" id="h.v6noliy5vdim-17"><span class="c7">0</span></h1></td><td class="c39" colspan="1" rowspan="1"><h1 class="c10" id="h.v6noliy5vdim-18"><span class="c7">0</span></h1></td><td class="c32" colspan="1" rowspan="1"><h1 class="c10" id="h.v6noliy5vdim-19"><span class="c7">1</span></h1></td></tr><tr class="c27"><td class="c11" colspan="1" rowspan="1"><h1 class="c10" id="h.v6noliy5vdim-20"><span class="c7">0</span></h1></td><td class="c11" colspan="1" rowspan="1"><h1 class="c10" id="h.v6noliy5vdim-21"><span class="c7">1</span></h1></td><td class="c42" colspan="1" rowspan="1"><h1 class="c10" id="h.v6noliy5vdim-22"><span class="c7">1</span></h1></td><td class="c39" colspan="1" rowspan="1"><h1 class="c10" id="h.v6noliy5vdim-23"><span class="c7">1</span></h1></td><td class="c32" colspan="1" rowspan="1"><h1 class="c10" id="h.v6noliy5vdim-24"><span class="c7">0</span></h1></td></tr><tr class="c27"><td class="c11" colspan="1" rowspan="1"><h1 class="c10" id="h.v6noliy5vdim-25"><span class="c7">1</span></h1></td><td class="c11" colspan="1" rowspan="1"><h1 class="c10" id="h.v6noliy5vdim-26"><span class="c7">0</span></h1></td><td class="c42" colspan="1" rowspan="1"><h1 class="c10" id="h.v6noliy5vdim-27"><span class="c7">0</span></h1></td><td class="c39" colspan="1" rowspan="1"><h1 class="c10" id="h.v6noliy5vdim-28"><span class="c7">0</span></h1></td><td class="c32" colspan="1" rowspan="1"><h1 class="c10" id="h.v6noliy5vdim-29"><span class="c7">1</span></h1></td></tr><tr class="c27"><td class="c11 c35" colspan="1" rowspan="1"><h1 class="c10" id="h.v6noliy5vdim-30"><span class="c7">1</span></h1></td><td class="c11 c35" colspan="1" rowspan="1"><h1 class="c10" id="h.v6noliy5vdim-31"><span class="c7">0</span></h1></td><td class="c42 c35" colspan="1" rowspan="1"><h1 class="c10" id="h.v6noliy5vdim-32"><span class="c7">1</span></h1></td><td class="c39 c35" colspan="1" rowspan="1"><h1 class="c10" id="h.v6noliy5vdim-33"><span class="c7">1</span></h1></td><td class="c32 c35" colspan="1" rowspan="1"><h1 class="c10" id="h.v6noliy5vdim-34"><span class="c7">0</span></h1></td></tr><tr class="c27"><td class="c11" colspan="1" rowspan="1"><h1 class="c10" id="h.v6noliy5vdim-35"><span class="c7">1</span></h1></td><td class="c11" colspan="1" rowspan="1"><h1 class="c10" id="h.v6noliy5vdim-36"><span class="c7">1</span></h1></td><td class="c42" colspan="1" rowspan="1"><h1 class="c10" id="h.v6noliy5vdim-37"><span class="c7">0</span></h1></td><td class="c39" colspan="1" rowspan="1"><h1 class="c10" id="h.v6noliy5vdim-38"><span class="c7">1</span></h1></td><td class="c32" colspan="1" rowspan="1"><h1 class="c10" id="h.v6noliy5vdim-39"><span class="c7">0</span></h1></td></tr><tr class="c27"><td class="c11" colspan="1" rowspan="1"><h1 class="c10" id="h.v6noliy5vdim-40"><span class="c7">1</span></h1></td><td class="c11" colspan="1" rowspan="1"><h1 class="c10" id="h.v6noliy5vdim-41"><span class="c7">1</span></h1></td><td class="c42" colspan="1" rowspan="1"><h1 class="c10" id="h.v6noliy5vdim-42"><span class="c7">1</span></h1></td><td class="c39" colspan="1" rowspan="1"><h1 class="c10" id="h.v6noliy5vdim-43"><span class="c7">1</span></h1></td><td class="c32" colspan="1" rowspan="1"><h1 class="c10" id="h.oktiqyrqm13r"><span class="c7">1</span></h1></td></tr></tbody></table><h1 class="c0 c14" id="h.aq3dln7qcm08"><span class="c25">Code:</span><span class="c12 c41">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></h1><p class="c0"><span class="c5 c19">module</span><span class="c2 c19 c24">&nbsp;fulladd </span><span class="c21 c18 c19 c24">(</span><span class="c2 c19 c24">&nbsp; </span><span class="c5 c19">input</span><span class="c2 c19 c24">&nbsp;</span><span class="c21 c18 c19 c24">[</span><span class="c2 c19 c24">3</span><span class="c1 c19 c24">:</span><span class="c2 c19 c24">0</span><span class="c21 c18 c19 c24">]</span><span class="c2 c19 c24">&nbsp;a</span><span class="c1 c19 c24">,</span></p><p class="c0"><span class="c2 c19 c24">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c5 c19">input</span><span class="c2 c19 c24">&nbsp;</span><span class="c21 c18 c19 c24">[</span><span class="c2 c19 c24">3</span><span class="c1 c19 c24">:</span><span class="c2 c19 c24">0</span><span class="c21 c18 c19 c24">]</span><span class="c2 c19 c24">&nbsp;b</span><span class="c1 c19 c24">,</span></p><p class="c0"><span class="c2 c19 c24">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c5 c19">input</span><span class="c2 c19 c24">&nbsp;c_in</span><span class="c1 c19 c24">,</span></p><p class="c0"><span class="c2 c19 c24">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c5 c19">output</span><span class="c2 c19 c24">&nbsp;c_out</span><span class="c1 c19 c24">,</span></p><p class="c0"><span class="c2 c19 c24">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c5 c19">output</span><span class="c2 c19 c24">&nbsp;</span><span class="c21 c18 c19 c24">[</span><span class="c2 c19 c24">3</span><span class="c1 c19 c24">:</span><span class="c2 c19 c24">0</span><span class="c21 c18 c19 c24">]</span><span class="c2 c19 c24">&nbsp;sum</span><span class="c21 c18 c19 c24">)</span><span class="c1 c19 c24">;</span></p><p class="c0"><span class="c23 c2 c19 c24">&nbsp;</span></p><p class="c0"><span class="c2 c19 c24">&nbsp; &nbsp;</span><span class="c5 c19">assign</span><span class="c2 c19 c24">&nbsp;</span><span class="c21 c18 c19 c24">{</span><span class="c2 c19 c24">c_out</span><span class="c1 c19 c24">,</span><span class="c2 c19 c24">&nbsp;sum</span><span class="c21 c18 c19 c24">}</span><span class="c2 c19 c24">&nbsp;</span><span class="c1 c19 c24">=</span><span class="c2 c19 c24">&nbsp;a </span><span class="c1 c19 c24">+</span><span class="c2 c19 c24">&nbsp;b </span><span class="c1 c19 c24">+</span><span class="c2 c19 c24">&nbsp;c_in</span><span class="c1 c19 c24">;</span></p><p class="c0"><span class="c5 c23 c19">endmodule</span></p><h1 class="c0 c14" id="h.44j7rue6504u"><span class="c25">Hardware Schematic:</span><span class="c12 c41">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></h1><p class="c0"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 624.00px; height: 160.00px;"><img alt="" src="images/image1.png" style="width: 624.00px; height: 160.00px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><h1 class="c0 c14" id="h.qiu0j1n1o1j0"><span class="c9 c20">Testbench:</span></h1><p class="c0"><span class="c5">module</span><span class="c2">&nbsp;tb_fulladd</span><span class="c1">;</span></p><p class="c0"><span class="c2">&nbsp; </span><span class="c21 c29">// 1. Declare testbench variables</span></p><p class="c0"><span class="c2">&nbsp; &nbsp;</span><span class="c5">reg</span><span class="c2">&nbsp;</span><span class="c21 c18">[</span><span class="c2">3</span><span class="c1">:</span><span class="c2">0</span><span class="c21 c18">]</span><span class="c2">&nbsp;a</span><span class="c1">;</span></p><p class="c0"><span class="c2">&nbsp; &nbsp;</span><span class="c5">reg</span><span class="c2">&nbsp;</span><span class="c21 c18">[</span><span class="c2">3</span><span class="c1">:</span><span class="c2">0</span><span class="c21 c18">]</span><span class="c2">&nbsp;b</span><span class="c1">;</span></p><p class="c0"><span class="c2">&nbsp; &nbsp;</span><span class="c5">reg</span><span class="c2">&nbsp;c_in</span><span class="c1">;</span></p><p class="c0"><span class="c2">&nbsp; &nbsp;</span><span class="c5">wire</span><span class="c2">&nbsp;</span><span class="c21 c18">[</span><span class="c2">3</span><span class="c1">:</span><span class="c2">0</span><span class="c21 c18">]</span><span class="c2">&nbsp;sum</span><span class="c1">;</span></p><p class="c0"><span class="c2">&nbsp; &nbsp;</span><span class="c5">integer</span><span class="c2">&nbsp;i</span><span class="c1">;</span></p><p class="c0"><span class="c12 c2">&nbsp;</span></p><p class="c0"><span class="c2">&nbsp; </span><span class="c21 c29">// 2. Instantiate the design and connect to testbench variables</span></p><p class="c0"><span class="c2">&nbsp; &nbsp;fulladd &nbsp;fa0 </span><span class="c21 c18">(</span><span class="c2">&nbsp;.a </span><span class="c21 c18">(</span><span class="c2">a</span><span class="c21 c18">)</span><span class="c1">,</span></p><p class="c0"><span class="c2">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .b </span><span class="c21 c18">(</span><span class="c2">b</span><span class="c21 c18">)</span><span class="c1">,</span></p><p class="c0"><span class="c2">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .c_in </span><span class="c21 c18">(</span><span class="c2">c_in</span><span class="c21 c18">)</span><span class="c1">,</span></p><p class="c0"><span class="c2">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .c_out </span><span class="c21 c18">(</span><span class="c2">c_out</span><span class="c21 c18">)</span><span class="c1">,</span></p><p class="c0"><span class="c2">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .sum </span><span class="c21 c18">(</span><span class="c2">sum</span><span class="c21 c18">))</span><span class="c1">;</span></p><p class="c0"><span class="c12 c2">&nbsp;</span></p><p class="c0"><span class="c2">&nbsp; </span><span class="c21 c29">// 3. Provide stimulus to test the design</span></p><p class="c0"><span class="c2">&nbsp; &nbsp;</span><span class="c5">initial</span><span class="c2">&nbsp;</span><span class="c5">begin</span></p><p class="c0"><span class="c2">&nbsp; &nbsp; &nbsp; a </span><span class="c1">&lt;=</span><span class="c2">&nbsp;0</span><span class="c1">;</span></p><p class="c0"><span class="c2">&nbsp; &nbsp; &nbsp; b </span><span class="c1">&lt;=</span><span class="c2">&nbsp;0</span><span class="c1">;</span></p><p class="c0"><span class="c2">&nbsp; &nbsp; &nbsp; c_in </span><span class="c1">&lt;=</span><span class="c2">&nbsp;0</span><span class="c1">;</span></p><p class="c0"><span class="c12 c2">&nbsp;</span></p><p class="c0"><span class="c2">&nbsp; &nbsp; &nbsp; </span><span class="c16">$monitor</span><span class="c2">&nbsp;</span><span class="c18 c21">(</span><span class="c21 c33">&quot;a=0x%0h b=0x%0h c_in=0x%0h c_out=0x%0h sum=0x%0h&quot;</span><span class="c1">,</span><span class="c2">&nbsp;a</span><span class="c1">,</span><span class="c2">&nbsp;b</span><span class="c1">,</span><span class="c2">&nbsp;c_in</span><span class="c1">,</span><span class="c2">&nbsp;c_out</span><span class="c1">,</span><span class="c2">&nbsp;sum</span><span class="c21 c18">)</span><span class="c1">;</span></p><p class="c0"><span class="c12 c2">&nbsp;</span></p><p class="c0"><span class="c2">&nbsp; &nbsp; </span><span class="c21 c29">// Use a for loop to apply random values to the input</span></p><p class="c0"><span class="c2">&nbsp; &nbsp; &nbsp; </span><span class="c5">for</span><span class="c2">&nbsp;</span><span class="c21 c18">(</span><span class="c2">i </span><span class="c1">=</span><span class="c2">&nbsp;0</span><span class="c1">;</span><span class="c2">&nbsp;i </span><span class="c1">&lt;</span><span class="c2">&nbsp;5</span><span class="c1">;</span><span class="c2">&nbsp;i </span><span class="c1">=</span><span class="c2">&nbsp;i</span><span class="c1">+</span><span class="c2">1</span><span class="c21 c18">)</span><span class="c2">&nbsp;</span><span class="c5">begin</span></p><p class="c0"><span class="c2">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="c1">#</span><span class="c2">10 a </span><span class="c1">&lt;=</span><span class="c2">&nbsp;</span><span class="c16">$random</span><span class="c1">;</span></p><p class="c0"><span class="c2">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;b </span><span class="c1">&lt;=</span><span class="c2">&nbsp;</span><span class="c16">$random</span><span class="c1">;</span></p><p class="c0"><span class="c2">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; c_in </span><span class="c1">&lt;=</span><span class="c2">&nbsp;</span><span class="c16">$random</span><span class="c1">;</span></p><p class="c0"><span class="c2">&nbsp; &nbsp; &nbsp; </span><span class="c5">end</span></p><p class="c0"><span class="c2">&nbsp; &nbsp;</span><span class="c5">end</span></p><p class="c0"><span class="c5">endmodule</span></p><h1 class="c0 c14" id="h.n8ceo5ejec98"><span class="c9 c20">RTL Schematic:</span></h1><p class="c0"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 624.00px; height: 109.50px;"><img alt="" src="images/image5.png" style="width: 624.00px; height: 109.50px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c0"><span class="c26 c38">Result:</span><span class="c26">&nbsp;Thus study and design of Full adder counter is implemented using Xilinx software.</span><hr style="page-break-before:always;display:none;"></p><p class="c10 title" id="h.6htkvi3kr2h7"><span class="c9 c37">4 bit UP/DOWN Counter</span></p><h2 class="c0 c14" id="h.pifw7pzgfl3c"><span class="c38 c44">Aim:</span><span class="c12 c36">&nbsp;To study design 4 bit Up/Down Counter using Xilinx software </span></h2><p class="c0"><span class="c38">Apparatus: </span><span>Xilinx software, Computer</span></p><h1 class="c0 c14" id="h.14uzzepc8mk0"><span class="c9 c20">Code:</span></h1><p class="c0"><span class="c6 c3 c34">//Verilog module for UpDown counter</span></p><p class="c0"><span class="c6 c3 c34">//When Up mode is selected, counter counts from 0 to 15 and then again from 0 to 15.</span></p><p class="c0"><span class="c6 c3 c34">//When Down mode is selected, counter counts from 15 to 0 and then again from 15 to 0.</span></p><p class="c0"><span class="c6 c3 c34">//Changing mode doesn&#39;t reset the Count value to zero.</span></p><p class="c0"><span class="c6 c3 c34">//You have apply high value to reset, to reset the Counter output.</span></p><p class="c0"><span class="c8">module</span><span class="c3">&nbsp;upordown_counter</span><span class="c23 c3 c18">(</span></p><p class="c0"><span class="c3">&nbsp; &nbsp; Clk</span><span class="c23 c3 c17">,</span></p><p class="c0"><span class="c3">&nbsp; &nbsp; reset</span><span class="c23 c3 c17">,</span></p><p class="c0"><span class="c3">&nbsp; &nbsp; UpOrDown</span><span class="c3 c17">,</span><span class="c3">&nbsp; </span><span class="c6 c3">//high for UP counter and low for Down counter</span></p><p class="c0"><span class="c9 c3">&nbsp; &nbsp; Count</span></p><p class="c0"><span class="c3">&nbsp; &nbsp; </span><span class="c3 c18">)</span><span class="c23 c3 c17">;</span></p><p class="c0 c4"><span class="c12 c15"></span></p><p class="c0"><span class="c9 c3">&nbsp; &nbsp; </span></p><p class="c0"><span class="c3">&nbsp; &nbsp; </span><span class="c6 c3">//input ports and their sizes</span></p><p class="c0"><span class="c3">&nbsp; &nbsp; </span><span class="c8">input</span><span class="c3">&nbsp;Clk</span><span class="c3 c17">,</span><span class="c3">reset</span><span class="c3 c17">,</span><span class="c3">UpOrDown</span><span class="c23 c3 c17">;</span></p><p class="c0"><span class="c3">&nbsp; &nbsp; </span><span class="c6 c3">//output ports and their size</span></p><p class="c0"><span class="c3">&nbsp; &nbsp; </span><span class="c8">output</span><span class="c3">&nbsp;</span><span class="c3 c18">[</span><span class="c3 c28">3</span><span class="c3">&nbsp;</span><span class="c3 c17">:</span><span class="c3">&nbsp;</span><span class="c3 c28">0</span><span class="c3 c18">]</span><span class="c3">&nbsp;Count</span><span class="c23 c3 c17">;</span></p><p class="c0"><span class="c3">&nbsp; &nbsp; </span><span class="c6 c3">//Internal variables</span></p><p class="c0"><span class="c3">&nbsp; &nbsp; </span><span class="c8">reg</span><span class="c3">&nbsp;</span><span class="c3 c18">[</span><span class="c3 c28">3</span><span class="c3">&nbsp;</span><span class="c3 c17">:</span><span class="c3">&nbsp;</span><span class="c3 c28">0</span><span class="c3 c18">]</span><span class="c3">&nbsp;Count </span><span class="c3 c17">=</span><span class="c3">&nbsp;</span><span class="c3 c28">0</span><span class="c3 c17">;</span><span class="c9 c3">&nbsp; </span></p><p class="c0"><span class="c9 c3">&nbsp; &nbsp; </span></p><p class="c0"><span class="c3">&nbsp; &nbsp; &nbsp;</span><span class="c8">always</span><span class="c3">&nbsp;</span><span class="c3 c17">@</span><span class="c3 c18">(</span><span class="c8">posedge</span><span class="c3 c18">(</span><span class="c3">Clk</span><span class="c3 c18">)</span><span class="c3">&nbsp;</span><span class="c8">or</span><span class="c3">&nbsp;</span><span class="c8">posedge</span><span class="c3 c18">(</span><span class="c3">reset</span><span class="c23 c3 c18">))</span></p><p class="c0"><span class="c3">&nbsp; &nbsp; &nbsp;</span><span class="c8 c23">begin</span></p><p class="c0"><span class="c3">&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c8">if</span><span class="c3 c18">(</span><span class="c3">reset </span><span class="c3 c17">==</span><span class="c3">&nbsp;</span><span class="c3 c28">1</span><span class="c3 c18">)</span><span class="c9 c3">&nbsp;</span></p><p class="c0"><span class="c3">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Count </span><span class="c3 c17">&lt;=</span><span class="c3">&nbsp;</span><span class="c3 c28">0</span><span class="c23 c3 c17">;</span></p><p class="c0"><span class="c3">&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c8">else</span><span class="c9 c3">&nbsp; &nbsp; </span></p><p class="c0"><span class="c3">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c8">if</span><span class="c3 c18">(</span><span class="c3">UpOrDown </span><span class="c3 c17">==</span><span class="c3">&nbsp;</span><span class="c3 c28">1</span><span class="c3 c18">)</span><span class="c3">&nbsp; &nbsp;</span><span class="c6 c3">//Up mode selected</span></p><p class="c0"><span class="c3">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c8">if</span><span class="c3 c18">(</span><span class="c3">Count </span><span class="c3 c17">==</span><span class="c3">&nbsp;</span><span class="c3 c28">15</span><span class="c23 c3 c18">)</span></p><p class="c0"><span class="c3">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Count </span><span class="c3 c17">&lt;=</span><span class="c3">&nbsp;</span><span class="c3 c28">0</span><span class="c23 c3 c17">;</span></p><p class="c0"><span class="c3">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c8 c23">else</span></p><p class="c0"><span class="c3">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Count </span><span class="c3 c17">&lt;=</span><span class="c3">&nbsp;Count </span><span class="c3 c17">+</span><span class="c3">&nbsp;</span><span class="c3 c28">1</span><span class="c3 c17">;</span><span class="c3">&nbsp;</span><span class="c3 c6">//Incremend Counter</span></p><p class="c0"><span class="c3">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c8">else</span><span class="c3">&nbsp; </span><span class="c6 c3">//Down mode selected</span></p><p class="c0"><span class="c3">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c8">if</span><span class="c3 c18">(</span><span class="c3">Count </span><span class="c3 c17">==</span><span class="c3">&nbsp;</span><span class="c3 c28">0</span><span class="c23 c3 c18">)</span></p><p class="c0"><span class="c3">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Count </span><span class="c3 c17">&lt;=</span><span class="c3">&nbsp;</span><span class="c3 c28">15</span><span class="c23 c3 c17">;</span></p><p class="c0"><span class="c3">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c8 c23">else</span></p><p class="c0"><span class="c3">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Count </span><span class="c3 c17">&lt;=</span><span class="c3">&nbsp;Count </span><span class="c3 c17">-</span><span class="c3">&nbsp;</span><span class="c3 c28">1</span><span class="c3 c17">;</span><span class="c3">&nbsp;</span><span class="c6 c3">//Decrement counter</span></p><p class="c0"><span class="c3">&nbsp; &nbsp; &nbsp;</span><span class="c8">end</span><span class="c9 c3">&nbsp; &nbsp; </span></p><p class="c0"><span class="c9 c3">&nbsp; &nbsp; </span></p><p class="c0"><span class="c8 c23">endmodule</span></p><p class="c0 c4"><span class="c38 c45 c47"></span></p><h1 class="c0 c14 c43" id="h.pz58uwtfhkig"><span class="c9 c20"></span></h1><h1 class="c0 c14" id="h.ikmbi8vdbq9o"><span class="c9 c20">Testbench for counter:</span></h1><p class="c0"><span class="c8">module</span><span class="c3">&nbsp;tb_counter</span><span class="c23 c3 c17">;</span></p><p class="c0 c4"><span class="c12 c15"></span></p><p class="c0"><span class="c3">&nbsp; &nbsp; </span><span class="c6 c3">// Inputs</span></p><p class="c0"><span class="c3">&nbsp; &nbsp; </span><span class="c8">reg</span><span class="c3">&nbsp;Clk</span><span class="c23 c3 c17">;</span></p><p class="c0"><span class="c3">&nbsp; &nbsp; </span><span class="c8">reg</span><span class="c3">&nbsp;reset</span><span class="c23 c3 c17">;</span></p><p class="c0"><span class="c3">&nbsp; &nbsp; </span><span class="c8">reg</span><span class="c3">&nbsp;UpOrDown</span><span class="c23 c3 c17">;</span></p><p class="c0 c4"><span class="c12 c15"></span></p><p class="c0"><span class="c3">&nbsp; &nbsp; </span><span class="c6 c3">// Outputs</span></p><p class="c0"><span class="c3">&nbsp; &nbsp; </span><span class="c8">wire</span><span class="c3">&nbsp;</span><span class="c3 c18">[</span><span class="c3 c28">3</span><span class="c3 c17">:</span><span class="c3 c28">0</span><span class="c3 c18">]</span><span class="c3">&nbsp;Count</span><span class="c3 c17 c23">;</span></p><p class="c0 c4"><span class="c12 c15"></span></p><p class="c0"><span class="c3">&nbsp; &nbsp; </span><span class="c6 c3">// Instantiate the Unit Under Test (UUT)</span></p><p class="c0"><span class="c3">&nbsp; &nbsp; upordown_counter uut </span><span class="c23 c3 c18">(</span></p><p class="c0"><span class="c3">&nbsp; &nbsp; &nbsp; &nbsp; .Clk</span><span class="c3 c18">(</span><span class="c3">Clk</span><span class="c3 c18">)</span><span class="c3 c17">,</span><span class="c9 c3">&nbsp;</span></p><p class="c0"><span class="c3">&nbsp; &nbsp; &nbsp; &nbsp; .reset</span><span class="c3 c18">(</span><span class="c3">reset</span><span class="c3 c18">)</span><span class="c3 c17">,</span><span class="c9 c3">&nbsp;</span></p><p class="c0"><span class="c3">&nbsp; &nbsp; &nbsp; &nbsp; .UpOrDown</span><span class="c3 c18">(</span><span class="c3">UpOrDown</span><span class="c3 c18">)</span><span class="c3 c17">,</span><span class="c9 c3">&nbsp;</span></p><p class="c0"><span class="c3">&nbsp; &nbsp; &nbsp; &nbsp; .Count</span><span class="c3 c18">(</span><span class="c3">Count</span><span class="c23 c3 c18">)</span></p><p class="c0"><span class="c3">&nbsp; &nbsp; </span><span class="c3 c18">)</span><span class="c23 c3 c17">;</span></p><p class="c0 c4"><span class="c12 c15"></span></p><p class="c0"><span class="c6 c3">//Generate clock with 10 ns clk period.</span></p><p class="c0"><span class="c3">&nbsp; &nbsp; </span><span class="c8">initial</span><span class="c3">&nbsp;Clk </span><span class="c3 c17">=</span><span class="c3">&nbsp;</span><span class="c3 c28">0</span><span class="c23 c3 c17">;</span></p><p class="c0"><span class="c3">&nbsp; &nbsp; </span><span class="c8">always</span><span class="c3">&nbsp;</span><span class="c3 c17">#</span><span class="c3 c28">5</span><span class="c3">&nbsp;Clk </span><span class="c3 c17">=</span><span class="c3">&nbsp;</span><span class="c3 c17">~</span><span class="c3">Clk</span><span class="c23 c3 c17">;</span></p><p class="c0"><span class="c9 c3">&nbsp; &nbsp; </span></p><p class="c0"><span class="c3">&nbsp; &nbsp; </span><span class="c8">initial</span><span class="c3">&nbsp;</span><span class="c8 c23">begin</span></p><p class="c0"><span class="c3">&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c6 c3">// Apply Inputs</span></p><p class="c0"><span class="c3">&nbsp; &nbsp; &nbsp; &nbsp; reset </span><span class="c3 c17">=</span><span class="c3">&nbsp;</span><span class="c3 c28">0</span><span class="c23 c3 c17">;</span></p><p class="c0"><span class="c3">&nbsp; &nbsp; &nbsp; &nbsp; UpOrDown </span><span class="c3 c17">=</span><span class="c3">&nbsp;</span><span class="c3 c28">0</span><span class="c23 c3 c17">;</span></p><p class="c0"><span class="c3">&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c3 c17">#</span><span class="c3 c28">300</span><span class="c23 c3 c17">;</span></p><p class="c0"><span class="c3">&nbsp; &nbsp; &nbsp; &nbsp; UpOrDown </span><span class="c3 c17">=</span><span class="c3">&nbsp;</span><span class="c3 c28">1</span><span class="c23 c3 c17">;</span></p><p class="c0"><span class="c3">&nbsp; &nbsp; &nbsp; </span><span class="c3 c17">#</span><span class="c3 c28">300</span><span class="c23 c3 c17">;</span></p><p class="c0"><span class="c3">&nbsp; &nbsp; &nbsp; &nbsp; reset </span><span class="c3 c17">=</span><span class="c3">&nbsp;</span><span class="c3 c28">1</span><span class="c23 c3 c17">;</span></p><p class="c0"><span class="c3">&nbsp; &nbsp; &nbsp; &nbsp; UpOrDown </span><span class="c3 c17">=</span><span class="c3">&nbsp;</span><span class="c3 c28">0</span><span class="c23 c3 c17">;</span></p><p class="c0"><span class="c3">&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="c3 c17">#</span><span class="c3 c28">100</span><span class="c23 c3 c17">;</span></p><p class="c0"><span class="c3">&nbsp; &nbsp; &nbsp; &nbsp; reset </span><span class="c3 c17">=</span><span class="c3">&nbsp;</span><span class="c3 c28">0</span><span class="c3 c17">;</span><span class="c3 c9">&nbsp; </span></p><p class="c0"><span class="c3">&nbsp; &nbsp; </span><span class="c8 c23">end</span></p><p class="c0"><span class="c9 c3">&nbsp; &nbsp; &nbsp; </span></p><p class="c0"><span class="c8 c23 c34">Endmodule</span></p><h1 class="c0 c14" id="h.gtoqycjzbshd"><span class="c9 c20">RTL Schematic:</span></h1><p class="c0"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 624.00px; height: 94.50px;"><img alt="" src="images/image4.png" style="width: 624.00px; height: 94.50px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c0"><span class="c26 c38">Result:</span><span class="c26">&nbsp;Thus study and design of Up/Down counter is implemented using Xilinx software.</span></p></body></html>