0.7
2020.2
Nov 18 2020
09:20:35
/home/dimitris/di_vhdl/minimum_ones/minimum_ones.sim/sim_1/synth/timing/xsim/top_module_tb_time_synth.v,1645800762,verilog,,,,glbl;latch;latch_0;latch_1;latch_2;top_module,,,,,,,,
/home/dimitris/di_vhdl/minimum_ones/minimum_ones.srcs/sim_1/new/top_module_tb.vhd,1645800756,vhdl,,,,top_module_tb,,,,,,,,
