\doxysection{Dram\+Cntlr\+Interface Class Reference}
\label{classDramCntlrInterface}\index{DramCntlrInterface@{DramCntlrInterface}}


{\ttfamily \#include $<$dram\+\_\+cntlr\+\_\+interface.\+h$>$}



Inheritance diagram for Dram\+Cntlr\+Interface\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=266pt]{classDramCntlrInterface__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for Dram\+Cntlr\+Interface\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classDramCntlrInterface__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Public Types}
\begin{DoxyCompactItemize}
\item 
enum \textbf{ access\+\_\+t} \{ \textbf{ READ} = 0
, \textbf{ WRITE}
, \textbf{ NUM\+\_\+\+ACCESS\+\_\+\+TYPES}
 \}
\end{DoxyCompactItemize}
\doxysubsubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\textbf{ Dram\+Cntlr\+Interface} (\textbf{ Memory\+Manager\+Base} $\ast$memory\+\_\+manager, \textbf{ Shmem\+Perf\+Model} $\ast$shmem\+\_\+perf\+\_\+model, \textbf{ UInt32} cache\+\_\+block\+\_\+size)
\item 
virtual \textbf{ $\sim$\+Dram\+Cntlr\+Interface} ()
\item 
virtual boost\+::tuple$<$ \textbf{ Subsecond\+Time}, \textbf{ Hit\+Where\+::where\+\_\+t} $>$ \textbf{ get\+Data\+From\+Dram} (\textbf{ Int\+Ptr} address, \textbf{ core\+\_\+id\+\_\+t} requester, \textbf{ Byte} $\ast$data\+\_\+buf, \textbf{ Subsecond\+Time} now, \textbf{ Shmem\+Perf} $\ast$perf, bool is\+\_\+matadata)=0
\item 
virtual boost\+::tuple$<$ \textbf{ Subsecond\+Time}, \textbf{ Hit\+Where\+::where\+\_\+t} $>$ \textbf{ put\+Data\+To\+Dram} (\textbf{ Int\+Ptr} address, \textbf{ core\+\_\+id\+\_\+t} requester, \textbf{ Byte} $\ast$data\+\_\+buf, \textbf{ Subsecond\+Time} now, bool is\+\_\+matadata)=0
\item 
void \textbf{ handle\+Msg\+From\+Tag\+Directory} (\textbf{ core\+\_\+id\+\_\+t} sender, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg} $\ast$shmem\+\_\+msg)
\end{DoxyCompactItemize}
\doxysubsubsection*{Protected Member Functions}
\begin{DoxyCompactItemize}
\item 
\textbf{ UInt32} \textbf{ get\+Cache\+Block\+Size} ()
\item 
\textbf{ Memory\+Manager\+Base} $\ast$ \textbf{ get\+Memory\+Manager} ()
\item 
\textbf{ Shmem\+Perf\+Model} $\ast$ \textbf{ get\+Shmem\+Perf\+Model} ()
\end{DoxyCompactItemize}
\doxysubsubsection*{Protected Attributes}
\begin{DoxyCompactItemize}
\item 
\textbf{ Memory\+Manager\+Base} $\ast$ \textbf{ m\+\_\+memory\+\_\+manager}
\item 
\textbf{ Shmem\+Perf\+Model} $\ast$ \textbf{ m\+\_\+shmem\+\_\+perf\+\_\+model}
\item 
\textbf{ UInt32} \textbf{ m\+\_\+cache\+\_\+block\+\_\+size}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line \textbf{ 15} of file \textbf{ dram\+\_\+cntlr\+\_\+interface.\+h}.



\doxysubsection{Member Enumeration Documentation}
\index{DramCntlrInterface@{DramCntlrInterface}!access\_t@{access\_t}}
\index{access\_t@{access\_t}!DramCntlrInterface@{DramCntlrInterface}}
\doxysubsubsection{access\_t}
{\footnotesize\ttfamily \label{classDramCntlrInterface_a66a30b945efc8a644f2529193ac0fcbb} 
enum \textbf{ Dram\+Cntlr\+Interface\+::access\+\_\+t}}

\begin{DoxyEnumFields}[2]{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{READ@{READ}!DramCntlrInterface@{DramCntlrInterface}}\index{DramCntlrInterface@{DramCntlrInterface}!READ@{READ}}}\label{classDramCntlrInterface_a66a30b945efc8a644f2529193ac0fcbb} 
READ&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{WRITE@{WRITE}!DramCntlrInterface@{DramCntlrInterface}}\index{DramCntlrInterface@{DramCntlrInterface}!WRITE@{WRITE}}}\label{classDramCntlrInterface_a66a30b945efc8a644f2529193ac0fcbb} 
WRITE&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{NUM\_ACCESS\_TYPES@{NUM\_ACCESS\_TYPES}!DramCntlrInterface@{DramCntlrInterface}}\index{DramCntlrInterface@{DramCntlrInterface}!NUM\_ACCESS\_TYPES@{NUM\_ACCESS\_TYPES}}}\label{classDramCntlrInterface_a66a30b945efc8a644f2529193ac0fcbb} 
NUM\+\_\+\+ACCESS\+\_\+\+TYPES&\\
\hline

\end{DoxyEnumFields}


Definition at line \textbf{ 27} of file \textbf{ dram\+\_\+cntlr\+\_\+interface.\+h}.



\doxysubsection{Constructor \& Destructor Documentation}
\index{DramCntlrInterface@{DramCntlrInterface}!DramCntlrInterface@{DramCntlrInterface}}
\index{DramCntlrInterface@{DramCntlrInterface}!DramCntlrInterface@{DramCntlrInterface}}
\doxysubsubsection{DramCntlrInterface()}
{\footnotesize\ttfamily \label{classDramCntlrInterface_af0ffc80c26c6e54616cf5a2fa32ab28e} 
Dram\+Cntlr\+Interface\+::\+Dram\+Cntlr\+Interface (\begin{DoxyParamCaption}\item[{\textbf{ Memory\+Manager\+Base} $\ast$}]{memory\+\_\+manager}{, }\item[{\textbf{ Shmem\+Perf\+Model} $\ast$}]{shmem\+\_\+perf\+\_\+model}{, }\item[{\textbf{ UInt32}}]{cache\+\_\+block\+\_\+size}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line \textbf{ 34} of file \textbf{ dram\+\_\+cntlr\+\_\+interface.\+h}.

\index{DramCntlrInterface@{DramCntlrInterface}!````~DramCntlrInterface@{$\sim$DramCntlrInterface}}
\index{````~DramCntlrInterface@{$\sim$DramCntlrInterface}!DramCntlrInterface@{DramCntlrInterface}}
\doxysubsubsection{$\sim$DramCntlrInterface()}
{\footnotesize\ttfamily \label{classDramCntlrInterface_a66844d21bf2603bb1dc4e11b0e2d766b} 
virtual Dram\+Cntlr\+Interface\+::$\sim$\+Dram\+Cntlr\+Interface (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [virtual]}}



Definition at line \textbf{ 39} of file \textbf{ dram\+\_\+cntlr\+\_\+interface.\+h}.



\doxysubsection{Member Function Documentation}
\index{DramCntlrInterface@{DramCntlrInterface}!getCacheBlockSize@{getCacheBlockSize}}
\index{getCacheBlockSize@{getCacheBlockSize}!DramCntlrInterface@{DramCntlrInterface}}
\doxysubsubsection{getCacheBlockSize()}
{\footnotesize\ttfamily \label{classDramCntlrInterface_a35929deda11053dccc5903bea6d51e14} 
\textbf{ UInt32} Dram\+Cntlr\+Interface\+::get\+Cache\+Block\+Size (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [protected]}}



Definition at line \textbf{ 22} of file \textbf{ dram\+\_\+cntlr\+\_\+interface.\+h}.



References \textbf{ m\+\_\+cache\+\_\+block\+\_\+size}.



Referenced by \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Cntlr\+::get\+Data\+From\+Dram()}, \textbf{ handle\+Msg\+From\+Tag\+Directory()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Cntlr\+::put\+Data\+To\+Dram()}, and \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Cntlr\+::run\+Dram\+Perf\+Model()}.

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classDramCntlrInterface_a35929deda11053dccc5903bea6d51e14_icgraph}
\end{center}
\end{figure}
\index{DramCntlrInterface@{DramCntlrInterface}!getDataFromDram@{getDataFromDram}}
\index{getDataFromDram@{getDataFromDram}!DramCntlrInterface@{DramCntlrInterface}}
\doxysubsubsection{getDataFromDram()}
{\footnotesize\ttfamily \label{classDramCntlrInterface_a432f9b78a8dd63ac9f5d8bfefe8a8d84} 
virtual boost\+::tuple$<$ \textbf{ Subsecond\+Time}, \textbf{ Hit\+Where\+::where\+\_\+t} $>$ Dram\+Cntlr\+Interface\+::get\+Data\+From\+Dram (\begin{DoxyParamCaption}\item[{\textbf{ Int\+Ptr}}]{address}{, }\item[{\textbf{ core\+\_\+id\+\_\+t}}]{requester}{, }\item[{\textbf{ Byte} $\ast$}]{data\+\_\+buf}{, }\item[{\textbf{ Subsecond\+Time}}]{now}{, }\item[{\textbf{ Shmem\+Perf} $\ast$}]{perf}{, }\item[{bool}]{is\+\_\+matadata}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [pure virtual]}}



Implemented in \textbf{ Dram\+Cache} \doxyref{}{p.}{classDramCache_aca732b0bdd1862ff88eeedda1dc9ce02}, and \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Cntlr} \doxyref{}{p.}{classPrL1PrL2DramDirectoryMSI_1_1DramCntlr_a7fad0e1e681e62192cc3a537679f033d}.



Referenced by \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::access\+DRAM()}, \textbf{ Dram\+Cache\+::call\+Prefetcher()}, \textbf{ Dram\+Cache\+::do\+Access()}, and \textbf{ handle\+Msg\+From\+Tag\+Directory()}.

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classDramCntlrInterface_a432f9b78a8dd63ac9f5d8bfefe8a8d84_icgraph}
\end{center}
\end{figure}
\index{DramCntlrInterface@{DramCntlrInterface}!getMemoryManager@{getMemoryManager}}
\index{getMemoryManager@{getMemoryManager}!DramCntlrInterface@{DramCntlrInterface}}
\doxysubsubsection{getMemoryManager()}
{\footnotesize\ttfamily \label{classDramCntlrInterface_add598c36c0f0b0522c3c785b9919f6d3} 
\textbf{ Memory\+Manager\+Base} $\ast$ Dram\+Cntlr\+Interface\+::get\+Memory\+Manager (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [protected]}}



Definition at line \textbf{ 23} of file \textbf{ dram\+\_\+cntlr\+\_\+interface.\+h}.



References \textbf{ m\+\_\+memory\+\_\+manager}.



Referenced by \textbf{ handle\+Msg\+From\+Tag\+Directory()}.

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classDramCntlrInterface_add598c36c0f0b0522c3c785b9919f6d3_icgraph}
\end{center}
\end{figure}
\index{DramCntlrInterface@{DramCntlrInterface}!getShmemPerfModel@{getShmemPerfModel}}
\index{getShmemPerfModel@{getShmemPerfModel}!DramCntlrInterface@{DramCntlrInterface}}
\doxysubsubsection{getShmemPerfModel()}
{\footnotesize\ttfamily \label{classDramCntlrInterface_ade0926fe461696c083bb267343098fbd} 
\textbf{ Shmem\+Perf\+Model} $\ast$ Dram\+Cntlr\+Interface\+::get\+Shmem\+Perf\+Model (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [protected]}}



Definition at line \textbf{ 24} of file \textbf{ dram\+\_\+cntlr\+\_\+interface.\+h}.



References \textbf{ m\+\_\+shmem\+\_\+perf\+\_\+model}.



Referenced by \textbf{ handle\+Msg\+From\+Tag\+Directory()}.

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classDramCntlrInterface_ade0926fe461696c083bb267343098fbd_icgraph}
\end{center}
\end{figure}
\index{DramCntlrInterface@{DramCntlrInterface}!handleMsgFromTagDirectory@{handleMsgFromTagDirectory}}
\index{handleMsgFromTagDirectory@{handleMsgFromTagDirectory}!DramCntlrInterface@{DramCntlrInterface}}
\doxysubsubsection{handleMsgFromTagDirectory()}
{\footnotesize\ttfamily \label{classDramCntlrInterface_ab25a5682669a769b86b7688c4453e54c} 
void Dram\+Cntlr\+Interface\+::handle\+Msg\+From\+Tag\+Directory (\begin{DoxyParamCaption}\item[{\textbf{ core\+\_\+id\+\_\+t}}]{sender}{, }\item[{\textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg} $\ast$}]{shmem\+\_\+msg}{}\end{DoxyParamCaption})}



Definition at line \textbf{ 7} of file \textbf{ dram\+\_\+cntlr\+\_\+interface.\+cc}.



References \textbf{ Shmem\+Perf\+Model\+::\+\_\+\+SIM\+\_\+\+THREAD}, \textbf{ Mem\+Component\+::\+DRAM}, \textbf{ Shmem\+Perf\+::\+DRAM}, \textbf{ Hit\+Where\+::\+DRAM\+\_\+\+CACHE}, \textbf{ Shmem\+Perf\+::\+DRAM\+\_\+\+CACHE}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::\+DRAM\+\_\+\+READ\+\_\+\+REP}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::\+DRAM\+\_\+\+READ\+\_\+\+REQ}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::\+DRAM\+\_\+\+WRITE\+\_\+\+REQ}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Address()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Block\+Type()}, \textbf{ get\+Cache\+Block\+Size()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Data\+Buf()}, \textbf{ get\+Data\+From\+Dram()}, \textbf{ Shmem\+Perf\+Model\+::get\+Elapsed\+Time()}, \textbf{ get\+Memory\+Manager()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Msg\+Type()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Perf()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Requester()}, \textbf{ get\+Shmem\+Perf\+Model()}, \textbf{ Shmem\+Perf\+Model\+::incr\+Elapsed\+Time()}, \textbf{ LOG\+\_\+\+PRINT\+\_\+\+ERROR}, \textbf{ put\+Data\+To\+Dram()}, \textbf{ Memory\+Manager\+Base\+::send\+Msg()}, \textbf{ Mem\+Component\+::\+TAG\+\_\+\+DIR}, and \textbf{ Shmem\+Perf\+::update\+Time()}.



Referenced by \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::handle\+Msg\+From\+Network()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classDramCntlrInterface_ab25a5682669a769b86b7688c4453e54c_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classDramCntlrInterface_ab25a5682669a769b86b7688c4453e54c_icgraph}
\end{center}
\end{figure}
\index{DramCntlrInterface@{DramCntlrInterface}!putDataToDram@{putDataToDram}}
\index{putDataToDram@{putDataToDram}!DramCntlrInterface@{DramCntlrInterface}}
\doxysubsubsection{putDataToDram()}
{\footnotesize\ttfamily \label{classDramCntlrInterface_a2374daf813a53da589065d172879665d} 
virtual boost\+::tuple$<$ \textbf{ Subsecond\+Time}, \textbf{ Hit\+Where\+::where\+\_\+t} $>$ Dram\+Cntlr\+Interface\+::put\+Data\+To\+Dram (\begin{DoxyParamCaption}\item[{\textbf{ Int\+Ptr}}]{address}{, }\item[{\textbf{ core\+\_\+id\+\_\+t}}]{requester}{, }\item[{\textbf{ Byte} $\ast$}]{data\+\_\+buf}{, }\item[{\textbf{ Subsecond\+Time}}]{now}{, }\item[{bool}]{is\+\_\+matadata}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [pure virtual]}}



Implemented in \textbf{ Dram\+Cache} \doxyref{}{p.}{classDramCache_ad1b443ba4abf2ccbd777864ba30fb408}, and \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Cntlr} \doxyref{}{p.}{classPrL1PrL2DramDirectoryMSI_1_1DramCntlr_ae59901908acd1e908de96a398837b484}.



Referenced by \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::access\+DRAM()}, \textbf{ handle\+Msg\+From\+Tag\+Directory()}, and \textbf{ Dram\+Cache\+::insert\+Line()}.

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classDramCntlrInterface_a2374daf813a53da589065d172879665d_icgraph}
\end{center}
\end{figure}


\doxysubsection{Member Data Documentation}
\index{DramCntlrInterface@{DramCntlrInterface}!m\_cache\_block\_size@{m\_cache\_block\_size}}
\index{m\_cache\_block\_size@{m\_cache\_block\_size}!DramCntlrInterface@{DramCntlrInterface}}
\doxysubsubsection{m\_cache\_block\_size}
{\footnotesize\ttfamily \label{classDramCntlrInterface_a743138370d47dc5885f9965a1955ef51} 
\textbf{ UInt32} Dram\+Cntlr\+Interface\+::m\+\_\+cache\+\_\+block\+\_\+size\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line \textbf{ 20} of file \textbf{ dram\+\_\+cntlr\+\_\+interface.\+h}.



Referenced by \textbf{ get\+Cache\+Block\+Size()}.

\index{DramCntlrInterface@{DramCntlrInterface}!m\_memory\_manager@{m\_memory\_manager}}
\index{m\_memory\_manager@{m\_memory\_manager}!DramCntlrInterface@{DramCntlrInterface}}
\doxysubsubsection{m\_memory\_manager}
{\footnotesize\ttfamily \label{classDramCntlrInterface_a0d07e4e6e95a1125302133c1a89be21a} 
\textbf{ Memory\+Manager\+Base}$\ast$ Dram\+Cntlr\+Interface\+::m\+\_\+memory\+\_\+manager\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line \textbf{ 18} of file \textbf{ dram\+\_\+cntlr\+\_\+interface.\+h}.



Referenced by \textbf{ get\+Memory\+Manager()}, and \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Cntlr\+::print\+Dram\+Access\+Count()}.

\index{DramCntlrInterface@{DramCntlrInterface}!m\_shmem\_perf\_model@{m\_shmem\_perf\_model}}
\index{m\_shmem\_perf\_model@{m\_shmem\_perf\_model}!DramCntlrInterface@{DramCntlrInterface}}
\doxysubsubsection{m\_shmem\_perf\_model}
{\footnotesize\ttfamily \label{classDramCntlrInterface_a3e0b4f562b19cd42049eee8cf09f1cc5} 
\textbf{ Shmem\+Perf\+Model}$\ast$ Dram\+Cntlr\+Interface\+::m\+\_\+shmem\+\_\+perf\+\_\+model\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line \textbf{ 19} of file \textbf{ dram\+\_\+cntlr\+\_\+interface.\+h}.



Referenced by \textbf{ get\+Shmem\+Perf\+Model()}.



The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
common/core/memory\+\_\+subsystem/dram/\textbf{ dram\+\_\+cntlr\+\_\+interface.\+h}\item 
common/core/memory\+\_\+subsystem/dram/\textbf{ dram\+\_\+cntlr\+\_\+interface.\+cc}\end{DoxyCompactItemize}
