<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>ofdm_demodulation</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>ofdm_demodulation</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_xfft_9_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_user_ctr_pre_fft_1_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>da30eb61</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>ofdm_demodulation</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_xfft_9_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_user_ctr_pre_fft_1_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>da30eb61</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>tb</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>5a68266f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>c0124980</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>scale_factor</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_trigger_cp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_start_symbol</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ant_input</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((2 * spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;))) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pucch_ofdm</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((2 * spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;))) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>start_symbol</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>DATA_WIDTH</spirit:name>
        <spirit:displayName>Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DATA_WIDTH">16</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>ofdm_demodulation.srcs/sources_1/ip/xfft_0/xfft_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ofdm_demodulation.srcs/sources_1/ip/ctr_pre_fft_0/ctr_pre_fft_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ofdm_demodulation.srcs/sources_1/new/fft.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_1f10d55e</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_xfft_9_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="xfft" xilinx:version="9.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_user_ctr_pre_fft_1_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="user" xilinx:name="ctr_pre_fft" xilinx:version="1.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>ofdm_demodulation.srcs/sources_1/ip/xfft_0/xfft_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ofdm_demodulation.srcs/sources_1/ip/ctr_pre_fft_0/ctr_pre_fft_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ofdm_demodulation.srcs/sources_1/new/fft.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_xfft_9_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="xfft" xilinx:version="9.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_user_ctr_pre_fft_1_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="user" xilinx:name="ctr_pre_fft" xilinx:version="1.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>ofdm_demodulation.srcs/sim_1/new/tb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>tb_behav.wcfg</spirit:name>
        <spirit:fileType>unknown</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/ofdm_demodulation_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_c0124980</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>ofdm_demodulation_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>DATA_WIDTH</spirit:name>
      <spirit:displayName>Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DATA_WIDTH">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">ofdm_demodulation_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus58g</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>ofdm_demodulation_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>5</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2026-01-01T08:00:05Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44d676c2_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41f920f4_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f1e9a92_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31fc46c4_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a728192_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c97469_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f5d2b79_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@567afa96_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fbc78d8_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5de485d6_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@169a99ce_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@544b384a_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@647e4ec9_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@370ebbe6_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@732307fa_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c14826_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ddc5faf_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12fd6dff_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7430ae29_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b8b8e16_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64a2a6f5_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71f1bd1f_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e54499_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d16470a_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6da34f24_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6965cbb6_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9adcd1b_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@155ae9fd_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30b5e014_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e8cf7a5_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a40463b_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10795eb4_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33897079_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="6b3f5ef1"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="bb6c424e"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="ddcb80d3"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="5cdffbb5"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
