############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 2013 Xilinx Inc. All rights reserved.
############################################################
open_project syr2k
set_top syr2k
add_files syr2k.c
add_files -tb abstract_kernel.c
add_files -tb main.c
add_files -tb smallinput.data
open_solution "solution1"
set_part {xc7z020clg484-1}
create_clock -period 10 -name default
source "./directives.tcl"
csim_design -clean
csynth_design
#cosim_design -trace_level none
#export_design -format ip_catalog -description "An IP generated by Vivado HLS" -vendor "xilinx.com" -library "hls" -version "1.0"
exit
