# Reading pref.tcl
# //  Questa Lattice OEM Edition-64
# //  Version 2024.2 win64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading project e155_lab2_test
# Compile of sevseg.sv was successful.
# Compile of testbench_sevseg.sv failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of sevseg.sv was successful.
# Compile of testbench_sevseg.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.testbench_sevseg -voptargs=+acc
# vsim -gui work.testbench_sevseg -voptargs="+acc" 
# Start time: 16:10:16 on Sep 06,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error: C:/Users/ekendrick/my_designs/e155_lab2/source/impl_1/testbench_sevseg.sv(14): Module 'top' is not defined.
#  For instance 'sevseg' at path 'testbench_sevseg'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 16:10:17 on Sep 06,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 7
# Compile of sevseg.sv was successful.
# Compile of testbench_sevseg.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc work.testbench_sevseg
# vsim -gui -voptargs="+acc" work.testbench_sevseg 
# Start time: 16:10:49 on Sep 06,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_sevseg(fast)
# Loading work.sevseg(fast)
add wave -position insertpoint  \
sim:/testbench_sevseg/clk \
sim:/testbench_sevseg/s \
sim:/testbench_sevseg/seg
run 1000
# End time: 16:11:38 on Sep 06,2025, Elapsed time: 0:00:49
# Errors: 0, Warnings: 3
