-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition"

-- DATE "06/16/2016 19:39:09"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	Delay_audio IS
    PORT (
	CLOCK_50 : IN std_logic;
	LEDG : OUT std_logic_vector(8 DOWNTO 0);
	LEDR : OUT std_logic_vector(17 DOWNTO 0);
	SW : IN std_logic_vector(17 DOWNTO 0);
	AUD_ADCDAT : IN std_logic;
	AUD_ADCLRCK : INOUT std_logic;
	AUD_BCLK : INOUT std_logic;
	AUD_DACDAT : OUT std_logic;
	AUD_DACLRCK : INOUT std_logic;
	AUD_XCK : OUT std_logic
	);
END Delay_audio;

-- Design Ports Information
-- LEDG[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[8]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUD_DACDAT	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- AUD_XCK	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- AUD_ADCLRCK	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- AUD_BCLK	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- AUD_DACLRCK	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUD_ADCDAT	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF Delay_audio IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_LEDG : std_logic_vector(8 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_SW : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_AUD_ADCDAT : std_logic;
SIGNAL ww_AUD_DACDAT : std_logic;
SIGNAL ww_AUD_XCK : std_logic;
SIGNAL \PLL1_inst|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \PLL1_inst|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a155_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a155_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a155_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a155_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a181_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a181_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a181_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a181_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a129_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a129_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a129_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a129_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a207_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a207_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a207_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a207_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a51_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a51_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a77_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a77_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a77_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a25_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a103_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a103_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a103_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a103_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a311_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a311_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a311_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a311_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a285_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a285_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a285_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a285_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a259_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a259_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a259_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a259_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a233_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a233_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a233_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a233_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a415_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a415_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a415_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a415_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a363_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a363_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a363_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a363_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a389_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a389_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a389_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a389_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a337_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a337_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a337_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a337_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a154_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a154_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a154_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a154_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a180_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a180_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a180_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a180_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a128_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a128_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a128_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a128_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a206_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a206_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a206_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a206_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a50_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a50_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a76_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a76_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a76_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a24_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a102_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a102_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a102_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a102_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a310_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a310_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a310_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a310_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a284_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a284_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a284_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a284_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a258_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a258_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a258_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a258_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a232_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a232_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a232_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a232_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a414_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a414_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a414_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a414_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a362_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a362_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a362_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a362_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a388_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a388_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a388_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a388_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a336_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a336_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a336_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a336_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a153_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a153_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a153_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a153_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a179_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a179_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a179_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a179_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a127_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a127_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a127_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a127_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a205_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a205_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a205_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a205_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a49_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a49_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a75_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a75_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a75_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a75_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a23_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a101_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a101_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a101_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a101_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a309_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a309_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a309_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a309_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a283_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a283_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a283_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a283_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a257_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a257_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a257_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a257_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a231_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a231_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a231_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a231_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a413_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a413_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a413_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a413_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a361_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a361_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a361_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a361_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a387_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a387_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a387_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a387_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a335_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a335_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a335_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a335_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a152_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a152_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a152_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a152_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a178_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a178_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a178_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a178_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a126_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a126_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a126_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a126_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a204_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a204_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a204_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a204_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a48_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a48_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a74_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a74_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a74_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a74_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a22_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a100_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a100_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a100_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a100_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a386_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a386_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a386_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a386_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a334_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a334_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a334_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a334_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a308_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a308_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a308_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a308_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a282_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a282_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a282_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a282_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a256_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a256_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a256_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a256_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a230_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a230_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a230_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a230_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a412_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a412_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a412_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a412_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a360_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a360_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a360_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a360_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a151_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a151_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a151_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a151_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a177_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a177_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a177_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a177_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a125_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a125_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a125_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a125_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a203_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a203_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a203_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a203_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a47_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a47_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a73_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a73_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a73_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a73_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a21_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a99_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a99_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a99_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a99_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a385_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a385_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a385_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a385_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a333_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a333_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a333_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a333_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a307_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a307_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a307_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a307_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a281_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a281_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a281_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a281_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a255_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a255_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a255_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a255_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a229_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a229_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a229_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a229_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a411_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a411_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a411_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a411_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a359_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a359_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a359_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a359_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a150_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a150_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a150_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a150_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a176_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a176_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a176_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a176_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a124_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a124_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a124_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a124_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a202_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a202_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a202_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a202_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a46_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a46_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a72_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a72_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a72_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a72_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a20_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a98_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a98_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a98_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a98_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a384_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a384_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a384_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a384_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a332_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a332_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a332_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a332_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a306_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a306_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a306_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a306_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a280_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a280_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a280_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a280_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a254_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a254_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a254_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a254_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a228_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a228_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a228_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a228_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a410_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a410_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a410_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a410_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a358_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a358_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a358_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a358_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a149_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a149_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a149_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a149_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a175_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a175_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a175_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a175_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a123_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a123_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a123_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a123_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a201_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a201_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a201_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a201_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a45_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a45_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a71_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a71_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a71_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a19_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a97_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a97_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a97_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a97_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a383_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a383_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a383_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a383_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a331_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a331_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a331_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a331_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a305_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a305_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a305_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a305_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a279_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a279_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a279_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a279_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a253_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a253_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a253_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a253_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a227_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a227_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a227_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a227_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a409_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a409_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a409_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a409_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a357_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a357_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a357_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a357_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a148_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a148_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a148_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a148_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a174_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a174_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a174_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a174_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a122_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a122_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a122_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a122_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a200_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a200_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a200_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a200_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a44_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a44_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a70_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a70_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a70_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a18_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a96_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a96_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a96_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a96_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a304_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a304_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a304_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a304_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a278_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a278_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a278_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a278_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a252_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a252_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a252_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a252_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a226_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a226_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a226_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a226_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a408_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a408_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a408_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a408_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a356_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a356_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a356_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a356_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a382_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a382_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a382_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a382_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a330_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a330_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a330_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a330_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a147_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a147_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a147_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a147_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a173_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a173_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a173_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a173_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a121_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a121_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a121_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a121_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a199_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a199_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a199_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a199_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a43_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a43_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a69_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a69_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a69_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a17_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a95_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a95_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a95_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a95_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a381_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a381_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a381_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a381_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a329_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a329_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a329_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a329_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a303_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a303_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a303_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a303_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a277_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a277_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a277_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a277_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a251_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a251_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a251_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a251_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a225_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a225_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a225_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a225_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a407_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a407_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a407_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a407_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a355_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a355_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a355_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a355_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a146_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a146_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a146_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a146_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a172_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a172_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a172_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a172_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a120_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a120_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a120_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a120_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a198_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a198_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a198_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a198_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a42_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a42_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a68_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a68_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a68_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a16_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a94_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a94_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a94_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a94_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a380_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a380_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a380_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a380_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a328_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a328_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a328_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a328_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a302_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a302_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a302_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a302_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a276_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a276_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a276_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a276_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a250_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a250_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a250_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a250_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a224_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a224_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a224_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a224_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a406_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a406_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a406_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a406_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a354_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a354_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a354_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a354_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a145_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a145_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a145_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a145_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a171_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a171_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a171_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a171_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a119_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a119_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a119_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a119_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a197_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a197_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a197_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a197_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a41_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a41_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a67_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a67_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a67_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a15_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a93_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a93_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a93_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a93_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a301_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a301_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a301_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a301_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a275_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a275_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a275_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a275_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a249_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a249_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a249_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a249_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a223_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a223_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a223_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a223_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a405_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a405_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a405_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a405_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a353_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a353_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a353_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a353_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a379_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a379_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a379_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a379_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a327_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a327_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a327_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a327_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a144_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a144_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a144_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a144_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a170_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a170_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a170_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a170_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a118_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a118_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a118_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a118_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a196_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a196_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a196_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a196_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a40_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a40_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a66_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a66_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a66_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a14_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a92_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a92_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a92_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a92_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a378_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a378_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a378_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a378_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a326_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a326_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a326_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a326_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a300_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a300_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a300_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a300_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a274_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a274_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a274_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a274_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a248_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a248_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a248_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a248_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a222_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a222_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a222_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a222_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a404_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a404_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a404_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a404_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a352_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a352_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a352_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a352_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a142_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a142_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a142_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a142_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a168_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a168_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a168_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a168_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a116_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a116_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a116_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a116_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a194_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a194_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a194_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a194_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a38_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a38_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a64_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a64_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a64_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a12_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a90_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a90_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a90_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a90_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a272_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a272_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a272_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a272_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a220_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a220_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a220_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a220_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a298_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a298_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a298_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a298_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a246_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a246_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a246_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a246_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a402_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a402_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a402_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a402_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a350_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a350_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a350_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a350_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a376_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a376_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a376_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a376_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a324_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a324_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a324_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a324_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a141_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a141_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a141_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a141_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a167_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a167_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a167_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a167_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a115_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a115_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a115_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a115_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a193_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a193_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a193_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a193_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a37_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a37_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a63_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a63_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a11_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a89_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a89_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a89_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a89_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a271_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a271_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a271_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a271_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a219_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a219_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a219_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a219_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a297_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a297_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a297_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a297_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a245_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a245_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a245_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a245_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a401_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a401_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a401_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a401_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a349_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a349_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a349_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a349_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a375_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a375_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a375_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a375_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a323_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a323_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a323_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a323_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a140_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a140_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a140_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a140_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a166_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a166_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a166_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a166_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a114_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a114_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a114_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a114_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a192_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a192_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a192_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a192_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a36_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a36_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a62_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a62_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a10_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a88_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a88_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a88_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a88_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a374_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a374_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a374_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a374_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a322_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a322_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a322_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a322_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a270_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a270_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a270_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a270_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a218_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a218_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a218_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a218_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a296_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a296_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a296_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a296_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a244_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a244_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a244_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a244_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a400_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a400_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a400_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a400_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a348_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a348_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a348_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a348_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a139_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a139_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a139_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a139_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a165_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a165_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a165_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a165_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a113_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a113_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a113_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a113_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a191_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a191_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a191_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a191_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a35_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a35_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a61_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a61_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a87_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a87_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a87_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a87_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a373_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a373_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a373_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a373_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a321_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a321_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a321_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a321_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a269_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a269_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a269_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a269_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a217_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a217_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a217_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a217_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a295_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a295_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a295_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a295_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a243_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a243_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a243_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a243_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a399_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a399_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a399_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a399_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a347_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a347_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a347_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a347_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a138_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a138_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a138_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a138_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a164_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a164_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a164_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a164_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a112_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a112_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a112_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a112_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a190_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a190_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a190_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a190_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a34_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a34_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a60_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a60_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a86_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a86_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a86_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a86_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a268_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a268_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a268_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a268_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a216_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a216_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a216_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a216_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a294_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a294_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a294_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a294_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a242_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a242_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a242_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a242_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a398_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a398_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a398_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a398_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a346_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a346_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a346_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a346_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a372_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a372_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a372_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a372_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a320_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a320_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a320_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a320_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a137_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a137_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a137_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a137_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a163_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a163_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a163_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a163_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a111_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a111_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a111_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a111_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a189_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a189_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a189_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a189_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a33_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a33_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a59_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a59_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a85_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a85_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a85_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a85_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a371_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a371_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a371_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a371_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a319_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a319_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a319_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a319_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a267_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a267_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a267_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a267_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a215_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a215_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a215_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a215_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a293_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a293_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a293_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a293_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a241_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a241_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a241_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a241_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a397_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a397_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a397_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a397_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a345_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a345_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a345_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a345_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a136_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a136_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a136_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a136_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a162_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a162_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a162_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a162_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a110_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a110_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a110_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a110_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a188_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a188_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a188_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a188_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a32_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a32_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a58_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a58_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a84_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a84_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a84_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a84_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a266_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a266_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a266_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a266_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a214_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a214_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a214_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a214_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a292_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a292_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a292_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a292_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a240_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a240_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a240_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a240_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a396_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a396_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a396_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a396_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a344_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a344_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a344_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a344_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a370_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a370_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a370_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a370_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a318_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a318_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a318_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a318_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a135_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a135_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a135_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a135_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a161_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a161_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a161_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a161_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a109_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a109_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a109_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a109_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a187_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a187_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a187_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a187_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a31_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a57_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a57_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a83_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a83_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a83_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a265_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a265_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a265_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a265_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a213_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a213_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a213_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a213_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a291_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a291_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a291_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a291_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a239_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a239_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a239_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a239_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a395_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a395_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a395_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a395_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a343_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a343_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a343_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a343_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a369_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a369_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a369_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a369_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a317_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a317_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a317_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a317_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a134_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a134_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a134_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a134_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a160_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a160_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a160_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a160_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a108_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a108_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a108_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a108_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a186_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a186_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a186_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a186_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a30_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a56_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a56_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a82_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a82_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a82_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a264_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a264_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a264_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a264_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a212_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a212_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a212_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a212_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a290_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a290_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a290_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a290_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a238_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a238_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a238_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a238_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a394_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a394_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a394_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a394_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a342_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a342_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a342_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a342_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a368_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a368_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a368_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a368_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a316_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a316_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a316_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a316_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a133_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a133_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a133_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a133_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a159_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a159_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a159_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a159_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a107_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a107_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a107_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a107_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a185_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a185_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a185_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a185_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a29_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a55_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a55_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a81_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a81_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a81_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a367_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a367_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a367_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a367_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a315_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a315_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a315_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a315_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a263_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a263_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a263_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a263_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a211_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a211_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a211_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a211_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a289_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a289_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a289_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a289_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a237_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a237_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a237_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a237_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a393_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a393_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a393_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a393_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a341_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a341_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a341_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a341_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a132_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a132_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a132_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a132_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a158_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a158_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a158_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a158_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a106_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a106_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a106_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a106_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a184_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a184_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a184_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a184_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a28_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a54_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a54_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a80_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a80_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a80_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a262_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a262_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a262_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a262_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a210_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a210_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a210_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a210_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a288_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a288_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a288_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a288_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a236_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a236_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a236_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a236_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a392_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a392_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a392_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a392_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a340_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a340_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a340_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a340_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a366_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a366_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a366_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a366_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a314_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a314_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a314_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a314_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a131_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a131_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a131_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a131_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a157_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a157_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a157_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a157_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a105_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a105_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a105_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a105_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a183_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a183_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a183_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a183_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a27_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a53_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a53_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a79_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a79_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a79_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a365_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a365_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a365_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a365_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a313_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a313_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a313_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a313_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a261_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a261_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a261_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a261_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a209_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a209_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a209_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a209_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a287_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a287_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a287_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a287_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a235_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a235_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a235_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a235_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a391_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a391_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a391_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a391_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a339_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a339_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a339_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a339_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a130_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a130_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a130_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a130_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a156_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a156_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a156_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a156_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a104_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a104_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a104_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a104_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a182_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a182_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a182_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a182_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a26_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a52_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a52_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a78_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a78_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a78_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a364_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a364_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a364_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a364_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a312_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a312_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a312_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a312_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a286_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a286_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a286_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a286_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a260_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a260_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a260_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a260_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a234_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a234_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a234_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a234_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a208_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a208_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a208_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a208_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a390_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a390_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a390_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a390_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a338_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a338_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a338_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a338_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CLOCK_50~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a155~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a181~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a129~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a207~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a25~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a103~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a311~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a259~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a415~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a337~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a154~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a180~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a128~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a206~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a50~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a76~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a24~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a102~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a310~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a284~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a258~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a232~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a414~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a362~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a388~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a336~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a153~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a179~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a127~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a205~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a49~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a75~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a23~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a101~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a309~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a283~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a257~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a231~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a413~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a361~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a387~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a335~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a152~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a178~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a126~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a204~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a48~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a74~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a22~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a100~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a386~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a334~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a308~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a282~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a256~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a230~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a412~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a360~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a151~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a177~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a125~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a203~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a47~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a73~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a21~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a99~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a385~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a333~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a307~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a281~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a255~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a229~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a411~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a359~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a150~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a72~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a20~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a384~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a332~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a306~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a280~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a254~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a228~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a410~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a358~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a175~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a123~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a45~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a71~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a19~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a97~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a383~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a279~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a253~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a227~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a148~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a174~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a122~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a200~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a44~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a70~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a18~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a96~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a304~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a278~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a252~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a226~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a408~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a356~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a382~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a330~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a147~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a173~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a121~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a199~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a95~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a146~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a172~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a120~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a198~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a42~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a68~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a16~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a94~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a380~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a328~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a302~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a276~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a250~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a224~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a406~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a354~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a145~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a171~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a119~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a197~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a41~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a67~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a15~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a93~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a301~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a275~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a249~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a223~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a405~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a353~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a379~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a327~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a144~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a170~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a118~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a196~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a40~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a66~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a14~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a92~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a378~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a326~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a300~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a274~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a248~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a222~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a404~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a352~portbdataout\ : std_logic;
SIGNAL \Add0~0_combout\ : std_logic;
SIGNAL \Add0~2_combout\ : std_logic;
SIGNAL \Add0~4_combout\ : std_logic;
SIGNAL \Add0~6_combout\ : std_logic;
SIGNAL \Add0~8_combout\ : std_logic;
SIGNAL \Add0~10_combout\ : std_logic;
SIGNAL \Add0~12_combout\ : std_logic;
SIGNAL \Add0~14_combout\ : std_logic;
SIGNAL \Add0~16_combout\ : std_logic;
SIGNAL \Add0~18_combout\ : std_logic;
SIGNAL \Add0~20_combout\ : std_logic;
SIGNAL \Add0~22_combout\ : std_logic;
SIGNAL \Add0~24_combout\ : std_logic;
SIGNAL \Add0~26_combout\ : std_logic;
SIGNAL \INST_DELAY_RESET|Cont[9]~35_combout\ : std_logic;
SIGNAL \INST_DELAY_RESET|Cont[15]~47_combout\ : std_logic;
SIGNAL \INST_DELAY_RESET|Cont[16]~49_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|cont2[1]~26_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|cont2[9]~42_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|cont2[15]~54_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|cont2[17]~58_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|cont2[18]~60_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a142~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a168~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a116~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a194~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a38~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a64~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a12~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a90~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a272~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a220~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a298~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a246~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a402~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a350~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a376~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a324~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a141~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a167~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a115~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a193~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a37~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a63~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a11~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a89~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a271~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a219~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a297~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a245~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a401~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a349~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a375~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a323~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a140~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a166~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a114~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a192~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a36~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a62~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a10~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a88~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a374~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a322~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a270~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a218~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a296~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a244~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a400~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a348~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a139~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a165~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a113~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a191~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a35~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a61~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a87~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a373~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a321~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a269~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a217~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a295~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a243~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a399~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a347~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a138~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a164~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a112~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a190~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a34~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a60~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a86~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a268~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a216~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a294~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a242~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a398~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a346~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a372~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a320~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a137~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a163~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a111~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a189~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a33~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a59~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a85~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a371~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a319~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a267~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a215~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a293~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a241~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a397~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a345~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a136~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a162~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a110~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a188~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a32~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a58~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a84~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a266~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a214~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a292~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a240~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a396~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a344~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a370~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a318~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a135~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a161~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a109~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a187~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a31~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a57~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a83~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a265~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a213~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a291~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a239~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a395~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a343~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a369~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a317~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a134~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a160~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a108~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a186~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a30~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a56~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a82~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a264~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a212~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a290~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a238~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a394~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a342~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a368~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a316~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a133~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a159~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a107~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a185~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a29~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a55~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a81~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a367~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a315~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a263~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a211~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a289~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a237~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a393~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a341~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a132~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a158~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a106~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a184~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a28~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a54~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a80~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a262~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a210~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a288~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a236~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a392~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a340~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a366~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a314~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a131~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a157~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a105~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a183~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a27~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a53~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a1~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a79~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a365~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a313~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a261~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a209~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a287~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a235~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a391~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a339~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a130~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a156~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a104~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a182~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a26~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a52~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a78~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a364~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a312~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a286~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a260~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a234~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a208~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a390~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a338~portbdataout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|R_DATA_IN_temp[0]~16\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|R_DATA_IN_temp[0]~15_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|R_DATA_IN_temp[1]~18\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|R_DATA_IN_temp[1]~17_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|R_DATA_IN_temp[2]~20\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|R_DATA_IN_temp[2]~19_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|R_DATA_IN_temp[3]~22\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|R_DATA_IN_temp[3]~21_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|R_DATA_IN_temp[4]~24\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|R_DATA_IN_temp[4]~23_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|R_DATA_IN_temp[5]~26\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|R_DATA_IN_temp[5]~25_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|R_DATA_IN_temp[6]~28\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|R_DATA_IN_temp[6]~27_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|R_DATA_IN_temp[7]~30\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|R_DATA_IN_temp[7]~29_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|R_DATA_IN_temp[8]~32\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|R_DATA_IN_temp[8]~31_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|R_DATA_IN_temp[9]~34\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|R_DATA_IN_temp[9]~33_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|R_DATA_IN_temp[10]~36\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|R_DATA_IN_temp[10]~35_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|R_DATA_IN_temp[11]~38\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|R_DATA_IN_temp[11]~37_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|R_DATA_IN_temp[12]~40\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|R_DATA_IN_temp[12]~39_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|R_DATA_IN_temp[13]~42\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|R_DATA_IN_temp[13]~41_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|R_DATA_IN_temp[14]~43_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~0_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~2_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~28_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~32_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~36_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~42_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~46_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~52_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~56_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita13~combout\ : std_logic;
SIGNAL \Delay_aud|Add0~0_combout\ : std_logic;
SIGNAL \Delay_aud|Add0~10_combout\ : std_logic;
SIGNAL \Delay_aud|Add0~14_combout\ : std_logic;
SIGNAL \Delay_aud|Add0~22_combout\ : std_logic;
SIGNAL \Delay_aud|Add0~26_combout\ : std_logic;
SIGNAL \Delay_aud|Add0~28_combout\ : std_logic;
SIGNAL \Delay_aud|Add0~30_combout\ : std_logic;
SIGNAL \Delay_aud|Add1~1_combout\ : std_logic;
SIGNAL \Delay_aud|Add1~5_combout\ : std_logic;
SIGNAL \Delay_aud|Add1~11_combout\ : std_logic;
SIGNAL \Delay_aud|Add1~17_combout\ : std_logic;
SIGNAL \Delay_aud|Add1~25_combout\ : std_logic;
SIGNAL \Delay_aud|Add1~27_combout\ : std_logic;
SIGNAL \Delay_aud|Add1~29_combout\ : std_logic;
SIGNAL \INST_DELAY_RESET|Equal0~1_combout\ : std_logic;
SIGNAL \INST_DELAY_RESET|Equal0~4_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|process_5~2_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|process_5~3_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|process_5~4_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~0_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~1_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~4_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~5_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~6_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~7_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[24]~8_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[24]~9_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[24]~10_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[24]~11_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[24]~12_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[24]~13_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[24]~14_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[24]~15_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~8_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~9_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~10_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~11_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[23]~16_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[23]~17_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[23]~18_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[23]~19_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[23]~20_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[23]~21_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[23]~22_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[23]~23_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~12_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~13_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~14_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~15_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[22]~24_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[22]~25_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[22]~26_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[22]~27_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[22]~28_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[22]~29_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[22]~30_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~16_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~17_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~18_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~19_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[21]~31_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[21]~32_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[21]~33_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[21]~34_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[21]~35_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[21]~36_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[21]~37_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~22_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[20]~38_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[20]~39_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[20]~40_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[20]~41_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[20]~42_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[20]~43_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~24_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~26_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~27_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[19]~47_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~28_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~29_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~30_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~31_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[18]~52_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[18]~53_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[18]~54_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[18]~55_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[18]~56_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[18]~57_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[18]~58_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[18]~59_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~32_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~33_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~36_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~37_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~38_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~39_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[16]~67_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[16]~68_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[16]~69_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[16]~70_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[16]~71_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[16]~72_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[16]~73_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~40_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~41_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~42_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~43_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[15]~74_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[15]~75_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[15]~76_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[15]~77_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[15]~78_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[15]~79_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[15]~80_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[15]~81_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~44_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~45_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~46_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~47_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[14]~82_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[14]~83_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[14]~84_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[14]~85_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[14]~86_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[14]~87_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[14]~88_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~0_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~1_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~2_combout\ : std_logic;
SIGNAL \INST_DELAY_RESET|Cont[0]~57_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|AUDIO_buffer_in~5_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|AUDIO_buffer_in~6_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~48_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~49_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~50_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~51_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[12]~89_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[12]~90_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[12]~91_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[12]~92_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[12]~93_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[12]~94_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[12]~95_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[12]~96_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~52_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~53_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~54_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~55_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[11]~97_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[11]~98_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[11]~99_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[11]~100_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[11]~101_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[11]~102_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[11]~103_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[11]~104_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~56_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~57_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~58_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~59_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[10]~105_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[10]~106_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[10]~107_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[10]~108_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[10]~109_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[10]~110_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[10]~111_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~60_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~61_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~62_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~63_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[9]~112_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[9]~113_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[9]~114_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[9]~115_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[9]~116_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[9]~117_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[9]~118_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~64_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~65_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~66_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~67_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[8]~119_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[8]~120_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[8]~121_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[8]~122_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[8]~123_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[8]~124_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[8]~125_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[8]~126_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~68_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~69_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~70_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~71_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[7]~127_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[7]~128_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[7]~129_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[7]~130_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[7]~131_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[7]~132_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[7]~133_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~72_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~73_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~74_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~75_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[6]~134_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[6]~135_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[6]~136_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[6]~137_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[6]~138_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[6]~139_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[6]~140_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[6]~141_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~76_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~77_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~78_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~79_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[5]~142_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[5]~143_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[5]~144_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[5]~145_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[5]~146_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[5]~147_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[5]~148_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[5]~149_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~80_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~81_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~82_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~83_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[4]~150_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[4]~151_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[4]~152_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[4]~153_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[4]~154_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[4]~155_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[4]~156_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[4]~157_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~84_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~85_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~86_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~87_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[3]~158_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[3]~159_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[3]~160_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[3]~161_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[3]~162_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[3]~163_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[3]~164_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~88_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~89_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~90_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~91_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[2]~165_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[2]~166_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[2]~167_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[2]~168_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[2]~169_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[2]~170_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[2]~171_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[2]~172_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~92_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~93_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~94_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~95_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[1]~173_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[1]~174_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[1]~175_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[1]~176_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[1]~177_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[1]~178_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[1]~179_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~96_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~97_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~98_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~99_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~180_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~181_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~182_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~183_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~184_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~185_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~186_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~67_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~69_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~72_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~74_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~79_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~84_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~87_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~6_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|AUDIO_buffer_in~8_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|AUDIO_buffer_in~9_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~94_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~95_combout\ : std_logic;
SIGNAL \Delay_aud|currentState.Write_Read~q\ : std_logic;
SIGNAL \Delay_aud|Equal0~2_combout\ : std_logic;
SIGNAL \Delay_aud|Equal0~6_combout\ : std_logic;
SIGNAL \Delay_aud|Selector1~0_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|AUDIO_buffer_in~10_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|AUDIO_buffer_in~11_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcROUT[2]~0_combout\ : std_logic;
SIGNAL \Delay_aud|Selector0~0_combout\ : std_logic;
SIGNAL \Delay_aud|LessThan0~1_combout\ : std_logic;
SIGNAL \Delay_aud|LessThan0~4_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|AUDIO_buffer_in~12_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|AUDIO_buffer_in~13_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|AUDIO_buffer_in~14_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|AUDIO_buffer_in~15_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|AUDIO_buffer_in~16_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|AUDIO_buffer_in~17_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|AUDIO_buffer_in~18_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|AUDIO_buffer_in~19_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|AUDIO_buffer_in~20_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|AUDIO_buffer_in~21_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|AUDIO_buffer_in~22_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|AUDIO_buffer_in~23_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|AUDIO_buffer_in~24_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|AUDIO_buffer_in~25_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|AUDIO_buffer_in~26_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|AUDIO_buffer_in~27_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|AUDIO_buffer_in~28_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|AUDIO_buffer_in~29_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|AUDIO_buffer_in~30_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|AUDIO_buffer_in~31_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|AUDIO_buffer_in~32_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|AUDIO_buffer_in~33_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|AUDIO_buffer_in~34_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|AUDIO_buffer_in~35_combout\ : std_logic;
SIGNAL \AUD_ADCLRCK~input_o\ : std_logic;
SIGNAL \AUD_BCLK~input_o\ : std_logic;
SIGNAL \AUD_DACLRCK~input_o\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcROUT[15]~feeder_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcROUT[13]~feeder_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcLOUT[13]~feeder_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcROUT[12]~feeder_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcROUT[11]~feeder_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcROUT[10]~feeder_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcROUT[8]~feeder_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcLOUT[8]~feeder_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcROUT[6]~feeder_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcROUT[5]~feeder_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcLOUT[5]~feeder_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcROUT[4]~feeder_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcROUT[3]~feeder_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcROUT[2]~feeder_combout\ : std_logic;
SIGNAL \dacRIN_SIG[15]~feeder_combout\ : std_logic;
SIGNAL \dacRIN_SIG[14]~feeder_combout\ : std_logic;
SIGNAL \dacRIN_SIG[13]~feeder_combout\ : std_logic;
SIGNAL \dacRIN_SIG[12]~feeder_combout\ : std_logic;
SIGNAL \dacRIN_SIG[11]~feeder_combout\ : std_logic;
SIGNAL \dacRIN_SIG[10]~feeder_combout\ : std_logic;
SIGNAL \dacRIN_SIG[9]~feeder_combout\ : std_logic;
SIGNAL \dacRIN_SIG[8]~feeder_combout\ : std_logic;
SIGNAL \dacRIN_SIG[6]~feeder_combout\ : std_logic;
SIGNAL \dacRIN_SIG[5]~feeder_combout\ : std_logic;
SIGNAL \dacRIN_SIG[4]~feeder_combout\ : std_logic;
SIGNAL \dacRIN_SIG[3]~feeder_combout\ : std_logic;
SIGNAL \Delay_aud|Sample_delay_value[1]~feeder_combout\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \PLL1_inst|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic;
SIGNAL \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|cont2[0]~24_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~1\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~3\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~4_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~93_combout\ : std_logic;
SIGNAL \INST_DELAY_RESET|Cont[1]~19_combout\ : std_logic;
SIGNAL \INST_DELAY_RESET|Cont[1]~20\ : std_logic;
SIGNAL \INST_DELAY_RESET|Cont[2]~21_combout\ : std_logic;
SIGNAL \INST_DELAY_RESET|Cont[2]~22\ : std_logic;
SIGNAL \INST_DELAY_RESET|Cont[3]~23_combout\ : std_logic;
SIGNAL \INST_DELAY_RESET|Cont[3]~24\ : std_logic;
SIGNAL \INST_DELAY_RESET|Cont[4]~25_combout\ : std_logic;
SIGNAL \INST_DELAY_RESET|Cont[4]~26\ : std_logic;
SIGNAL \INST_DELAY_RESET|Cont[5]~28\ : std_logic;
SIGNAL \INST_DELAY_RESET|Cont[6]~29_combout\ : std_logic;
SIGNAL \INST_DELAY_RESET|Cont[6]~30\ : std_logic;
SIGNAL \INST_DELAY_RESET|Cont[7]~32\ : std_logic;
SIGNAL \INST_DELAY_RESET|Cont[8]~33_combout\ : std_logic;
SIGNAL \INST_DELAY_RESET|Cont[8]~34\ : std_logic;
SIGNAL \INST_DELAY_RESET|Cont[9]~36\ : std_logic;
SIGNAL \INST_DELAY_RESET|Cont[10]~37_combout\ : std_logic;
SIGNAL \INST_DELAY_RESET|Cont[10]~38\ : std_logic;
SIGNAL \INST_DELAY_RESET|Cont[11]~39_combout\ : std_logic;
SIGNAL \INST_DELAY_RESET|Cont[11]~40\ : std_logic;
SIGNAL \INST_DELAY_RESET|Cont[12]~41_combout\ : std_logic;
SIGNAL \INST_DELAY_RESET|Cont[12]~42\ : std_logic;
SIGNAL \INST_DELAY_RESET|Cont[13]~44\ : std_logic;
SIGNAL \INST_DELAY_RESET|Cont[14]~45_combout\ : std_logic;
SIGNAL \INST_DELAY_RESET|Cont[14]~46\ : std_logic;
SIGNAL \INST_DELAY_RESET|Cont[15]~48\ : std_logic;
SIGNAL \INST_DELAY_RESET|Cont[16]~50\ : std_logic;
SIGNAL \INST_DELAY_RESET|Cont[17]~51_combout\ : std_logic;
SIGNAL \INST_DELAY_RESET|Cont[17]~52\ : std_logic;
SIGNAL \INST_DELAY_RESET|Cont[18]~53_combout\ : std_logic;
SIGNAL \INST_DELAY_RESET|Cont[18]~54\ : std_logic;
SIGNAL \INST_DELAY_RESET|Cont[19]~55_combout\ : std_logic;
SIGNAL \INST_DELAY_RESET|Equal0~0_combout\ : std_logic;
SIGNAL \INST_DELAY_RESET|Cont[13]~43_combout\ : std_logic;
SIGNAL \INST_DELAY_RESET|Equal0~5_combout\ : std_logic;
SIGNAL \INST_DELAY_RESET|Cont[5]~27_combout\ : std_logic;
SIGNAL \INST_DELAY_RESET|Cont[7]~31_combout\ : std_logic;
SIGNAL \INST_DELAY_RESET|Equal0~2_combout\ : std_logic;
SIGNAL \INST_DELAY_RESET|Equal0~3_combout\ : std_logic;
SIGNAL \INST_DELAY_RESET|Equal0~6_combout\ : std_logic;
SIGNAL \INST_DELAY_RESET|Equal0~6_wirecell_combout\ : std_logic;
SIGNAL \INST_DELAY_RESET|oRESET~q\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~5\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~6_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~92_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~7\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~8_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~91_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~9\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~10_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~90_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~11\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~12_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~89_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~13\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~15\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~16_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~76_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~17\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~18_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~75_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~19\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~20_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~78_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~14_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~77_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~3_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~21\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~23\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~25\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~27\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~29\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~30_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~83_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~26_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~80_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~22_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~82_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~24_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~81_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~4_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~5_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~31\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~33\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~35\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~37\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~39\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~41\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~43\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~44_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~73_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~45\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~47\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~48_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~71_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~49\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~50_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~70_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~51\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~53\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~54_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~68_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~55\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~57\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~58_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~66_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~59\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~60_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~65_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~61\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~62_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~64_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~38_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~86_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~34_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~88_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~40_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~85_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~6_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|cont2[5]~35\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|cont2[6]~36_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|LessThan2~1_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|cont2[0]~25\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|cont2[1]~27\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|cont2[2]~29\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|cont2[3]~30_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|cont2[3]~31\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|cont2[4]~32_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|cont2[4]~33\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|cont2[5]~34_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|LessThan2~0_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|LEFT_MODE_SM~0_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|LEFT_MODE_SM~q\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcLRSelect~q\ : std_logic;
SIGNAL \CLOCK_50~inputclkctrl_outclk\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|AUDIO_buffer_in~2_combout\ : std_logic;
SIGNAL \AUD_ADCDAT~input_o\ : std_logic;
SIGNAL \adcdat~feeder_combout\ : std_logic;
SIGNAL \adcdat~q\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|AUDIO_buffer_out[0]~feeder_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|cont2[6]~37\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|cont2[7]~39\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|cont2[8]~40_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|cont2[8]~41\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|cont2[9]~43\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|cont2[10]~44_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|cont2[10]~45\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|cont2[11]~47\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|cont2[12]~48_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|cont2[12]~49\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|cont2[13]~50_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|cont2[13]~51\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|cont2[14]~52_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|cont2[11]~46_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|process_5~1_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|cont2[14]~53\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|cont2[15]~55\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|cont2[16]~56_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|cont2[16]~57\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|cont2[17]~59\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|cont2[18]~61\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|cont2[19]~62_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|cont2[19]~63\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|cont2[20]~64_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|cont2[20]~65\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|cont2[21]~66_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|cont2[21]~67\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|cont2[22]~68_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|cont2[22]~69\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|cont2[23]~70_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|cont2[7]~38_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|process_5~0_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|process_5~5_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|process_5~7_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|cont2[2]~28_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|process_5~6_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|LessThan1~0_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|AUDIO_buffer_out[1]~feeder_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|AUDIO_buffer_out[5]~feeder_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|AUDIO_buffer_out[7]~feeder_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|AUDIO_buffer_out[8]~feeder_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|AUDIO_buffer_out[9]~feeder_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|AUDIO_buffer_out[10]~feeder_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|AUDIO_buffer_out[11]~feeder_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|AUDIO_buffer_out[12]~feeder_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|AUDIO_buffer_out[14]~feeder_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcLOUT[15]~feeder_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcLOUT[2]~0_combout\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|AUDIO_buffer_in~1_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|AUDIO_buffer_in~3_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|process_5~8_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|RL_DATA_OUT_VALID~q\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~COUT\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~COUT\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12~combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12~COUT\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita13~combout\ : std_logic;
SIGNAL \SW[13]~input_o\ : std_logic;
SIGNAL \Delay_aud|Sample_delay_value[16]~0_combout\ : std_logic;
SIGNAL \SW[14]~input_o\ : std_logic;
SIGNAL \Delay_aud|Equal0~7_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita13~COUT\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita14~combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita14~COUT\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita15~combout\ : std_logic;
SIGNAL \SW[15]~input_o\ : std_logic;
SIGNAL \Delay_aud|Equal0~8_combout\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \Delay_aud|Equal0~5_combout\ : std_logic;
SIGNAL \Delay_aud|Equal0~9_combout\ : std_logic;
SIGNAL \SW[17]~input_o\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \Delay_aud|Sample_delay_value[3]~feeder_combout\ : std_logic;
SIGNAL \Delay_aud|Equal0~1_combout\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \Delay_aud|Sample_delay_value[7]~feeder_combout\ : std_logic;
SIGNAL \Delay_aud|Equal0~3_combout\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \Delay_aud|Sample_delay_value[0]~feeder_combout\ : std_logic;
SIGNAL \Delay_aud|Equal0~0_combout\ : std_logic;
SIGNAL \Delay_aud|Equal0~4_combout\ : std_logic;
SIGNAL \Delay_aud|Equal0~10_combout\ : std_logic;
SIGNAL \SW[12]~input_o\ : std_logic;
SIGNAL \SW[10]~input_o\ : std_logic;
SIGNAL \Delay_aud|Sample_delay_value[9]~feeder_combout\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \Delay_aud|LessThan0~2_combout\ : std_logic;
SIGNAL \SW[16]~input_o\ : std_logic;
SIGNAL \Delay_aud|LessThan0~0_combout\ : std_logic;
SIGNAL \Delay_aud|LessThan0~3_combout\ : std_logic;
SIGNAL \Delay_aud|LessThan0~5_combout\ : std_logic;
SIGNAL \Delay_aud|Add0~1\ : std_logic;
SIGNAL \Delay_aud|Add0~3\ : std_logic;
SIGNAL \Delay_aud|Add0~5\ : std_logic;
SIGNAL \Delay_aud|Add0~7\ : std_logic;
SIGNAL \Delay_aud|Add0~9\ : std_logic;
SIGNAL \Delay_aud|Add0~11\ : std_logic;
SIGNAL \Delay_aud|Add0~13\ : std_logic;
SIGNAL \Delay_aud|Add0~15\ : std_logic;
SIGNAL \Delay_aud|Add0~17\ : std_logic;
SIGNAL \Delay_aud|Add0~19\ : std_logic;
SIGNAL \Delay_aud|Add0~21\ : std_logic;
SIGNAL \Delay_aud|Add0~23\ : std_logic;
SIGNAL \Delay_aud|Add0~25\ : std_logic;
SIGNAL \Delay_aud|Add0~27\ : std_logic;
SIGNAL \Delay_aud|Add0~29\ : std_logic;
SIGNAL \Delay_aud|Add0~31\ : std_logic;
SIGNAL \Delay_aud|Add0~32_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita15~COUT\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita16~combout\ : std_logic;
SIGNAL \Delay_aud|Add0~24_combout\ : std_logic;
SIGNAL \Delay_aud|Add0~20_combout\ : std_logic;
SIGNAL \Delay_aud|Add0~18_combout\ : std_logic;
SIGNAL \Delay_aud|Add0~16_combout\ : std_logic;
SIGNAL \Delay_aud|Add0~12_combout\ : std_logic;
SIGNAL \Delay_aud|Add0~8_combout\ : std_logic;
SIGNAL \Delay_aud|Add0~6_combout\ : std_logic;
SIGNAL \Delay_aud|Add0~4_combout\ : std_logic;
SIGNAL \Delay_aud|Add0~2_combout\ : std_logic;
SIGNAL \Delay_aud|LessThan1~1_cout\ : std_logic;
SIGNAL \Delay_aud|LessThan1~3_cout\ : std_logic;
SIGNAL \Delay_aud|LessThan1~5_cout\ : std_logic;
SIGNAL \Delay_aud|LessThan1~7_cout\ : std_logic;
SIGNAL \Delay_aud|LessThan1~9_cout\ : std_logic;
SIGNAL \Delay_aud|LessThan1~11_cout\ : std_logic;
SIGNAL \Delay_aud|LessThan1~13_cout\ : std_logic;
SIGNAL \Delay_aud|LessThan1~15_cout\ : std_logic;
SIGNAL \Delay_aud|LessThan1~17_cout\ : std_logic;
SIGNAL \Delay_aud|LessThan1~19_cout\ : std_logic;
SIGNAL \Delay_aud|LessThan1~21_cout\ : std_logic;
SIGNAL \Delay_aud|LessThan1~23_cout\ : std_logic;
SIGNAL \Delay_aud|LessThan1~25_cout\ : std_logic;
SIGNAL \Delay_aud|LessThan1~27_cout\ : std_logic;
SIGNAL \Delay_aud|LessThan1~29_cout\ : std_logic;
SIGNAL \Delay_aud|LessThan1~31_cout\ : std_logic;
SIGNAL \Delay_aud|LessThan1~32_combout\ : std_logic;
SIGNAL \Delay_aud|Selector2~0_combout\ : std_logic;
SIGNAL \Delay_aud|Selector2~1_combout\ : std_logic;
SIGNAL \Delay_aud|currentState.Only_read~q\ : std_logic;
SIGNAL \Delay_aud|write_fifo~0_combout\ : std_logic;
SIGNAL \Delay_aud|write_fifo~q\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~1_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout\ : std_logic;
SIGNAL \Delay_aud|currentState.Write_untillfull~0_combout\ : std_logic;
SIGNAL \Delay_aud|currentState.Write_untillfull~q\ : std_logic;
SIGNAL \SW[11]~input_o\ : std_logic;
SIGNAL \Delay_aud|Sample_delay_value[10]~feeder_combout\ : std_logic;
SIGNAL \Delay_aud|Add1~2\ : std_logic;
SIGNAL \Delay_aud|Add1~4\ : std_logic;
SIGNAL \Delay_aud|Add1~6\ : std_logic;
SIGNAL \Delay_aud|Add1~8\ : std_logic;
SIGNAL \Delay_aud|Add1~10\ : std_logic;
SIGNAL \Delay_aud|Add1~12\ : std_logic;
SIGNAL \Delay_aud|Add1~14\ : std_logic;
SIGNAL \Delay_aud|Add1~16\ : std_logic;
SIGNAL \Delay_aud|Add1~18\ : std_logic;
SIGNAL \Delay_aud|Add1~20\ : std_logic;
SIGNAL \Delay_aud|Add1~22\ : std_logic;
SIGNAL \Delay_aud|Add1~24\ : std_logic;
SIGNAL \Delay_aud|Add1~26\ : std_logic;
SIGNAL \Delay_aud|Add1~28\ : std_logic;
SIGNAL \Delay_aud|Add1~30\ : std_logic;
SIGNAL \Delay_aud|Add1~32\ : std_logic;
SIGNAL \Delay_aud|Add1~33_combout\ : std_logic;
SIGNAL \Delay_aud|Add1~31_combout\ : std_logic;
SIGNAL \Delay_aud|Add1~23_combout\ : std_logic;
SIGNAL \Delay_aud|Add1~21_combout\ : std_logic;
SIGNAL \Delay_aud|Add1~19_combout\ : std_logic;
SIGNAL \Delay_aud|Add1~15_combout\ : std_logic;
SIGNAL \Delay_aud|Add1~13_combout\ : std_logic;
SIGNAL \Delay_aud|Add1~9_combout\ : std_logic;
SIGNAL \Delay_aud|Add1~7_combout\ : std_logic;
SIGNAL \Delay_aud|Add1~3_combout\ : std_logic;
SIGNAL \Delay_aud|LessThan2~1_cout\ : std_logic;
SIGNAL \Delay_aud|LessThan2~3_cout\ : std_logic;
SIGNAL \Delay_aud|LessThan2~5_cout\ : std_logic;
SIGNAL \Delay_aud|LessThan2~7_cout\ : std_logic;
SIGNAL \Delay_aud|LessThan2~9_cout\ : std_logic;
SIGNAL \Delay_aud|LessThan2~11_cout\ : std_logic;
SIGNAL \Delay_aud|LessThan2~13_cout\ : std_logic;
SIGNAL \Delay_aud|LessThan2~15_cout\ : std_logic;
SIGNAL \Delay_aud|LessThan2~17_cout\ : std_logic;
SIGNAL \Delay_aud|LessThan2~19_cout\ : std_logic;
SIGNAL \Delay_aud|LessThan2~21_cout\ : std_logic;
SIGNAL \Delay_aud|LessThan2~23_cout\ : std_logic;
SIGNAL \Delay_aud|LessThan2~25_cout\ : std_logic;
SIGNAL \Delay_aud|LessThan2~27_cout\ : std_logic;
SIGNAL \Delay_aud|LessThan2~29_cout\ : std_logic;
SIGNAL \Delay_aud|LessThan2~31_cout\ : std_logic;
SIGNAL \Delay_aud|LessThan2~32_combout\ : std_logic;
SIGNAL \Delay_aud|Selector1~1_combout\ : std_logic;
SIGNAL \Delay_aud|Selector1~2_combout\ : std_logic;
SIGNAL \Delay_aud|currentState.Only_write~q\ : std_logic;
SIGNAL \Delay_aud|read_fifo~2_combout\ : std_logic;
SIGNAL \Delay_aud|read_fifo~q\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~5_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~6_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~COUT\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~COUT\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12~combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12~COUT\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita13~combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b[0]~feeder_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita13~COUT\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita14~combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b[1]~feeder_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~COUT\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita13~COUT\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita14~COUT\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita15~combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w[3]~1_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita14~combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a363~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~4_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w[3]~0_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a389~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~5_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~6_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a285~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~1_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita14~COUT\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita15~combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w[3]~0_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a233~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~2_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~3_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita15~COUT\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita16~combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a77~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~2_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita15~COUT\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita16~combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w[3]~0_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a51~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~3_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~0_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~7_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcLOUT[12]~feeder_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcLOUT[11]~feeder_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcLOUT[10]~feeder_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w[3]~0_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a202~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a176~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w[3]~0_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a124~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~20_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~21_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a46~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a98~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~23_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[20]~44_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a201~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a149~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~25_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a357~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a409~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[19]~48_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a305~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[19]~46_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[19]~49_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a331~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[19]~45_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[19]~50_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[19]~51_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcLOUT[6]~feeder_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a381~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a329~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[17]~60_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a303~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a277~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[17]~61_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a251~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a225~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[17]~62_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a407~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a355~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[17]~63_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[17]~64_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[17]~65_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a17~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a69~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~34_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a43~portbdataout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~35_combout\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[17]~66_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcLOUT[4]~feeder_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcLOUT[3]~feeder_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|adcLOUT[2]~feeder_combout\ : std_logic;
SIGNAL \Add0~1\ : std_logic;
SIGNAL \Add0~3\ : std_logic;
SIGNAL \Add0~5\ : std_logic;
SIGNAL \Add0~7\ : std_logic;
SIGNAL \Add0~9\ : std_logic;
SIGNAL \Add0~11\ : std_logic;
SIGNAL \Add0~13\ : std_logic;
SIGNAL \Add0~15\ : std_logic;
SIGNAL \Add0~17\ : std_logic;
SIGNAL \Add0~19\ : std_logic;
SIGNAL \Add0~21\ : std_logic;
SIGNAL \Add0~23\ : std_logic;
SIGNAL \Add0~25\ : std_logic;
SIGNAL \Add0~27\ : std_logic;
SIGNAL \Add0~28_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|AUDIO_buffer_in~4_combout\ : std_logic;
SIGNAL \AUDIO_CODEC_INST|dacData~q\ : std_logic;
SIGNAL \AUD_DACDAT~reg0feeder_combout\ : std_logic;
SIGNAL \AUD_DACDAT~reg0_q\ : std_logic;
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(16 DOWNTO 0);
SIGNAL dacRIN_SIG : std_logic_vector(15 DOWNTO 0);
SIGNAL dacLIN_SIG : std_logic_vector(15 DOWNTO 0);
SIGNAL \INST_DELAY_RESET|Cont\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \AUDIO_CODEC_INST|cont2\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \AUDIO_CODEC_INST|adcROUT\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \AUDIO_CODEC_INST|adcLOUT\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \AUDIO_CODEC_INST|R_DATA_IN_temp\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \AUDIO_CODEC_INST|AUDIO_buffer_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \AUDIO_CODEC_INST|AUDIO_buffer_in\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Delay_aud|Sample_delay_value\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3856w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3846w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3826w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3816w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3805w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3776w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3766w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3756w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3736w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3726w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3709w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \PLL1_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
LEDG <= ww_LEDG;
LEDR <= ww_LEDR;
ww_SW <= SW;
ww_AUD_ADCDAT <= AUD_ADCDAT;
AUD_DACDAT <= ww_AUD_DACDAT;
AUD_XCK <= ww_AUD_XCK;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\PLL1_inst|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \CLOCK_50~input_o\);

\PLL1_inst|altpll_component|auto_generated|wire_pll1_clk\(0) <= \PLL1_inst|altpll_component|auto_generated|pll1_CLK_bus\(0);
\PLL1_inst|altpll_component|auto_generated|wire_pll1_clk\(1) <= \PLL1_inst|altpll_component|auto_generated|pll1_CLK_bus\(1);
\PLL1_inst|altpll_component|auto_generated|wire_pll1_clk\(2) <= \PLL1_inst|altpll_component|auto_generated|pll1_CLK_bus\(2);
\PLL1_inst|altpll_component|auto_generated|wire_pll1_clk\(3) <= \PLL1_inst|altpll_component|auto_generated|pll1_CLK_bus\(3);
\PLL1_inst|altpll_component|auto_generated|wire_pll1_clk\(4) <= \PLL1_inst|altpll_component|auto_generated|pll1_CLK_bus\(4);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a155_PORTADATAIN_bus\(0) <= dacLIN_SIG(15);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a155_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a155_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a155~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a155_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a181_PORTADATAIN_bus\(0) <= dacLIN_SIG(15);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a181_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a181_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a181~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a181_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a129_PORTADATAIN_bus\(0) <= dacLIN_SIG(15);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a129_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a129_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a129~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a129_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a207_PORTADATAIN_bus\(0) <= dacLIN_SIG(15);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a207_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a207_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a207~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a207_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a51_PORTADATAIN_bus\(0) <= dacLIN_SIG(15);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a51_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a51_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a51~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a51_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a77_PORTADATAIN_bus\(0) <= dacLIN_SIG(15);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a77_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a77_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a77~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a77_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a25_PORTADATAIN_bus\(0) <= dacLIN_SIG(15);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a25_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a25_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a25~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a25_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a103_PORTADATAIN_bus\(0) <= dacLIN_SIG(15);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a103_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a103_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a103~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a103_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a311_PORTADATAIN_bus\(0) <= dacLIN_SIG(15);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a311_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a311_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a311~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a311_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a285_PORTADATAIN_bus\(0) <= dacLIN_SIG(15);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a285_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a285_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a285~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a285_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a259_PORTADATAIN_bus\(0) <= dacLIN_SIG(15);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a259_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a259_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a259~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a259_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a233_PORTADATAIN_bus\(0) <= dacLIN_SIG(15);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a233_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a233_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a233~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a233_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a415_PORTADATAIN_bus\(0) <= dacLIN_SIG(15);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a415_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a415_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a415~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a415_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a363_PORTADATAIN_bus\(0) <= dacLIN_SIG(15);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a363_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a363_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a363~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a363_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a389_PORTADATAIN_bus\(0) <= dacLIN_SIG(15);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a389_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a389_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a389~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a389_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a337_PORTADATAIN_bus\(0) <= dacLIN_SIG(15);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a337_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a337_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a337~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a337_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a154_PORTADATAIN_bus\(0) <= dacLIN_SIG(14);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a154_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a154_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a154~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a154_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a180_PORTADATAIN_bus\(0) <= dacLIN_SIG(14);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a180_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a180_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a180~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a180_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a128_PORTADATAIN_bus\(0) <= dacLIN_SIG(14);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a128_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a128_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a128~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a128_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a206_PORTADATAIN_bus\(0) <= dacLIN_SIG(14);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a206_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a206_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a206~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a206_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a50_PORTADATAIN_bus\(0) <= dacLIN_SIG(14);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a50_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a50_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a50~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a50_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a76_PORTADATAIN_bus\(0) <= dacLIN_SIG(14);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a76_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a76_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a76~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a76_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a24_PORTADATAIN_bus\(0) <= dacLIN_SIG(14);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a24_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a24_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a24~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a24_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a102_PORTADATAIN_bus\(0) <= dacLIN_SIG(14);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a102_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a102_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a102~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a102_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a310_PORTADATAIN_bus\(0) <= dacLIN_SIG(14);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a310_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a310_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a310~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a310_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a284_PORTADATAIN_bus\(0) <= dacLIN_SIG(14);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a284_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a284_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a284~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a284_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a258_PORTADATAIN_bus\(0) <= dacLIN_SIG(14);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a258_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a258_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a258~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a258_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a232_PORTADATAIN_bus\(0) <= dacLIN_SIG(14);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a232_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a232_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a232~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a232_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a414_PORTADATAIN_bus\(0) <= dacLIN_SIG(14);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a414_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a414_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a414~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a414_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a362_PORTADATAIN_bus\(0) <= dacLIN_SIG(14);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a362_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a362_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a362~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a362_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a388_PORTADATAIN_bus\(0) <= dacLIN_SIG(14);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a388_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a388_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a388~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a388_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a336_PORTADATAIN_bus\(0) <= dacLIN_SIG(14);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a336_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a336_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a336~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a336_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a153_PORTADATAIN_bus\(0) <= dacLIN_SIG(13);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a153_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a153_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a153~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a153_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a179_PORTADATAIN_bus\(0) <= dacLIN_SIG(13);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a179_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a179_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a179~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a179_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a127_PORTADATAIN_bus\(0) <= dacLIN_SIG(13);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a127_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a127_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a127~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a127_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a205_PORTADATAIN_bus\(0) <= dacLIN_SIG(13);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a205_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a205_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a205~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a205_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a49_PORTADATAIN_bus\(0) <= dacLIN_SIG(13);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a49_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a49_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a49~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a49_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a75_PORTADATAIN_bus\(0) <= dacLIN_SIG(13);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a75_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a75_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a75~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a75_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a23_PORTADATAIN_bus\(0) <= dacLIN_SIG(13);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a23_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a23_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a23~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a23_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a101_PORTADATAIN_bus\(0) <= dacLIN_SIG(13);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a101_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a101_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a101~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a101_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a309_PORTADATAIN_bus\(0) <= dacLIN_SIG(13);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a309_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a309_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a309~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a309_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a283_PORTADATAIN_bus\(0) <= dacLIN_SIG(13);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a283_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a283_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a283~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a283_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a257_PORTADATAIN_bus\(0) <= dacLIN_SIG(13);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a257_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a257_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a257~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a257_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a231_PORTADATAIN_bus\(0) <= dacLIN_SIG(13);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a231_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a231_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a231~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a231_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a413_PORTADATAIN_bus\(0) <= dacLIN_SIG(13);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a413_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a413_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a413~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a413_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a361_PORTADATAIN_bus\(0) <= dacLIN_SIG(13);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a361_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a361_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a361~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a361_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a387_PORTADATAIN_bus\(0) <= dacLIN_SIG(13);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a387_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a387_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a387~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a387_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a335_PORTADATAIN_bus\(0) <= dacLIN_SIG(13);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a335_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a335_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a335~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a335_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a152_PORTADATAIN_bus\(0) <= dacLIN_SIG(12);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a152_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a152_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a152~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a152_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a178_PORTADATAIN_bus\(0) <= dacLIN_SIG(12);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a178_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a178_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a178~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a178_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a126_PORTADATAIN_bus\(0) <= dacLIN_SIG(12);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a126_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a126_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a126~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a126_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a204_PORTADATAIN_bus\(0) <= dacLIN_SIG(12);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a204_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a204_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a204~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a204_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a48_PORTADATAIN_bus\(0) <= dacLIN_SIG(12);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a48_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a48_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a48~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a48_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a74_PORTADATAIN_bus\(0) <= dacLIN_SIG(12);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a74_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a74_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a74~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a74_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a22_PORTADATAIN_bus\(0) <= dacLIN_SIG(12);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a22_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a22_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a22~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a22_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a100_PORTADATAIN_bus\(0) <= dacLIN_SIG(12);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a100_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a100_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a100~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a100_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a386_PORTADATAIN_bus\(0) <= dacLIN_SIG(12);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a386_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a386_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a386~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a386_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a334_PORTADATAIN_bus\(0) <= dacLIN_SIG(12);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a334_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a334_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a334~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a334_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a308_PORTADATAIN_bus\(0) <= dacLIN_SIG(12);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a308_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a308_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a308~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a308_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a282_PORTADATAIN_bus\(0) <= dacLIN_SIG(12);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a282_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a282_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a282~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a282_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a256_PORTADATAIN_bus\(0) <= dacLIN_SIG(12);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a256_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a256_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a256~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a256_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a230_PORTADATAIN_bus\(0) <= dacLIN_SIG(12);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a230_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a230_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a230~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a230_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a412_PORTADATAIN_bus\(0) <= dacLIN_SIG(12);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a412_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a412_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a412~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a412_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a360_PORTADATAIN_bus\(0) <= dacLIN_SIG(12);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a360_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a360_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a360~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a360_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a151_PORTADATAIN_bus\(0) <= dacLIN_SIG(11);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a151_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a151_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a151~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a151_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a177_PORTADATAIN_bus\(0) <= dacLIN_SIG(11);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a177_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a177_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a177~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a177_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a125_PORTADATAIN_bus\(0) <= dacLIN_SIG(11);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a125_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a125_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a125~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a125_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a203_PORTADATAIN_bus\(0) <= dacLIN_SIG(11);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a203_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a203_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a203~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a203_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a47_PORTADATAIN_bus\(0) <= dacLIN_SIG(11);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a47_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a47_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a47~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a47_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a73_PORTADATAIN_bus\(0) <= dacLIN_SIG(11);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a73_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a73_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a73~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a73_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a21_PORTADATAIN_bus\(0) <= dacLIN_SIG(11);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a21_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a21_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a21~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a21_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a99_PORTADATAIN_bus\(0) <= dacLIN_SIG(11);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a99_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a99_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a99~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a99_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a385_PORTADATAIN_bus\(0) <= dacLIN_SIG(11);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a385_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a385_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a385~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a385_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a333_PORTADATAIN_bus\(0) <= dacLIN_SIG(11);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a333_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a333_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a333~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a333_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a307_PORTADATAIN_bus\(0) <= dacLIN_SIG(11);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a307_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a307_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a307~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a307_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a281_PORTADATAIN_bus\(0) <= dacLIN_SIG(11);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a281_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a281_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a281~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a281_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a255_PORTADATAIN_bus\(0) <= dacLIN_SIG(11);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a255_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a255_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a255~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a255_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a229_PORTADATAIN_bus\(0) <= dacLIN_SIG(11);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a229_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a229_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a229~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a229_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a411_PORTADATAIN_bus\(0) <= dacLIN_SIG(11);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a411_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a411_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a411~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a411_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a359_PORTADATAIN_bus\(0) <= dacLIN_SIG(11);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a359_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a359_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a359~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a359_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a150_PORTADATAIN_bus\(0) <= dacLIN_SIG(10);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a150_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a150_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a150~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a150_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a176_PORTADATAIN_bus\(0) <= dacLIN_SIG(10);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a176_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a176_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a176~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a176_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a124_PORTADATAIN_bus\(0) <= dacLIN_SIG(10);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a124_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a124_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a124~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a124_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a202_PORTADATAIN_bus\(0) <= dacLIN_SIG(10);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a202_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a202_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a202~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a202_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a46_PORTADATAIN_bus\(0) <= dacLIN_SIG(10);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a46_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a46_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a46~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a46_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a72_PORTADATAIN_bus\(0) <= dacLIN_SIG(10);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a72_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a72_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a72~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a72_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a20_PORTADATAIN_bus\(0) <= dacLIN_SIG(10);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a20_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a20_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a20~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a20_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a98_PORTADATAIN_bus\(0) <= dacLIN_SIG(10);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a98_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a98_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a98~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a98_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a384_PORTADATAIN_bus\(0) <= dacLIN_SIG(10);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a384_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a384_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a384~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a384_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a332_PORTADATAIN_bus\(0) <= dacLIN_SIG(10);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a332_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a332_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a332~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a332_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a306_PORTADATAIN_bus\(0) <= dacLIN_SIG(10);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a306_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a306_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a306~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a306_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a280_PORTADATAIN_bus\(0) <= dacLIN_SIG(10);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a280_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a280_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a280~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a280_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a254_PORTADATAIN_bus\(0) <= dacLIN_SIG(10);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a254_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a254_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a254~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a254_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a228_PORTADATAIN_bus\(0) <= dacLIN_SIG(10);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a228_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a228_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a228~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a228_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a410_PORTADATAIN_bus\(0) <= dacLIN_SIG(10);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a410_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a410_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a410~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a410_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a358_PORTADATAIN_bus\(0) <= dacLIN_SIG(10);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a358_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a358_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a358~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a358_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a149_PORTADATAIN_bus\(0) <= dacLIN_SIG(9);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a149_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a149_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a149~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a149_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a175_PORTADATAIN_bus\(0) <= dacLIN_SIG(9);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a175_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a175_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a175~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a175_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a123_PORTADATAIN_bus\(0) <= dacLIN_SIG(9);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a123_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a123_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a123~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a123_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a201_PORTADATAIN_bus\(0) <= dacLIN_SIG(9);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a201_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a201_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a201~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a201_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a45_PORTADATAIN_bus\(0) <= dacLIN_SIG(9);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a45_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a45_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a45~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a45_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a71_PORTADATAIN_bus\(0) <= dacLIN_SIG(9);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a71_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a71_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a71~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a71_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a19_PORTADATAIN_bus\(0) <= dacLIN_SIG(9);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a19_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a19_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a19~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a19_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a97_PORTADATAIN_bus\(0) <= dacLIN_SIG(9);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a97_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a97_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a97~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a97_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a383_PORTADATAIN_bus\(0) <= dacLIN_SIG(9);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a383_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a383_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a383~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a383_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a331_PORTADATAIN_bus\(0) <= dacLIN_SIG(9);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a331_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a331_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a331~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a331_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a305_PORTADATAIN_bus\(0) <= dacLIN_SIG(9);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a305_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a305_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a305~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a305_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a279_PORTADATAIN_bus\(0) <= dacLIN_SIG(9);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a279_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a279_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a279~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a279_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a253_PORTADATAIN_bus\(0) <= dacLIN_SIG(9);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a253_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a253_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a253~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a253_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a227_PORTADATAIN_bus\(0) <= dacLIN_SIG(9);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a227_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a227_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a227~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a227_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a409_PORTADATAIN_bus\(0) <= dacLIN_SIG(9);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a409_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a409_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a409~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a409_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a357_PORTADATAIN_bus\(0) <= dacLIN_SIG(9);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a357_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a357_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a357~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a357_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a148_PORTADATAIN_bus\(0) <= dacLIN_SIG(8);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a148_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a148_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a148~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a148_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a174_PORTADATAIN_bus\(0) <= dacLIN_SIG(8);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a174_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a174_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a174~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a174_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a122_PORTADATAIN_bus\(0) <= dacLIN_SIG(8);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a122_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a122_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a122~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a122_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a200_PORTADATAIN_bus\(0) <= dacLIN_SIG(8);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a200_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a200_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a200~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a200_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a44_PORTADATAIN_bus\(0) <= dacLIN_SIG(8);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a44_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a44_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a44~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a44_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a70_PORTADATAIN_bus\(0) <= dacLIN_SIG(8);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a70_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a70_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a70~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a70_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a18_PORTADATAIN_bus\(0) <= dacLIN_SIG(8);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a18_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a18_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a18~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a18_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a96_PORTADATAIN_bus\(0) <= dacLIN_SIG(8);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a96_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a96_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a96~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a96_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a304_PORTADATAIN_bus\(0) <= dacLIN_SIG(8);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a304_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a304_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a304~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a304_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a278_PORTADATAIN_bus\(0) <= dacLIN_SIG(8);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a278_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a278_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a278~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a278_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a252_PORTADATAIN_bus\(0) <= dacLIN_SIG(8);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a252_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a252_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a252~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a252_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a226_PORTADATAIN_bus\(0) <= dacLIN_SIG(8);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a226_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a226_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a226~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a226_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a408_PORTADATAIN_bus\(0) <= dacLIN_SIG(8);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a408_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a408_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a408~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a408_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a356_PORTADATAIN_bus\(0) <= dacLIN_SIG(8);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a356_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a356_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a356~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a356_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a382_PORTADATAIN_bus\(0) <= dacLIN_SIG(8);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a382_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a382_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a382~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a382_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a330_PORTADATAIN_bus\(0) <= dacLIN_SIG(8);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a330_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a330_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a330~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a330_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a147_PORTADATAIN_bus\(0) <= dacLIN_SIG(7);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a147_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a147_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a147~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a147_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a173_PORTADATAIN_bus\(0) <= dacLIN_SIG(7);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a173_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a173_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a173~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a173_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a121_PORTADATAIN_bus\(0) <= dacLIN_SIG(7);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a121_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a121_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a121~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a121_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a199_PORTADATAIN_bus\(0) <= dacLIN_SIG(7);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a199_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a199_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a199~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a199_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a43_PORTADATAIN_bus\(0) <= dacLIN_SIG(7);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a43_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a43_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a43~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a43_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a69_PORTADATAIN_bus\(0) <= dacLIN_SIG(7);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a69_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a69_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a69~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a69_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a17_PORTADATAIN_bus\(0) <= dacLIN_SIG(7);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a17_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a17_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a17~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a17_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a95_PORTADATAIN_bus\(0) <= dacLIN_SIG(7);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a95_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a95_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a95~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a95_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a381_PORTADATAIN_bus\(0) <= dacLIN_SIG(7);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a381_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a381_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a381~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a381_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a329_PORTADATAIN_bus\(0) <= dacLIN_SIG(7);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a329_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a329_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a329~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a329_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a303_PORTADATAIN_bus\(0) <= dacLIN_SIG(7);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a303_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a303_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a303~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a303_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a277_PORTADATAIN_bus\(0) <= dacLIN_SIG(7);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a277_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a277_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a277~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a277_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a251_PORTADATAIN_bus\(0) <= dacLIN_SIG(7);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a251_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a251_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a251~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a251_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a225_PORTADATAIN_bus\(0) <= dacLIN_SIG(7);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a225_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a225_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a225~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a225_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a407_PORTADATAIN_bus\(0) <= dacLIN_SIG(7);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a407_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a407_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a407~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a407_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a355_PORTADATAIN_bus\(0) <= dacLIN_SIG(7);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a355_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a355_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a355~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a355_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a146_PORTADATAIN_bus\(0) <= dacLIN_SIG(6);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a146_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a146_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a146~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a146_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a172_PORTADATAIN_bus\(0) <= dacLIN_SIG(6);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a172_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a172_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a172~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a172_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a120_PORTADATAIN_bus\(0) <= dacLIN_SIG(6);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a120_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a120_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a120~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a120_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a198_PORTADATAIN_bus\(0) <= dacLIN_SIG(6);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a198_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a198_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a198~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a198_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a42_PORTADATAIN_bus\(0) <= dacLIN_SIG(6);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a42_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a42_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a42~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a42_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a68_PORTADATAIN_bus\(0) <= dacLIN_SIG(6);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a68_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a68_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a68~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a68_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a16_PORTADATAIN_bus\(0) <= dacLIN_SIG(6);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a16_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a16_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a16~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a16_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a94_PORTADATAIN_bus\(0) <= dacLIN_SIG(6);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a94_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a94_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a94~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a94_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a380_PORTADATAIN_bus\(0) <= dacLIN_SIG(6);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a380_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a380_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a380~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a380_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a328_PORTADATAIN_bus\(0) <= dacLIN_SIG(6);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a328_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a328_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a328~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a328_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a302_PORTADATAIN_bus\(0) <= dacLIN_SIG(6);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a302_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a302_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a302~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a302_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a276_PORTADATAIN_bus\(0) <= dacLIN_SIG(6);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a276_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a276_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a276~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a276_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a250_PORTADATAIN_bus\(0) <= dacLIN_SIG(6);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a250_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a250_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a250~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a250_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a224_PORTADATAIN_bus\(0) <= dacLIN_SIG(6);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a224_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a224_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a224~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a224_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a406_PORTADATAIN_bus\(0) <= dacLIN_SIG(6);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a406_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a406_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a406~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a406_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a354_PORTADATAIN_bus\(0) <= dacLIN_SIG(6);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a354_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a354_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a354~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a354_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a145_PORTADATAIN_bus\(0) <= dacLIN_SIG(5);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a145_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a145_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a145~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a145_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a171_PORTADATAIN_bus\(0) <= dacLIN_SIG(5);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a171_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a171_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a171~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a171_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a119_PORTADATAIN_bus\(0) <= dacLIN_SIG(5);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a119_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a119_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a119~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a119_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a197_PORTADATAIN_bus\(0) <= dacLIN_SIG(5);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a197_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a197_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a197~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a197_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a41_PORTADATAIN_bus\(0) <= dacLIN_SIG(5);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a41_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a41_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a41~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a41_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a67_PORTADATAIN_bus\(0) <= dacLIN_SIG(5);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a67_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a67_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a67~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a67_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a15_PORTADATAIN_bus\(0) <= dacLIN_SIG(5);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a15_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a15_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a15~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a15_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a93_PORTADATAIN_bus\(0) <= dacLIN_SIG(5);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a93_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a93_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a93~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a93_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a301_PORTADATAIN_bus\(0) <= dacLIN_SIG(5);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a301_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a301_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a301~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a301_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a275_PORTADATAIN_bus\(0) <= dacLIN_SIG(5);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a275_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a275_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a275~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a275_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a249_PORTADATAIN_bus\(0) <= dacLIN_SIG(5);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a249_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a249_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a249~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a249_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a223_PORTADATAIN_bus\(0) <= dacLIN_SIG(5);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a223_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a223_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a223~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a223_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a405_PORTADATAIN_bus\(0) <= dacLIN_SIG(5);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a405_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a405_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a405~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a405_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a353_PORTADATAIN_bus\(0) <= dacLIN_SIG(5);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a353_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a353_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a353~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a353_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a379_PORTADATAIN_bus\(0) <= dacLIN_SIG(5);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a379_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a379_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a379~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a379_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a327_PORTADATAIN_bus\(0) <= dacLIN_SIG(5);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a327_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a327_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a327~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a327_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a144_PORTADATAIN_bus\(0) <= dacLIN_SIG(4);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a144_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a144_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a144~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a144_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a170_PORTADATAIN_bus\(0) <= dacLIN_SIG(4);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a170_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a170_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a170~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a170_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a118_PORTADATAIN_bus\(0) <= dacLIN_SIG(4);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a118_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a118_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a118~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a118_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a196_PORTADATAIN_bus\(0) <= dacLIN_SIG(4);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a196_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a196_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a196~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a196_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a40_PORTADATAIN_bus\(0) <= dacLIN_SIG(4);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a40_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a40_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a40~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a40_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a66_PORTADATAIN_bus\(0) <= dacLIN_SIG(4);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a66_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a66_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a66~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a66_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a14_PORTADATAIN_bus\(0) <= dacLIN_SIG(4);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a14_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a14_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a14~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a14_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a92_PORTADATAIN_bus\(0) <= dacLIN_SIG(4);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a92_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a92_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a92~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a92_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a378_PORTADATAIN_bus\(0) <= dacLIN_SIG(4);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a378_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a378_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a378~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a378_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a326_PORTADATAIN_bus\(0) <= dacLIN_SIG(4);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a326_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a326_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a326~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a326_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a300_PORTADATAIN_bus\(0) <= dacLIN_SIG(4);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a300_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a300_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a300~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a300_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a274_PORTADATAIN_bus\(0) <= dacLIN_SIG(4);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a274_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a274_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a274~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a274_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a248_PORTADATAIN_bus\(0) <= dacLIN_SIG(4);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a248_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a248_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a248~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a248_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a222_PORTADATAIN_bus\(0) <= dacLIN_SIG(4);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a222_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a222_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a222~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a222_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a404_PORTADATAIN_bus\(0) <= dacLIN_SIG(4);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a404_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a404_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a404~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a404_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a352_PORTADATAIN_bus\(0) <= dacLIN_SIG(4);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a352_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a352_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a352~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a352_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a142_PORTADATAIN_bus\(0) <= dacRIN_SIG(15);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a142_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a142_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a142~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a142_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a168_PORTADATAIN_bus\(0) <= dacRIN_SIG(15);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a168_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a168_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a168~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a168_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a116_PORTADATAIN_bus\(0) <= dacRIN_SIG(15);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a116_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a116_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a116~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a116_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a194_PORTADATAIN_bus\(0) <= dacRIN_SIG(15);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a194_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a194_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a194~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a194_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a38_PORTADATAIN_bus\(0) <= dacRIN_SIG(15);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a38_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a38_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a38~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a38_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a64_PORTADATAIN_bus\(0) <= dacRIN_SIG(15);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a64_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a64_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a64~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a64_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a12_PORTADATAIN_bus\(0) <= dacRIN_SIG(15);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a12_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a12_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a12~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a12_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a90_PORTADATAIN_bus\(0) <= dacRIN_SIG(15);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a90_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a90_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a90~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a90_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a272_PORTADATAIN_bus\(0) <= dacRIN_SIG(15);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a272_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a272_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a272~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a272_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a220_PORTADATAIN_bus\(0) <= dacRIN_SIG(15);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a220_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a220_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a220~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a220_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a298_PORTADATAIN_bus\(0) <= dacRIN_SIG(15);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a298_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a298_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a298~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a298_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a246_PORTADATAIN_bus\(0) <= dacRIN_SIG(15);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a246_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a246_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a246~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a246_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a402_PORTADATAIN_bus\(0) <= dacRIN_SIG(15);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a402_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a402_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a402~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a402_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a350_PORTADATAIN_bus\(0) <= dacRIN_SIG(15);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a350_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a350_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a350~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a350_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a376_PORTADATAIN_bus\(0) <= dacRIN_SIG(15);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a376_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a376_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a376~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a376_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a324_PORTADATAIN_bus\(0) <= dacRIN_SIG(15);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a324_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a324_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a324~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a324_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a141_PORTADATAIN_bus\(0) <= dacRIN_SIG(14);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a141_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a141_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a141~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a141_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a167_PORTADATAIN_bus\(0) <= dacRIN_SIG(14);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a167_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a167_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a167~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a167_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a115_PORTADATAIN_bus\(0) <= dacRIN_SIG(14);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a115_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a115_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a115~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a115_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a193_PORTADATAIN_bus\(0) <= dacRIN_SIG(14);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a193_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a193_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a193~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a193_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a37_PORTADATAIN_bus\(0) <= dacRIN_SIG(14);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a37_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a37_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a37~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a37_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a63_PORTADATAIN_bus\(0) <= dacRIN_SIG(14);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a63_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a63_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a63~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a63_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a11_PORTADATAIN_bus\(0) <= dacRIN_SIG(14);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a11_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a11_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a11~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a11_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a89_PORTADATAIN_bus\(0) <= dacRIN_SIG(14);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a89_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a89_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a89~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a89_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a271_PORTADATAIN_bus\(0) <= dacRIN_SIG(14);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a271_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a271_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a271~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a271_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a219_PORTADATAIN_bus\(0) <= dacRIN_SIG(14);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a219_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a219_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a219~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a219_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a297_PORTADATAIN_bus\(0) <= dacRIN_SIG(14);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a297_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a297_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a297~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a297_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a245_PORTADATAIN_bus\(0) <= dacRIN_SIG(14);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a245_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a245_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a245~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a245_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a401_PORTADATAIN_bus\(0) <= dacRIN_SIG(14);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a401_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a401_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a401~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a401_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a349_PORTADATAIN_bus\(0) <= dacRIN_SIG(14);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a349_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a349_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a349~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a349_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a375_PORTADATAIN_bus\(0) <= dacRIN_SIG(14);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a375_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a375_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a375~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a375_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a323_PORTADATAIN_bus\(0) <= dacRIN_SIG(14);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a323_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a323_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a323~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a323_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a140_PORTADATAIN_bus\(0) <= dacRIN_SIG(13);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a140_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a140_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a140~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a140_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a166_PORTADATAIN_bus\(0) <= dacRIN_SIG(13);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a166_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a166_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a166~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a166_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a114_PORTADATAIN_bus\(0) <= dacRIN_SIG(13);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a114_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a114_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a114~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a114_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a192_PORTADATAIN_bus\(0) <= dacRIN_SIG(13);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a192_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a192_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a192~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a192_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a36_PORTADATAIN_bus\(0) <= dacRIN_SIG(13);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a36_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a36_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a36~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a36_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a62_PORTADATAIN_bus\(0) <= dacRIN_SIG(13);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a62_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a62_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a62~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a62_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a10_PORTADATAIN_bus\(0) <= dacRIN_SIG(13);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a10_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a10_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a10~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a10_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a88_PORTADATAIN_bus\(0) <= dacRIN_SIG(13);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a88_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a88_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a88~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a88_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a374_PORTADATAIN_bus\(0) <= dacRIN_SIG(13);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a374_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a374_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a374~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a374_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a322_PORTADATAIN_bus\(0) <= dacRIN_SIG(13);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a322_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a322_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a322~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a322_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a270_PORTADATAIN_bus\(0) <= dacRIN_SIG(13);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a270_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a270_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a270~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a270_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a218_PORTADATAIN_bus\(0) <= dacRIN_SIG(13);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a218_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a218_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a218~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a218_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a296_PORTADATAIN_bus\(0) <= dacRIN_SIG(13);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a296_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a296_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a296~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a296_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a244_PORTADATAIN_bus\(0) <= dacRIN_SIG(13);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a244_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a244_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a244~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a244_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a400_PORTADATAIN_bus\(0) <= dacRIN_SIG(13);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a400_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a400_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a400~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a400_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a348_PORTADATAIN_bus\(0) <= dacRIN_SIG(13);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a348_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a348_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a348~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a348_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a139_PORTADATAIN_bus\(0) <= dacRIN_SIG(12);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a139_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a139_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a139~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a139_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a165_PORTADATAIN_bus\(0) <= dacRIN_SIG(12);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a165_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a165_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a165~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a165_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a113_PORTADATAIN_bus\(0) <= dacRIN_SIG(12);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a113_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a113_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a113~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a113_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a191_PORTADATAIN_bus\(0) <= dacRIN_SIG(12);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a191_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a191_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a191~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a191_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a35_PORTADATAIN_bus\(0) <= dacRIN_SIG(12);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a35_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a35_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a35~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a35_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a61_PORTADATAIN_bus\(0) <= dacRIN_SIG(12);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a61_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a61_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a61~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a61_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9_PORTADATAIN_bus\(0) <= dacRIN_SIG(12);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a87_PORTADATAIN_bus\(0) <= dacRIN_SIG(12);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a87_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a87_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a87~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a87_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a373_PORTADATAIN_bus\(0) <= dacRIN_SIG(12);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a373_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a373_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a373~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a373_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a321_PORTADATAIN_bus\(0) <= dacRIN_SIG(12);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a321_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a321_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a321~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a321_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a269_PORTADATAIN_bus\(0) <= dacRIN_SIG(12);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a269_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a269_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a269~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a269_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a217_PORTADATAIN_bus\(0) <= dacRIN_SIG(12);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a217_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a217_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a217~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a217_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a295_PORTADATAIN_bus\(0) <= dacRIN_SIG(12);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a295_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a295_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a295~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a295_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a243_PORTADATAIN_bus\(0) <= dacRIN_SIG(12);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a243_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a243_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a243~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a243_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a399_PORTADATAIN_bus\(0) <= dacRIN_SIG(12);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a399_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a399_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a399~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a399_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a347_PORTADATAIN_bus\(0) <= dacRIN_SIG(12);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a347_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a347_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a347~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a347_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a138_PORTADATAIN_bus\(0) <= dacRIN_SIG(11);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a138_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a138_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a138~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a138_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a164_PORTADATAIN_bus\(0) <= dacRIN_SIG(11);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a164_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a164_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a164~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a164_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a112_PORTADATAIN_bus\(0) <= dacRIN_SIG(11);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a112_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a112_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a112~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a112_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a190_PORTADATAIN_bus\(0) <= dacRIN_SIG(11);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a190_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a190_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a190~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a190_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a34_PORTADATAIN_bus\(0) <= dacRIN_SIG(11);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a34_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a34_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a34~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a34_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a60_PORTADATAIN_bus\(0) <= dacRIN_SIG(11);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a60_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a60_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a60~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a60_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8_PORTADATAIN_bus\(0) <= dacRIN_SIG(11);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a86_PORTADATAIN_bus\(0) <= dacRIN_SIG(11);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a86_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a86_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a86~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a86_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a268_PORTADATAIN_bus\(0) <= dacRIN_SIG(11);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a268_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a268_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a268~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a268_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a216_PORTADATAIN_bus\(0) <= dacRIN_SIG(11);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a216_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a216_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a216~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a216_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a294_PORTADATAIN_bus\(0) <= dacRIN_SIG(11);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a294_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a294_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a294~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a294_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a242_PORTADATAIN_bus\(0) <= dacRIN_SIG(11);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a242_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a242_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a242~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a242_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a398_PORTADATAIN_bus\(0) <= dacRIN_SIG(11);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a398_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a398_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a398~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a398_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a346_PORTADATAIN_bus\(0) <= dacRIN_SIG(11);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a346_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a346_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a346~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a346_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a372_PORTADATAIN_bus\(0) <= dacRIN_SIG(11);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a372_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a372_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a372~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a372_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a320_PORTADATAIN_bus\(0) <= dacRIN_SIG(11);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a320_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a320_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a320~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a320_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a137_PORTADATAIN_bus\(0) <= dacRIN_SIG(10);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a137_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a137_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a137~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a137_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a163_PORTADATAIN_bus\(0) <= dacRIN_SIG(10);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a163_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a163_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a163~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a163_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a111_PORTADATAIN_bus\(0) <= dacRIN_SIG(10);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a111_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a111_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a111~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a111_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a189_PORTADATAIN_bus\(0) <= dacRIN_SIG(10);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a189_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a189_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a189~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a189_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a33_PORTADATAIN_bus\(0) <= dacRIN_SIG(10);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a33_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a33_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a33~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a33_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a59_PORTADATAIN_bus\(0) <= dacRIN_SIG(10);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a59_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a59_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a59~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a59_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7_PORTADATAIN_bus\(0) <= dacRIN_SIG(10);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a85_PORTADATAIN_bus\(0) <= dacRIN_SIG(10);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a85_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a85_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a85~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a85_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a371_PORTADATAIN_bus\(0) <= dacRIN_SIG(10);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a371_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a371_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a371~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a371_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a319_PORTADATAIN_bus\(0) <= dacRIN_SIG(10);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a319_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a319_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a319~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a319_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a267_PORTADATAIN_bus\(0) <= dacRIN_SIG(10);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a267_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a267_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a267~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a267_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a215_PORTADATAIN_bus\(0) <= dacRIN_SIG(10);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a215_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a215_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a215~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a215_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a293_PORTADATAIN_bus\(0) <= dacRIN_SIG(10);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a293_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a293_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a293~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a293_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a241_PORTADATAIN_bus\(0) <= dacRIN_SIG(10);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a241_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a241_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a241~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a241_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a397_PORTADATAIN_bus\(0) <= dacRIN_SIG(10);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a397_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a397_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a397~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a397_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a345_PORTADATAIN_bus\(0) <= dacRIN_SIG(10);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a345_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a345_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a345~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a345_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a136_PORTADATAIN_bus\(0) <= dacRIN_SIG(9);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a136_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a136_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a136~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a136_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a162_PORTADATAIN_bus\(0) <= dacRIN_SIG(9);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a162_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a162_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a162~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a162_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a110_PORTADATAIN_bus\(0) <= dacRIN_SIG(9);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a110_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a110_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a110~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a110_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a188_PORTADATAIN_bus\(0) <= dacRIN_SIG(9);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a188_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a188_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a188~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a188_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a32_PORTADATAIN_bus\(0) <= dacRIN_SIG(9);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a32_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a32_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a32~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a32_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a58_PORTADATAIN_bus\(0) <= dacRIN_SIG(9);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a58_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a58_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a58~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a58_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6_PORTADATAIN_bus\(0) <= dacRIN_SIG(9);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a84_PORTADATAIN_bus\(0) <= dacRIN_SIG(9);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a84_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a84_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a84~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a84_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a266_PORTADATAIN_bus\(0) <= dacRIN_SIG(9);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a266_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a266_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a266~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a266_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a214_PORTADATAIN_bus\(0) <= dacRIN_SIG(9);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a214_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a214_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a214~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a214_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a292_PORTADATAIN_bus\(0) <= dacRIN_SIG(9);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a292_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a292_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a292~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a292_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a240_PORTADATAIN_bus\(0) <= dacRIN_SIG(9);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a240_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a240_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a240~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a240_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a396_PORTADATAIN_bus\(0) <= dacRIN_SIG(9);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a396_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a396_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a396~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a396_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a344_PORTADATAIN_bus\(0) <= dacRIN_SIG(9);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a344_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a344_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a344~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a344_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a370_PORTADATAIN_bus\(0) <= dacRIN_SIG(9);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a370_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a370_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a370~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a370_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a318_PORTADATAIN_bus\(0) <= dacRIN_SIG(9);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a318_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a318_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a318~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a318_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a135_PORTADATAIN_bus\(0) <= dacRIN_SIG(8);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a135_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a135_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a135~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a135_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a161_PORTADATAIN_bus\(0) <= dacRIN_SIG(8);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a161_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a161_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a161~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a161_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a109_PORTADATAIN_bus\(0) <= dacRIN_SIG(8);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a109_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a109_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a109~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a109_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a187_PORTADATAIN_bus\(0) <= dacRIN_SIG(8);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a187_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a187_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a187~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a187_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a31_PORTADATAIN_bus\(0) <= dacRIN_SIG(8);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a31_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a31_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a31~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a31_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a57_PORTADATAIN_bus\(0) <= dacRIN_SIG(8);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a57_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a57_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a57~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a57_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5_PORTADATAIN_bus\(0) <= dacRIN_SIG(8);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a83_PORTADATAIN_bus\(0) <= dacRIN_SIG(8);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a83_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a83_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a83~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a83_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a265_PORTADATAIN_bus\(0) <= dacRIN_SIG(8);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a265_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a265_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a265~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a265_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a213_PORTADATAIN_bus\(0) <= dacRIN_SIG(8);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a213_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a213_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a213~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a213_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a291_PORTADATAIN_bus\(0) <= dacRIN_SIG(8);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a291_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a291_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a291~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a291_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a239_PORTADATAIN_bus\(0) <= dacRIN_SIG(8);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a239_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a239_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a239~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a239_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a395_PORTADATAIN_bus\(0) <= dacRIN_SIG(8);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a395_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a395_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a395~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a395_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a343_PORTADATAIN_bus\(0) <= dacRIN_SIG(8);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a343_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a343_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a343~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a343_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a369_PORTADATAIN_bus\(0) <= dacRIN_SIG(8);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a369_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a369_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a369~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a369_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a317_PORTADATAIN_bus\(0) <= dacRIN_SIG(8);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a317_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a317_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a317~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a317_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a134_PORTADATAIN_bus\(0) <= dacRIN_SIG(7);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a134_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a134_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a134~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a134_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a160_PORTADATAIN_bus\(0) <= dacRIN_SIG(7);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a160_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a160_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a160~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a160_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a108_PORTADATAIN_bus\(0) <= dacRIN_SIG(7);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a108_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a108_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a108~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a108_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a186_PORTADATAIN_bus\(0) <= dacRIN_SIG(7);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a186_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a186_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a186~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a186_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a30_PORTADATAIN_bus\(0) <= dacRIN_SIG(7);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a30_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a30_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a30~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a30_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a56_PORTADATAIN_bus\(0) <= dacRIN_SIG(7);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a56_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a56_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a56~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a56_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4_PORTADATAIN_bus\(0) <= dacRIN_SIG(7);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a82_PORTADATAIN_bus\(0) <= dacRIN_SIG(7);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a82_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a82_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a82~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a82_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a264_PORTADATAIN_bus\(0) <= dacRIN_SIG(7);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a264_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a264_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a264~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a264_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a212_PORTADATAIN_bus\(0) <= dacRIN_SIG(7);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a212_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a212_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a212~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a212_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a290_PORTADATAIN_bus\(0) <= dacRIN_SIG(7);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a290_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a290_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a290~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a290_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a238_PORTADATAIN_bus\(0) <= dacRIN_SIG(7);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a238_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a238_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a238~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a238_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a394_PORTADATAIN_bus\(0) <= dacRIN_SIG(7);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a394_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a394_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a394~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a394_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a342_PORTADATAIN_bus\(0) <= dacRIN_SIG(7);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a342_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a342_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a342~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a342_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a368_PORTADATAIN_bus\(0) <= dacRIN_SIG(7);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a368_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a368_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a368~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a368_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a316_PORTADATAIN_bus\(0) <= dacRIN_SIG(7);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a316_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a316_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a316~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a316_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a133_PORTADATAIN_bus\(0) <= dacRIN_SIG(6);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a133_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a133_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a133~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a133_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a159_PORTADATAIN_bus\(0) <= dacRIN_SIG(6);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a159_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a159_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a159~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a159_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a107_PORTADATAIN_bus\(0) <= dacRIN_SIG(6);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a107_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a107_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a107~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a107_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a185_PORTADATAIN_bus\(0) <= dacRIN_SIG(6);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a185_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a185_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a185~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a185_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a29_PORTADATAIN_bus\(0) <= dacRIN_SIG(6);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a29_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a29_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a29~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a29_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a55_PORTADATAIN_bus\(0) <= dacRIN_SIG(6);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a55_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a55_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a55~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a55_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3_PORTADATAIN_bus\(0) <= dacRIN_SIG(6);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a81_PORTADATAIN_bus\(0) <= dacRIN_SIG(6);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a81_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a81_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a81~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a81_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a367_PORTADATAIN_bus\(0) <= dacRIN_SIG(6);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a367_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a367_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a367~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a367_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a315_PORTADATAIN_bus\(0) <= dacRIN_SIG(6);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a315_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a315_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a315~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a315_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a263_PORTADATAIN_bus\(0) <= dacRIN_SIG(6);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a263_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a263_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a263~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a263_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a211_PORTADATAIN_bus\(0) <= dacRIN_SIG(6);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a211_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a211_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a211~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a211_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a289_PORTADATAIN_bus\(0) <= dacRIN_SIG(6);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a289_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a289_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a289~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a289_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a237_PORTADATAIN_bus\(0) <= dacRIN_SIG(6);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a237_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a237_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a237~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a237_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a393_PORTADATAIN_bus\(0) <= dacRIN_SIG(6);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a393_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a393_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a393~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a393_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a341_PORTADATAIN_bus\(0) <= dacRIN_SIG(6);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a341_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a341_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a341~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a341_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a132_PORTADATAIN_bus\(0) <= dacRIN_SIG(5);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a132_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a132_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a132~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a132_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a158_PORTADATAIN_bus\(0) <= dacRIN_SIG(5);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a158_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a158_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a158~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a158_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a106_PORTADATAIN_bus\(0) <= dacRIN_SIG(5);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a106_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a106_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a106~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a106_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a184_PORTADATAIN_bus\(0) <= dacRIN_SIG(5);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a184_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a184_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a184~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a184_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a28_PORTADATAIN_bus\(0) <= dacRIN_SIG(5);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a28_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a28_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a28~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a28_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a54_PORTADATAIN_bus\(0) <= dacRIN_SIG(5);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a54_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a54_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a54~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a54_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2_PORTADATAIN_bus\(0) <= dacRIN_SIG(5);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a80_PORTADATAIN_bus\(0) <= dacRIN_SIG(5);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a80_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a80_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a80~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a80_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a262_PORTADATAIN_bus\(0) <= dacRIN_SIG(5);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a262_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a262_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a262~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a262_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a210_PORTADATAIN_bus\(0) <= dacRIN_SIG(5);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a210_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a210_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a210~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a210_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a288_PORTADATAIN_bus\(0) <= dacRIN_SIG(5);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a288_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a288_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a288~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a288_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a236_PORTADATAIN_bus\(0) <= dacRIN_SIG(5);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a236_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a236_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a236~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a236_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a392_PORTADATAIN_bus\(0) <= dacRIN_SIG(5);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a392_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a392_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a392~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a392_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a340_PORTADATAIN_bus\(0) <= dacRIN_SIG(5);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a340_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a340_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a340~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a340_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a366_PORTADATAIN_bus\(0) <= dacRIN_SIG(5);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a366_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a366_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a366~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a366_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a314_PORTADATAIN_bus\(0) <= dacRIN_SIG(5);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a314_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a314_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a314~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a314_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a131_PORTADATAIN_bus\(0) <= dacRIN_SIG(4);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a131_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a131_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a131~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a131_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a157_PORTADATAIN_bus\(0) <= dacRIN_SIG(4);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a157_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a157_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a157~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a157_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a105_PORTADATAIN_bus\(0) <= dacRIN_SIG(4);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a105_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a105_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a105~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a105_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a183_PORTADATAIN_bus\(0) <= dacRIN_SIG(4);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a183_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a183_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a183~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a183_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a27_PORTADATAIN_bus\(0) <= dacRIN_SIG(4);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a27_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a27_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a27~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a27_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a53_PORTADATAIN_bus\(0) <= dacRIN_SIG(4);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a53_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a53_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a53~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a53_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a1_PORTADATAIN_bus\(0) <= dacRIN_SIG(4);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a1_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a1_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a1~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a1_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a79_PORTADATAIN_bus\(0) <= dacRIN_SIG(4);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a79_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a79_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a79~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a79_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a365_PORTADATAIN_bus\(0) <= dacRIN_SIG(4);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a365_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a365_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a365~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a365_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a313_PORTADATAIN_bus\(0) <= dacRIN_SIG(4);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a313_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a313_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a313~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a313_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a261_PORTADATAIN_bus\(0) <= dacRIN_SIG(4);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a261_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a261_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a261~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a261_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a209_PORTADATAIN_bus\(0) <= dacRIN_SIG(4);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a209_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a209_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a209~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a209_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a287_PORTADATAIN_bus\(0) <= dacRIN_SIG(4);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a287_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a287_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a287~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a287_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a235_PORTADATAIN_bus\(0) <= dacRIN_SIG(4);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a235_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a235_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a235~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a235_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a391_PORTADATAIN_bus\(0) <= dacRIN_SIG(4);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a391_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a391_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a391~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a391_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a339_PORTADATAIN_bus\(0) <= dacRIN_SIG(4);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a339_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a339_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a339~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a339_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a130_PORTADATAIN_bus\(0) <= dacRIN_SIG(3);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a130_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a130_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a130~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a130_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a156_PORTADATAIN_bus\(0) <= dacRIN_SIG(3);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a156_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a156_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a156~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a156_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a104_PORTADATAIN_bus\(0) <= dacRIN_SIG(3);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a104_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a104_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a104~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a104_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a182_PORTADATAIN_bus\(0) <= dacRIN_SIG(3);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a182_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a182_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a182~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a182_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a26_PORTADATAIN_bus\(0) <= dacRIN_SIG(3);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a26_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a26_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a26~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a26_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a52_PORTADATAIN_bus\(0) <= dacRIN_SIG(3);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a52_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a52_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a52~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a52_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\(0) <= dacRIN_SIG(3);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a78_PORTADATAIN_bus\(0) <= dacRIN_SIG(3);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a78_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a78_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a78~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a78_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a364_PORTADATAIN_bus\(0) <= dacRIN_SIG(3);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a364_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a364_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a364~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a364_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a312_PORTADATAIN_bus\(0) <= dacRIN_SIG(3);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a312_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a312_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a312~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a312_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a286_PORTADATAIN_bus\(0) <= dacRIN_SIG(3);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a286_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a286_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a286~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a286_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a260_PORTADATAIN_bus\(0) <= dacRIN_SIG(3);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a260_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a260_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a260~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a260_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a234_PORTADATAIN_bus\(0) <= dacRIN_SIG(3);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a234_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a234_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a234~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a234_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a208_PORTADATAIN_bus\(0) <= dacRIN_SIG(3);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a208_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a208_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a208~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a208_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a390_PORTADATAIN_bus\(0) <= dacRIN_SIG(3);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a390_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a390_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a390~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a390_PORTBDATAOUT_bus\(0);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a338_PORTADATAIN_bus\(0) <= dacRIN_SIG(3);

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a338_PORTAADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a338_PORTBADDR_bus\ <= (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a338~portbdataout\ <= \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a338_PORTBDATAOUT_bus\(0);

\CLOCK_50~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLOCK_50~input_o\);

\PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk\(0));
\PLL1_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\ <= NOT \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\;

-- Location: FF_X72_Y44_N13
\INST_DELAY_RESET|Cont[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \INST_DELAY_RESET|Cont[16]~49_combout\,
	ena => \INST_DELAY_RESET|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DELAY_RESET|Cont\(16));

-- Location: FF_X72_Y45_N31
\INST_DELAY_RESET|Cont[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \INST_DELAY_RESET|Cont[9]~35_combout\,
	ena => \INST_DELAY_RESET|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DELAY_RESET|Cont\(9));

-- Location: FF_X72_Y44_N11
\INST_DELAY_RESET|Cont[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \INST_DELAY_RESET|Cont[15]~47_combout\,
	ena => \INST_DELAY_RESET|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DELAY_RESET|Cont\(15));

-- Location: FF_X67_Y38_N27
\AUDIO_CODEC_INST|cont2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|cont2[9]~42_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	sclr => \AUDIO_CODEC_INST|LessThan2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|cont2\(9));

-- Location: FF_X67_Y37_N7
\AUDIO_CODEC_INST|cont2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|cont2[15]~54_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	sclr => \AUDIO_CODEC_INST|LessThan2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|cont2\(15));

-- Location: FF_X67_Y37_N11
\AUDIO_CODEC_INST|cont2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|cont2[17]~58_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	sclr => \AUDIO_CODEC_INST|LessThan2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|cont2\(17));

-- Location: FF_X67_Y37_N13
\AUDIO_CODEC_INST|cont2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|cont2[18]~60_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	sclr => \AUDIO_CODEC_INST|LessThan2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|cont2\(18));

-- Location: M9K_X78_Y9_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a155\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 25,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3766w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3766w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a155_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a155_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a155_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a155_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y11_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a181\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 25,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3776w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3776w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a181_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a181_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a181_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a181_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y13_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a129\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 25,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3756w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3756w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a129_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a129_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a129_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a129_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y16_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a207\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 25,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a207_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a207_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a207_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a207_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y15_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a25\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 25,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3709w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3709w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a25_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a25_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a25_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y8_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a103\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 25,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a103_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a103_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a103_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a103_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y30_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a311\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 25,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a311_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a311_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a311_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a311_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y35_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a259\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 25,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3816w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3816w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a259_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a259_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a259_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a259_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y18_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a415\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 25,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a415_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a415_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a415_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a415_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y9_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a337\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 25,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3846w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3846w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a337_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a337_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a337_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a337_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y67_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a154\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 24,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3766w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3766w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a154_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a154_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a154_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a154_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y68_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a180\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 24,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3776w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3776w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a180_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a180_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a180_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a180_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y65_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a128\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 24,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3756w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3756w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a128_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a128_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a128_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a128_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y57_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a206\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 24,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a206_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a206_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a206_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a206_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y60_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a50\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 24,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3726w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3726w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a50_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a50_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a50_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a50_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y63_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a76\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 24,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3736w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3736w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a76_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a76_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a76_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a76_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y61_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 24,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3709w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3709w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a24_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a24_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a24_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y72_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a102\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 24,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a102_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a102_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a102_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a102_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y72_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a310\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 24,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a310_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a310_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a310_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a310_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y56_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a284\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 24,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3826w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3826w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a284_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a284_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a284_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a284_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y61_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a258\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 24,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3816w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3816w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a258_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a258_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a258_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a258_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y70_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a232\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 24,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3805w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3805w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a232_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a232_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a232_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a232_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y59_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a414\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 24,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a414_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a414_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a414_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a414_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y57_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a362\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 24,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3856w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3856w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a362_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a362_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a362_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a362_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y50_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a388\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 24,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a388_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a388_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a388_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a388_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y54_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a336\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 24,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3846w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3846w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a336_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a336_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a336_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a336_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y65_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a153\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 23,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3766w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3766w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a153_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a153_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a153_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a153_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y66_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a179\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 23,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3776w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3776w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a179_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a179_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a179_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a179_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y65_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a127\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 23,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3756w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3756w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a127_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a127_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a127_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a127_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y58_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a205\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 23,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a205_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a205_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a205_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a205_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y59_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a49\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 23,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3726w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3726w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a49_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a49_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a49_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a49_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y63_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a75\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 23,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3736w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3736w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a75_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a75_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a75_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a75_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y61_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a23\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 23,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3709w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3709w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a23_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a23_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a23_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y66_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a101\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 23,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a101_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a101_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a101_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a101_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y66_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a309\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 23,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a309_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a309_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a309_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a309_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y55_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a283\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 23,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3826w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3826w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a283_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a283_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a283_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a283_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y62_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a257\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 23,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3816w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3816w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a257_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a257_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a257_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a257_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y51_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a231\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 23,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3805w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3805w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a231_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a231_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a231_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a231_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y48_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a413\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 23,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a413_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a413_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a413_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a413_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y52_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a361\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 23,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3856w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3856w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a361_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a361_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a361_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a361_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y52_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a387\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 23,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a387_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a387_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a387_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a387_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y52_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a335\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 23,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3846w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3846w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a335_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a335_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a335_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a335_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y21_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a152\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 22,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3766w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3766w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a152_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a152_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a152_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a152_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y24_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a178\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 22,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3776w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3776w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a178_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a178_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a178_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a178_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y17_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a126\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 22,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3756w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3756w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a126_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a126_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a126_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a126_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y16_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a204\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 22,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a204_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a204_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a204_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a204_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y49_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a48\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 22,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3726w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3726w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a48_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a48_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a48_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a48_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y53_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a74\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 22,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3736w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3736w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a74_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a74_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a74_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a74_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y52_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 22,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3709w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3709w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a22_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a22_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a22_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y47_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a100\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 22,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a100_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a100_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a100_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a100_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y44_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a386\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 22,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a386_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a386_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a386_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a386_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y46_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a334\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 22,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3846w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3846w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a334_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a334_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a334_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a334_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y54_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a308\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 22,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a308_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a308_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a308_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a308_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y52_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a282\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 22,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3826w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3826w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a282_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a282_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a282_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a282_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y55_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a256\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 22,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3816w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3816w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a256_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a256_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a256_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a256_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y49_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a230\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 22,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3805w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3805w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a230_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a230_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a230_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a230_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y51_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a412\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 22,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a412_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a412_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a412_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a412_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y49_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a360\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 22,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3856w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3856w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a360_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a360_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a360_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a360_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y26_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a151\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 21,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3766w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3766w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a151_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a151_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a151_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a151_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y25_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a177\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 21,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3776w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3776w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a177_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a177_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a177_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a177_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y32_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a125\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 21,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3756w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3756w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a125_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a125_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a125_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a125_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y30_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a203\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 21,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a203_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a203_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a203_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a203_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y29_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a47\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 21,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3726w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3726w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a47_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a47_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a47_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a47_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y31_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a73\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 21,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3736w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3736w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a73_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a73_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a73_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a73_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y34_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a21\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 21,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3709w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3709w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a21_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a21_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a21_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y31_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a99\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 21,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a99_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a99_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a99_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a99_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y35_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a385\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 21,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a385_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a385_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a385_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a385_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y32_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a333\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 21,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3846w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3846w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a333_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a333_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a333_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a333_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y30_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a307\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 21,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a307_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a307_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a307_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a307_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y26_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a281\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 21,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3826w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3826w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a281_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a281_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a281_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a281_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y28_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a255\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 21,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3816w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3816w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a255_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a255_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a255_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a255_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y33_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a229\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 21,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3805w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3805w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a229_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a229_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a229_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a229_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y27_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a411\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 21,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a411_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a411_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a411_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a411_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y22_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a359\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 21,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3856w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3856w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a359_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a359_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a359_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a359_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y67_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a150\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 20,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3766w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3766w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a150_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a150_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a150_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a150_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y63_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a72\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 20,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3736w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3736w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a72_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a72_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a72_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a72_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y56_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 20,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3709w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3709w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a20_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a20_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a20_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y51_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a384\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 20,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a384_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a384_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a384_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a384_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y55_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a332\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 20,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3846w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3846w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a332_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a332_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a332_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a332_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y70_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a306\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 20,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a306_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a306_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a306_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a306_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y55_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a280\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 20,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3826w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3826w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a280_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a280_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a280_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a280_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y62_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a254\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 20,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3816w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3816w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a254_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a254_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a254_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a254_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y68_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a228\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 20,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3805w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3805w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a228_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a228_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a228_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a228_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y58_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a410\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 20,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a410_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a410_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a410_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a410_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y58_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a358\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 20,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3856w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3856w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a358_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a358_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a358_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a358_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y10_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a175\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 19,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3776w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3776w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a175_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a175_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a175_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a175_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y14_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a123\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 19,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3756w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3756w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a123_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a123_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a123_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a123_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y20_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a45\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 19,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3726w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3726w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a45_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a45_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a45_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a45_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y8_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a71\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 19,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3736w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3736w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a71_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a71_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a71_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a71_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y23_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a19\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 19,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3709w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3709w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a19_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a19_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a19_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y4_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a97\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 19,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a97_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a97_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a97_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a97_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y3_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a383\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 19,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a383_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a383_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a383_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a383_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y11_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a279\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 19,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3826w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3826w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a279_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a279_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a279_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a279_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y14_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a253\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 19,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3816w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3816w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a253_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a253_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a253_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a253_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y17_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a227\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 19,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3805w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3805w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a227_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a227_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a227_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a227_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y67_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a148\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 18,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3766w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3766w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a148_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a148_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a148_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a148_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y64_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a174\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 18,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3776w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3776w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a174_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a174_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a174_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a174_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y64_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a122\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 18,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3756w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3756w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a122_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a122_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a122_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a122_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y56_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a200\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 18,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a200_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a200_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a200_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a200_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y57_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a44\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 18,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3726w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3726w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a44_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a44_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a44_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a44_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y62_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a70\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 18,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3736w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3736w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a70_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a70_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a70_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a70_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y61_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 18,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3709w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3709w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a18_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a18_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a18_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y71_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a96\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 18,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a96_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a96_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a96_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a96_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y71_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a304\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 18,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a304_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a304_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a304_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a304_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y53_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a278\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 18,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3826w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3826w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a278_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a278_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a278_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a278_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y57_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a252\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 18,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3816w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3816w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a252_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a252_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a252_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a252_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y69_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a226\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 18,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3805w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3805w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a226_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a226_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a226_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a226_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y59_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a408\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 18,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a408_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a408_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a408_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a408_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y60_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a356\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 18,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3856w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3856w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a356_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a356_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a356_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a356_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y53_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a382\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 18,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a382_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a382_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a382_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a382_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y54_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a330\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 18,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3846w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3846w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a330_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a330_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a330_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a330_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y10_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a147\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 17,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3766w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3766w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a147_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a147_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a147_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a147_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y10_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a173\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 17,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3776w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3776w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a173_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a173_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a173_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a173_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y13_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a121\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 17,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3756w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3756w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a121_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a121_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a121_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a121_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y10_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a199\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 17,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a199_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a199_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a199_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a199_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y12_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a95\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 17,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a95_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a95_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a95_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a95_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y4_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a146\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3766w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3766w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a146_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a146_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a146_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a146_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y10_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a172\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3776w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3776w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a172_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a172_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a172_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a172_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y14_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a120\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3756w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3756w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a120_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a120_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a120_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a120_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y10_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a198\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a198_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a198_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a198_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a198_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y17_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a42\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3726w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3726w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a42_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a42_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a42_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a42_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y9_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a68\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3736w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3736w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a68_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a68_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a68_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a68_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y14_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3709w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3709w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a16_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a16_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a16_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y5_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a94\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a94_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a94_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a94_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a94_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y3_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a380\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a380_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a380_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a380_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a380_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y2_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a328\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3846w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3846w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a328_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a328_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a328_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a328_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y1_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a302\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a302_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a302_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a302_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a302_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y1_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a276\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3826w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3826w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a276_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a276_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a276_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a276_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y12_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a250\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3816w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3816w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a250_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a250_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a250_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a250_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y15_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a224\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3805w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3805w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a224_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a224_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a224_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a224_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y13_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a406\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a406_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a406_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a406_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a406_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y6_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a354\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3856w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3856w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a354_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a354_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a354_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a354_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y64_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a145\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3766w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3766w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a145_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a145_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a145_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a145_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y45_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a171\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3776w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3776w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a171_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a171_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a171_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a171_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y42_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a119\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3756w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3756w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a119_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a119_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a119_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a119_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y50_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a197\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a197_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a197_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a197_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a197_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y60_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a41\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3726w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3726w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a41_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a41_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a41_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a41_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y47_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a67\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3736w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3736w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a67_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a67_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a67_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a67_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y44_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3709w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3709w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a15_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a15_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a15_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y41_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a93\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a93_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a93_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a93_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a93_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y61_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a301\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a301_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a301_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a301_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a301_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y46_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a275\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3826w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3826w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a275_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a275_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a275_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a275_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y62_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a249\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3816w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3816w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a249_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a249_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a249_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a249_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y63_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a223\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3805w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3805w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a223_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a223_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a223_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a223_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y46_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a405\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a405_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a405_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a405_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a405_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y48_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a353\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3856w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3856w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a353_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a353_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a353_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a353_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y42_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a379\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a379_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a379_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a379_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a379_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y43_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a327\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3846w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3846w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a327_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a327_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a327_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a327_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y6_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a144\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3766w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3766w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a144_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a144_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a144_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a144_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y13_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a170\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3776w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3776w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a170_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a170_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a170_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a170_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y22_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a118\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3756w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3756w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a118_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a118_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a118_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a118_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y16_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a196\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a196_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a196_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a196_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a196_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y17_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a40\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3726w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3726w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a40_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a40_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a40_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a40_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y8_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a66\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3736w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3736w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a66_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a66_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a66_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a66_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y13_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3709w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3709w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a14_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a14_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a14_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y5_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a92\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a92_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a92_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a92_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a92_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y4_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a378\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a378_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a378_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a378_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a378_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y5_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a326\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3846w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3846w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a326_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a326_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a326_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a326_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y3_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a300\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a300_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a300_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a300_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a300_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y7_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a274\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3826w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3826w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a274_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a274_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a274_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a274_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y11_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a248\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3816w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3816w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a248_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a248_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a248_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a248_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y12_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a222\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3805w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3805w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a222_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a222_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a222_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a222_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y18_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a404\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a404_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a404_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a404_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a404_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y6_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a352\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3856w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3856w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a352_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a352_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a352_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a352_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X68_Y37_N0
\Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~0_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[14]~88_combout\ & (dacLIN_SIG(2) $ (VCC))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[14]~88_combout\ & (dacLIN_SIG(2) & VCC))
-- \Add0~1\ = CARRY((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[14]~88_combout\ & dacLIN_SIG(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[14]~88_combout\,
	datab => dacLIN_SIG(2),
	datad => VCC,
	combout => \Add0~0_combout\,
	cout => \Add0~1\);

-- Location: LCCOMB_X68_Y37_N2
\Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~2_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[15]~81_combout\ & ((dacLIN_SIG(3) & (\Add0~1\ & VCC)) # (!dacLIN_SIG(3) & (!\Add0~1\)))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[15]~81_combout\ & ((dacLIN_SIG(3) & (!\Add0~1\)) # (!dacLIN_SIG(3) & ((\Add0~1\) # (GND)))))
-- \Add0~3\ = CARRY((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[15]~81_combout\ & (!dacLIN_SIG(3) & !\Add0~1\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[15]~81_combout\ & ((!\Add0~1\) # (!dacLIN_SIG(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[15]~81_combout\,
	datab => dacLIN_SIG(3),
	datad => VCC,
	cin => \Add0~1\,
	combout => \Add0~2_combout\,
	cout => \Add0~3\);

-- Location: LCCOMB_X68_Y37_N4
\Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~4_combout\ = ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[16]~73_combout\ $ (dacLIN_SIG(4) $ (!\Add0~3\)))) # (GND)
-- \Add0~5\ = CARRY((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[16]~73_combout\ & ((dacLIN_SIG(4)) # (!\Add0~3\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[16]~73_combout\ & (dacLIN_SIG(4) & !\Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[16]~73_combout\,
	datab => dacLIN_SIG(4),
	datad => VCC,
	cin => \Add0~3\,
	combout => \Add0~4_combout\,
	cout => \Add0~5\);

-- Location: LCCOMB_X68_Y37_N6
\Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~6_combout\ = (dacLIN_SIG(5) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[17]~66_combout\ & (\Add0~5\ & VCC)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[17]~66_combout\ & (!\Add0~5\)))) # (!dacLIN_SIG(5) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[17]~66_combout\ & (!\Add0~5\)) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[17]~66_combout\ & 
-- ((\Add0~5\) # (GND)))))
-- \Add0~7\ = CARRY((dacLIN_SIG(5) & (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[17]~66_combout\ & !\Add0~5\)) # (!dacLIN_SIG(5) & ((!\Add0~5\) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[17]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => dacLIN_SIG(5),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[17]~66_combout\,
	datad => VCC,
	cin => \Add0~5\,
	combout => \Add0~6_combout\,
	cout => \Add0~7\);

-- Location: LCCOMB_X68_Y37_N8
\Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~8_combout\ = ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[18]~59_combout\ $ (dacLIN_SIG(6) $ (!\Add0~7\)))) # (GND)
-- \Add0~9\ = CARRY((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[18]~59_combout\ & ((dacLIN_SIG(6)) # (!\Add0~7\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[18]~59_combout\ & (dacLIN_SIG(6) & !\Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[18]~59_combout\,
	datab => dacLIN_SIG(6),
	datad => VCC,
	cin => \Add0~7\,
	combout => \Add0~8_combout\,
	cout => \Add0~9\);

-- Location: LCCOMB_X68_Y37_N10
\Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~10_combout\ = (dacLIN_SIG(7) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[19]~51_combout\ & (\Add0~9\ & VCC)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[19]~51_combout\ & (!\Add0~9\)))) # (!dacLIN_SIG(7) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[19]~51_combout\ & (!\Add0~9\)) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[19]~51_combout\ & 
-- ((\Add0~9\) # (GND)))))
-- \Add0~11\ = CARRY((dacLIN_SIG(7) & (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[19]~51_combout\ & !\Add0~9\)) # (!dacLIN_SIG(7) & ((!\Add0~9\) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[19]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => dacLIN_SIG(7),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[19]~51_combout\,
	datad => VCC,
	cin => \Add0~9\,
	combout => \Add0~10_combout\,
	cout => \Add0~11\);

-- Location: LCCOMB_X68_Y37_N12
\Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~12_combout\ = ((dacLIN_SIG(8) $ (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[20]~44_combout\ $ (!\Add0~11\)))) # (GND)
-- \Add0~13\ = CARRY((dacLIN_SIG(8) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[20]~44_combout\) # (!\Add0~11\))) # (!dacLIN_SIG(8) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[20]~44_combout\ & !\Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => dacLIN_SIG(8),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[20]~44_combout\,
	datad => VCC,
	cin => \Add0~11\,
	combout => \Add0~12_combout\,
	cout => \Add0~13\);

-- Location: LCCOMB_X68_Y37_N14
\Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~14_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[21]~37_combout\ & ((dacLIN_SIG(9) & (\Add0~13\ & VCC)) # (!dacLIN_SIG(9) & (!\Add0~13\)))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[21]~37_combout\ & ((dacLIN_SIG(9) & (!\Add0~13\)) # (!dacLIN_SIG(9) & ((\Add0~13\) # (GND)))))
-- \Add0~15\ = CARRY((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[21]~37_combout\ & (!dacLIN_SIG(9) & !\Add0~13\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[21]~37_combout\ & ((!\Add0~13\) # (!dacLIN_SIG(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[21]~37_combout\,
	datab => dacLIN_SIG(9),
	datad => VCC,
	cin => \Add0~13\,
	combout => \Add0~14_combout\,
	cout => \Add0~15\);

-- Location: LCCOMB_X68_Y37_N16
\Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~16_combout\ = ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[22]~30_combout\ $ (dacLIN_SIG(10) $ (!\Add0~15\)))) # (GND)
-- \Add0~17\ = CARRY((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[22]~30_combout\ & ((dacLIN_SIG(10)) # (!\Add0~15\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[22]~30_combout\ & (dacLIN_SIG(10) & !\Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[22]~30_combout\,
	datab => dacLIN_SIG(10),
	datad => VCC,
	cin => \Add0~15\,
	combout => \Add0~16_combout\,
	cout => \Add0~17\);

-- Location: LCCOMB_X68_Y37_N18
\Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~18_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[23]~23_combout\ & ((dacLIN_SIG(11) & (\Add0~17\ & VCC)) # (!dacLIN_SIG(11) & (!\Add0~17\)))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[23]~23_combout\ & ((dacLIN_SIG(11) & (!\Add0~17\)) # (!dacLIN_SIG(11) & ((\Add0~17\) # (GND)))))
-- \Add0~19\ = CARRY((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[23]~23_combout\ & (!dacLIN_SIG(11) & !\Add0~17\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[23]~23_combout\ & ((!\Add0~17\) # (!dacLIN_SIG(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[23]~23_combout\,
	datab => dacLIN_SIG(11),
	datad => VCC,
	cin => \Add0~17\,
	combout => \Add0~18_combout\,
	cout => \Add0~19\);

-- Location: LCCOMB_X68_Y37_N20
\Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~20_combout\ = ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[24]~15_combout\ $ (dacLIN_SIG(12) $ (!\Add0~19\)))) # (GND)
-- \Add0~21\ = CARRY((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[24]~15_combout\ & ((dacLIN_SIG(12)) # (!\Add0~19\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[24]~15_combout\ & (dacLIN_SIG(12) & !\Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[24]~15_combout\,
	datab => dacLIN_SIG(12),
	datad => VCC,
	cin => \Add0~19\,
	combout => \Add0~20_combout\,
	cout => \Add0~21\);

-- Location: LCCOMB_X68_Y37_N22
\Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~22_combout\ = (dacLIN_SIG(13) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~7_combout\ & (\Add0~21\ & VCC)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~7_combout\ & (!\Add0~21\)))) # (!dacLIN_SIG(13) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~7_combout\ & (!\Add0~21\)) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~7_combout\ & 
-- ((\Add0~21\) # (GND)))))
-- \Add0~23\ = CARRY((dacLIN_SIG(13) & (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~7_combout\ & !\Add0~21\)) # (!dacLIN_SIG(13) & ((!\Add0~21\) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => dacLIN_SIG(13),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~7_combout\,
	datad => VCC,
	cin => \Add0~21\,
	combout => \Add0~22_combout\,
	cout => \Add0~23\);

-- Location: LCCOMB_X68_Y37_N24
\Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~24_combout\ = ((dacLIN_SIG(14) $ (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~7_combout\ $ (!\Add0~23\)))) # (GND)
-- \Add0~25\ = CARRY((dacLIN_SIG(14) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~7_combout\) # (!\Add0~23\))) # (!dacLIN_SIG(14) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~7_combout\ & !\Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => dacLIN_SIG(14),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~7_combout\,
	datad => VCC,
	cin => \Add0~23\,
	combout => \Add0~24_combout\,
	cout => \Add0~25\);

-- Location: LCCOMB_X68_Y37_N26
\Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~26_combout\ = (dacLIN_SIG(15) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~7_combout\ & (\Add0~25\ & VCC)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~7_combout\ & (!\Add0~25\)))) # (!dacLIN_SIG(15) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~7_combout\ & (!\Add0~25\)) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~7_combout\ & 
-- ((\Add0~25\) # (GND)))))
-- \Add0~27\ = CARRY((dacLIN_SIG(15) & (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~7_combout\ & !\Add0~25\)) # (!dacLIN_SIG(15) & ((!\Add0~25\) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => dacLIN_SIG(15),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~7_combout\,
	datad => VCC,
	cin => \Add0~25\,
	combout => \Add0~26_combout\,
	cout => \Add0~27\);

-- Location: FF_X62_Y37_N31
\AUDIO_CODEC_INST|R_DATA_IN_temp[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|R_DATA_IN_temp[14]~43_combout\,
	asdata => dacRIN_SIG(15),
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	sload => \SW[0]~input_o\,
	ena => \AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|R_DATA_IN_temp\(14));

-- Location: LCCOMB_X72_Y45_N30
\INST_DELAY_RESET|Cont[9]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_DELAY_RESET|Cont[9]~35_combout\ = (\INST_DELAY_RESET|Cont\(9) & (\INST_DELAY_RESET|Cont[8]~34\ $ (GND))) # (!\INST_DELAY_RESET|Cont\(9) & (!\INST_DELAY_RESET|Cont[8]~34\ & VCC))
-- \INST_DELAY_RESET|Cont[9]~36\ = CARRY((\INST_DELAY_RESET|Cont\(9) & !\INST_DELAY_RESET|Cont[8]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_DELAY_RESET|Cont\(9),
	datad => VCC,
	cin => \INST_DELAY_RESET|Cont[8]~34\,
	combout => \INST_DELAY_RESET|Cont[9]~35_combout\,
	cout => \INST_DELAY_RESET|Cont[9]~36\);

-- Location: LCCOMB_X72_Y44_N10
\INST_DELAY_RESET|Cont[15]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_DELAY_RESET|Cont[15]~47_combout\ = (\INST_DELAY_RESET|Cont\(15) & (\INST_DELAY_RESET|Cont[14]~46\ $ (GND))) # (!\INST_DELAY_RESET|Cont\(15) & (!\INST_DELAY_RESET|Cont[14]~46\ & VCC))
-- \INST_DELAY_RESET|Cont[15]~48\ = CARRY((\INST_DELAY_RESET|Cont\(15) & !\INST_DELAY_RESET|Cont[14]~46\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_DELAY_RESET|Cont\(15),
	datad => VCC,
	cin => \INST_DELAY_RESET|Cont[14]~46\,
	combout => \INST_DELAY_RESET|Cont[15]~47_combout\,
	cout => \INST_DELAY_RESET|Cont[15]~48\);

-- Location: LCCOMB_X72_Y44_N12
\INST_DELAY_RESET|Cont[16]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_DELAY_RESET|Cont[16]~49_combout\ = (\INST_DELAY_RESET|Cont\(16) & (!\INST_DELAY_RESET|Cont[15]~48\)) # (!\INST_DELAY_RESET|Cont\(16) & ((\INST_DELAY_RESET|Cont[15]~48\) # (GND)))
-- \INST_DELAY_RESET|Cont[16]~50\ = CARRY((!\INST_DELAY_RESET|Cont[15]~48\) # (!\INST_DELAY_RESET|Cont\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_DELAY_RESET|Cont\(16),
	datad => VCC,
	cin => \INST_DELAY_RESET|Cont[15]~48\,
	combout => \INST_DELAY_RESET|Cont[16]~49_combout\,
	cout => \INST_DELAY_RESET|Cont[16]~50\);

-- Location: FF_X67_Y38_N11
\AUDIO_CODEC_INST|cont2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|cont2[1]~26_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	sclr => \AUDIO_CODEC_INST|LessThan2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|cont2\(1));

-- Location: LCCOMB_X67_Y38_N10
\AUDIO_CODEC_INST|cont2[1]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|cont2[1]~26_combout\ = (\AUDIO_CODEC_INST|cont2\(1) & (!\AUDIO_CODEC_INST|cont2[0]~25\)) # (!\AUDIO_CODEC_INST|cont2\(1) & ((\AUDIO_CODEC_INST|cont2[0]~25\) # (GND)))
-- \AUDIO_CODEC_INST|cont2[1]~27\ = CARRY((!\AUDIO_CODEC_INST|cont2[0]~25\) # (!\AUDIO_CODEC_INST|cont2\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|cont2\(1),
	datad => VCC,
	cin => \AUDIO_CODEC_INST|cont2[0]~25\,
	combout => \AUDIO_CODEC_INST|cont2[1]~26_combout\,
	cout => \AUDIO_CODEC_INST|cont2[1]~27\);

-- Location: LCCOMB_X67_Y38_N26
\AUDIO_CODEC_INST|cont2[9]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|cont2[9]~42_combout\ = (\AUDIO_CODEC_INST|cont2\(9) & (!\AUDIO_CODEC_INST|cont2[8]~41\)) # (!\AUDIO_CODEC_INST|cont2\(9) & ((\AUDIO_CODEC_INST|cont2[8]~41\) # (GND)))
-- \AUDIO_CODEC_INST|cont2[9]~43\ = CARRY((!\AUDIO_CODEC_INST|cont2[8]~41\) # (!\AUDIO_CODEC_INST|cont2\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|cont2\(9),
	datad => VCC,
	cin => \AUDIO_CODEC_INST|cont2[8]~41\,
	combout => \AUDIO_CODEC_INST|cont2[9]~42_combout\,
	cout => \AUDIO_CODEC_INST|cont2[9]~43\);

-- Location: LCCOMB_X67_Y37_N6
\AUDIO_CODEC_INST|cont2[15]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|cont2[15]~54_combout\ = (\AUDIO_CODEC_INST|cont2\(15) & (!\AUDIO_CODEC_INST|cont2[14]~53\)) # (!\AUDIO_CODEC_INST|cont2\(15) & ((\AUDIO_CODEC_INST|cont2[14]~53\) # (GND)))
-- \AUDIO_CODEC_INST|cont2[15]~55\ = CARRY((!\AUDIO_CODEC_INST|cont2[14]~53\) # (!\AUDIO_CODEC_INST|cont2\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|cont2\(15),
	datad => VCC,
	cin => \AUDIO_CODEC_INST|cont2[14]~53\,
	combout => \AUDIO_CODEC_INST|cont2[15]~54_combout\,
	cout => \AUDIO_CODEC_INST|cont2[15]~55\);

-- Location: LCCOMB_X67_Y37_N10
\AUDIO_CODEC_INST|cont2[17]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|cont2[17]~58_combout\ = (\AUDIO_CODEC_INST|cont2\(17) & (!\AUDIO_CODEC_INST|cont2[16]~57\)) # (!\AUDIO_CODEC_INST|cont2\(17) & ((\AUDIO_CODEC_INST|cont2[16]~57\) # (GND)))
-- \AUDIO_CODEC_INST|cont2[17]~59\ = CARRY((!\AUDIO_CODEC_INST|cont2[16]~57\) # (!\AUDIO_CODEC_INST|cont2\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|cont2\(17),
	datad => VCC,
	cin => \AUDIO_CODEC_INST|cont2[16]~57\,
	combout => \AUDIO_CODEC_INST|cont2[17]~58_combout\,
	cout => \AUDIO_CODEC_INST|cont2[17]~59\);

-- Location: LCCOMB_X67_Y37_N12
\AUDIO_CODEC_INST|cont2[18]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|cont2[18]~60_combout\ = (\AUDIO_CODEC_INST|cont2\(18) & (\AUDIO_CODEC_INST|cont2[17]~59\ $ (GND))) # (!\AUDIO_CODEC_INST|cont2\(18) & (!\AUDIO_CODEC_INST|cont2[17]~59\ & VCC))
-- \AUDIO_CODEC_INST|cont2[18]~61\ = CARRY((\AUDIO_CODEC_INST|cont2\(18) & !\AUDIO_CODEC_INST|cont2[17]~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|cont2\(18),
	datad => VCC,
	cin => \AUDIO_CODEC_INST|cont2[17]~59\,
	combout => \AUDIO_CODEC_INST|cont2[18]~60_combout\,
	cout => \AUDIO_CODEC_INST|cont2[18]~61\);

-- Location: M9K_X104_Y33_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a142\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3766w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3766w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a142_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a142_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a142_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a142_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y33_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a168\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3776w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3776w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a168_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a168_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a168_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a168_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y36_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a116\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3756w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3756w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a116_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a116_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a116_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a116_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y34_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a194\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a194_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a194_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a194_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a194_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y37_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a38\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3726w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3726w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a38_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a38_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a38_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y35_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a64\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3736w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3736w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a64_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a64_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a64_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a64_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y36_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3709w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3709w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a12_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a12_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a12_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y33_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a90\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a90_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a90_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a90_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a90_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y45_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a272\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3826w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3826w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a272_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a272_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a272_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a272_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y44_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a220\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3805w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3805w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a220_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a220_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a220_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a220_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y43_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a298\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a298_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a298_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a298_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a298_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y40_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a246\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3816w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3816w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a246_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a246_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a246_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a246_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y53_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a402\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a402_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a402_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a402_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a402_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y50_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a350\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3856w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3856w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a350_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a350_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a350_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a350_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y51_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a376\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a376_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a376_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a376_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a376_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y54_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a324\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3846w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3846w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a324_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a324_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a324_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a324_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y47_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a141\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3766w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3766w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a141_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a141_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a141_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a141_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y42_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a167\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3776w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3776w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a167_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a167_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a167_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a167_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y44_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a115\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3756w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3756w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a115_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a115_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a115_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a115_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y46_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a193\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a193_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a193_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a193_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a193_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y39_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a37\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3726w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3726w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a37_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a37_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a37_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y39_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a63\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3736w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3736w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a63_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a63_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a63_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a63_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y40_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3709w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3709w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a11_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a11_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a11_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y38_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a89\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a89_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a89_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a89_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a89_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y47_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a271\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3826w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3826w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a271_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a271_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a271_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a271_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y38_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a219\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3805w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3805w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a219_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a219_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a219_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a219_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y48_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a297\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a297_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a297_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a297_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a297_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y45_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a245\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3816w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3816w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a245_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a245_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a245_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a245_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y40_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a401\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a401_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a401_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a401_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a401_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y43_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a349\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3856w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3856w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a349_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a349_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a349_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a349_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y40_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a375\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a375_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a375_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a375_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a375_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y44_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a323\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3846w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3846w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a323_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a323_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a323_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a323_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y32_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a140\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3766w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3766w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a140_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a140_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a140_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a140_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y30_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a166\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3776w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3776w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a166_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a166_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a166_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a166_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y28_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a114\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3756w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3756w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a114_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a114_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a114_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a114_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y29_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a192\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a192_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a192_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a192_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a192_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y28_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a36\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3726w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3726w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a36_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a36_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a36_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y31_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a62\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3736w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3736w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a62_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a62_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a62_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a62_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y32_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3709w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3709w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a10_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a10_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a10_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y27_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a88\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a88_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a88_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a88_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a88_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y31_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a374\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a374_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a374_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a374_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a374_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y25_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a322\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3846w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3846w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a322_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a322_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a322_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a322_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y33_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a270\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3826w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3826w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a270_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a270_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a270_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a270_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y30_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a218\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3805w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3805w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a218_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a218_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a218_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a218_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y31_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a296\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a296_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a296_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a296_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a296_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y25_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a244\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3816w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3816w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a244_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a244_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a244_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a244_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y33_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a400\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a400_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a400_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a400_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a400_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y26_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a348\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3856w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3856w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a348_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a348_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a348_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a348_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y64_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a139\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3766w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3766w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a139_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a139_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a139_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a139_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y59_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a165\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3776w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3776w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a165_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a165_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a165_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a165_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y62_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a113\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3756w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3756w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a113_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a113_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a113_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a113_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y43_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a191\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a191_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a191_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a191_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a191_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y52_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a35\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3726w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3726w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a35_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a35_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a35_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y56_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a61\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3736w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3736w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a61_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a61_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a61_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a61_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y55_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3709w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3709w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y64_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a87\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a87_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a87_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a87_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a87_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y47_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a373\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a373_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a373_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a373_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a373_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y48_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a321\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3846w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3846w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a321_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a321_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a321_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a321_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y55_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a269\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3826w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3826w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a269_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a269_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a269_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a269_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y62_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a217\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3805w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3805w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a217_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a217_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a217_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a217_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y61_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a295\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a295_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a295_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a295_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a295_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y59_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a243\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3816w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3816w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a243_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a243_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a243_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a243_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y57_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a399\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a399_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a399_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a399_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a399_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y58_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a347\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3856w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3856w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a347_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a347_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a347_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a347_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y67_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a138\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3766w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3766w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a138_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a138_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a138_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a138_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y68_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a164\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3776w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3776w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a164_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a164_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a164_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a164_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y63_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a112\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3756w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3756w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a112_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a112_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a112_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a112_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y56_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a190\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a190_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a190_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a190_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a190_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y60_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a34\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3726w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3726w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a34_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a34_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a34_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y51_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a60\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3736w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3736w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a60_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a60_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a60_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a60_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y51_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3709w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3709w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y70_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a86\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a86_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a86_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a86_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a86_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y45_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a268\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3826w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3826w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a268_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a268_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a268_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a268_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y69_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a216\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3805w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3805w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a216_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a216_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a216_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a216_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y68_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a294\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a294_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a294_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a294_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a294_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y53_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a242\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3816w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3816w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a242_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a242_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a242_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a242_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y28_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a398\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a398_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a398_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a398_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a398_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y28_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a346\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3856w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3856w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a346_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a346_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a346_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a346_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y29_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a372\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a372_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a372_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a372_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a372_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y29_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a320\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3846w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3846w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a320_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a320_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a320_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a320_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y25_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a137\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3766w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3766w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a137_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a137_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a137_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a137_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y24_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a163\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3776w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3776w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a163_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a163_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a163_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a163_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y22_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a111\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3756w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3756w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a111_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a111_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a111_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a111_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y18_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a189\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a189_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a189_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a189_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a189_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y19_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a33\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3726w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3726w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a33_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a33_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a33_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y26_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a59\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3736w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3736w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a59_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a59_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a59_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a59_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y25_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3709w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3709w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y24_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a85\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a85_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a85_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a85_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a85_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y23_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a371\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a371_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a371_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a371_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a371_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y21_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a319\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3846w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3846w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a319_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a319_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a319_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a319_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y19_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a267\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3826w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3826w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a267_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a267_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a267_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a267_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y20_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a215\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3805w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3805w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a215_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a215_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a215_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a215_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y27_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a293\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a293_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a293_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a293_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a293_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y20_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a241\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3816w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3816w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a241_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a241_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a241_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a241_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y27_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a397\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a397_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a397_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a397_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a397_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y23_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a345\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3856w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3856w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a345_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a345_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a345_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a345_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y66_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a136\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3766w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3766w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a136_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a136_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a136_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a136_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y69_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a162\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3776w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3776w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a162_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a162_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a162_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a162_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y65_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a110\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3756w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3756w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a110_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a110_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a110_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a110_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y54_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a188\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a188_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a188_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a188_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a188_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y58_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a32\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3726w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3726w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a32_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a32_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a32_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y60_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a58\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3736w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3736w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a58_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a58_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a58_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a58_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y58_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3709w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3709w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y71_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a84\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a84_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a84_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a84_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a84_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y56_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a266\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3826w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3826w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a266_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a266_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a266_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a266_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y70_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a214\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3805w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3805w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a214_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a214_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a214_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a214_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y71_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a292\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a292_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a292_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a292_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a292_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y63_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a240\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3816w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3816w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a240_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a240_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a240_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a240_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y57_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a396\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a396_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a396_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a396_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a396_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y59_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a344\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3856w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3856w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a344_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a344_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a344_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a344_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y53_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a370\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a370_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a370_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a370_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a370_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y50_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a318\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3846w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3846w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a318_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a318_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a318_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a318_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y6_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a135\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3766w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3766w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a135_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a135_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a135_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a135_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y15_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a161\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3776w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3776w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a161_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a161_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a161_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a161_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y16_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a109\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3756w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3756w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a109_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a109_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a109_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a109_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y16_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a187\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a187_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a187_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a187_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a187_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y19_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a31\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3726w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3726w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a31_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a31_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a31_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y8_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a57\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3736w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3736w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a57_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a57_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a57_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a57_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y15_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3709w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3709w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y4_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a83\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a83_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a83_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a83_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a83_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y2_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a265\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3826w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3826w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a265_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a265_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a265_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a265_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y18_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a213\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3805w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3805w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a213_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a213_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a213_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a213_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y7_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a291\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a291_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a291_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a291_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a291_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y11_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a239\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3816w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3816w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a239_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a239_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a239_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a239_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y14_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a395\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a395_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a395_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a395_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a395_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y13_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a343\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3856w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3856w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a343_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a343_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a343_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a343_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y7_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a369\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a369_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a369_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a369_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a369_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y3_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a317\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3846w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3846w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a317_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a317_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a317_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a317_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y22_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a134\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3766w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3766w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a134_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a134_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a134_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a134_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y22_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a160\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3776w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3776w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a160_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a160_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a160_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a160_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y29_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a108\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3756w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3756w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a108_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a108_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a108_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a108_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y27_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a186\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a186_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a186_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a186_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a186_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y23_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a30\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3726w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3726w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a30_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a30_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a30_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y24_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a56\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3736w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3736w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a56_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a56_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a56_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a56_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y21_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3709w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3709w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y21_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a82\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a82_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a82_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a82_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a82_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y26_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a264\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3826w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3826w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a264_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a264_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a264_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a264_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y19_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a212\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3805w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3805w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a212_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a212_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a212_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a212_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y26_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a290\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a290_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a290_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a290_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a290_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y22_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a238\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3816w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3816w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a238_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a238_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a238_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a238_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y23_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a394\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a394_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a394_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a394_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a394_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y32_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a342\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3856w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3856w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a342_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a342_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a342_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a342_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y23_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a368\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a368_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a368_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a368_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a368_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y20_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a316\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3846w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3846w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a316_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a316_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a316_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a316_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y38_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a133\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3766w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3766w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a133_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a133_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a133_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a133_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y41_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a159\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3776w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3776w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a159_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a159_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a159_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a159_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y42_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a107\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3756w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3756w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a107_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a107_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a107_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a107_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y39_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a185\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a185_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a185_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a185_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a185_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y39_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a29\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3726w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3726w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a29_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a29_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a29_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y38_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a55\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3736w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3736w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a55_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a55_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a55_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a55_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y36_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3709w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3709w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y37_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a81\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a81_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a81_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a81_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a81_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y38_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a367\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a367_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a367_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a367_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a367_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y41_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a315\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3846w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3846w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a315_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a315_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a315_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a315_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y37_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a263\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3826w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3826w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a263_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a263_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a263_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a263_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y40_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a211\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3805w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3805w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a211_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a211_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a211_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a211_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y42_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a289\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a289_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a289_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a289_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a289_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y39_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a237\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3816w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3816w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a237_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a237_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a237_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a237_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y38_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a393\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a393_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a393_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a393_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a393_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y34_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a341\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3856w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3856w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a341_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a341_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a341_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a341_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y27_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a132\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3766w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3766w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a132_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a132_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a132_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a132_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y20_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a158\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3776w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3776w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a158_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a158_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a158_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a158_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y24_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a106\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3756w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3756w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a106_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a106_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a106_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a106_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y24_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a184\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a184_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a184_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a184_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a184_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y30_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3726w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3726w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a28_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a28_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a28_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y34_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a54\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3736w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3736w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a54_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a54_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a54_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a54_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y16_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3709w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3709w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y14_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a80\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a80_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a80_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a80_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a80_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y19_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a262\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3826w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3826w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a262_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a262_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a262_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a262_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y15_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a210\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3805w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3805w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a210_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a210_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a210_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a210_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y18_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a288\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a288_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a288_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a288_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a288_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y20_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a236\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3816w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3816w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a236_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a236_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a236_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a236_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y25_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a392\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a392_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a392_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a392_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a392_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y29_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a340\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3856w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3856w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a340_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a340_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a340_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a340_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y21_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a366\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a366_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a366_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a366_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a366_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y28_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a314\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3846w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3846w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a314_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a314_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a314_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a314_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y48_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a131\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3766w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3766w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a131_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a131_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a131_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a131_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y43_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a157\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3776w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3776w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a157_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a157_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a157_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a157_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y49_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a105\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3756w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3756w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a105_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a105_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a105_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a105_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y43_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a183\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a183_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a183_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a183_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a183_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y49_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3726w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3726w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a27_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a27_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a27_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y42_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a53\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3736w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3736w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a53_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a53_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a53_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a53_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y45_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3709w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3709w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a1_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a1_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a1_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y49_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a79\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a79_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a79_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a79_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a79_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y45_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a365\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a365_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a365_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a365_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a365_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y46_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a313\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3846w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3846w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a313_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a313_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a313_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a313_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y46_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a261\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3826w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3826w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a261_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a261_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a261_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a261_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y48_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a209\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3805w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3805w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a209_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a209_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a209_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a209_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y50_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a287\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a287_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a287_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a287_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a287_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y47_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a235\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3816w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3816w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a235_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a235_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a235_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a235_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y44_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a391\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a391_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a391_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a391_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a391_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y50_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a339\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3856w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3856w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a339_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a339_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a339_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a339_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y41_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a130\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3766w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3766w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a130_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a130_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a130_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a130_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y39_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a156\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3776w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3776w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a156_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a156_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a156_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a156_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y34_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a104\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3756w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3756w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a104_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a104_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a104_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a104_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y36_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a182\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a182_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a182_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a182_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a182_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y37_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a26\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3726w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3726w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a26_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a26_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a26_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y36_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a52\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3736w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3736w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a52_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a52_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a52_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a52_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y36_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3709w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3709w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y37_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a78\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a78_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a78_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a78_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a78_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y37_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a364\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a364_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a364_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a364_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a364_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y35_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a312\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3846w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3846w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a312_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a312_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a312_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a312_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y41_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a286\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a286_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a286_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a286_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a286_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y40_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a260\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3826w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3826w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a260_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a260_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a260_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a260_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y35_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a234\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3816w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3816w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a234_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a234_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a234_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a234_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y41_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a208\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3805w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3805w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a208_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a208_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a208_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a208_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y34_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a390\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a390_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a390_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a390_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a390_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y35_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a338\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3856w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3856w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a338_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a338_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a338_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a338_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X62_Y37_N2
\AUDIO_CODEC_INST|R_DATA_IN_temp[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|R_DATA_IN_temp[0]~15_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~186_combout\ & (dacRIN_SIG(2) $ (VCC))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~186_combout\ & (dacRIN_SIG(2) & VCC))
-- \AUDIO_CODEC_INST|R_DATA_IN_temp[0]~16\ = CARRY((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~186_combout\ & dacRIN_SIG(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~186_combout\,
	datab => dacRIN_SIG(2),
	datad => VCC,
	combout => \AUDIO_CODEC_INST|R_DATA_IN_temp[0]~15_combout\,
	cout => \AUDIO_CODEC_INST|R_DATA_IN_temp[0]~16\);

-- Location: LCCOMB_X62_Y37_N4
\AUDIO_CODEC_INST|R_DATA_IN_temp[1]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|R_DATA_IN_temp[1]~17_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[1]~179_combout\ & ((dacRIN_SIG(3) & (\AUDIO_CODEC_INST|R_DATA_IN_temp[0]~16\ & VCC)) # (!dacRIN_SIG(3) & 
-- (!\AUDIO_CODEC_INST|R_DATA_IN_temp[0]~16\)))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[1]~179_combout\ & ((dacRIN_SIG(3) & (!\AUDIO_CODEC_INST|R_DATA_IN_temp[0]~16\)) # (!dacRIN_SIG(3) & 
-- ((\AUDIO_CODEC_INST|R_DATA_IN_temp[0]~16\) # (GND)))))
-- \AUDIO_CODEC_INST|R_DATA_IN_temp[1]~18\ = CARRY((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[1]~179_combout\ & (!dacRIN_SIG(3) & !\AUDIO_CODEC_INST|R_DATA_IN_temp[0]~16\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[1]~179_combout\ & ((!\AUDIO_CODEC_INST|R_DATA_IN_temp[0]~16\) # (!dacRIN_SIG(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[1]~179_combout\,
	datab => dacRIN_SIG(3),
	datad => VCC,
	cin => \AUDIO_CODEC_INST|R_DATA_IN_temp[0]~16\,
	combout => \AUDIO_CODEC_INST|R_DATA_IN_temp[1]~17_combout\,
	cout => \AUDIO_CODEC_INST|R_DATA_IN_temp[1]~18\);

-- Location: LCCOMB_X62_Y37_N6
\AUDIO_CODEC_INST|R_DATA_IN_temp[2]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|R_DATA_IN_temp[2]~19_combout\ = ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[2]~172_combout\ $ (dacRIN_SIG(4) $ (!\AUDIO_CODEC_INST|R_DATA_IN_temp[1]~18\)))) # (GND)
-- \AUDIO_CODEC_INST|R_DATA_IN_temp[2]~20\ = CARRY((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[2]~172_combout\ & ((dacRIN_SIG(4)) # (!\AUDIO_CODEC_INST|R_DATA_IN_temp[1]~18\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[2]~172_combout\ & (dacRIN_SIG(4) & !\AUDIO_CODEC_INST|R_DATA_IN_temp[1]~18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[2]~172_combout\,
	datab => dacRIN_SIG(4),
	datad => VCC,
	cin => \AUDIO_CODEC_INST|R_DATA_IN_temp[1]~18\,
	combout => \AUDIO_CODEC_INST|R_DATA_IN_temp[2]~19_combout\,
	cout => \AUDIO_CODEC_INST|R_DATA_IN_temp[2]~20\);

-- Location: LCCOMB_X62_Y37_N8
\AUDIO_CODEC_INST|R_DATA_IN_temp[3]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|R_DATA_IN_temp[3]~21_combout\ = (dacRIN_SIG(5) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[3]~164_combout\ & (\AUDIO_CODEC_INST|R_DATA_IN_temp[2]~20\ & VCC)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[3]~164_combout\ & (!\AUDIO_CODEC_INST|R_DATA_IN_temp[2]~20\)))) # (!dacRIN_SIG(5) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[3]~164_combout\ & (!\AUDIO_CODEC_INST|R_DATA_IN_temp[2]~20\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[3]~164_combout\ & ((\AUDIO_CODEC_INST|R_DATA_IN_temp[2]~20\) # (GND)))))
-- \AUDIO_CODEC_INST|R_DATA_IN_temp[3]~22\ = CARRY((dacRIN_SIG(5) & (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[3]~164_combout\ & !\AUDIO_CODEC_INST|R_DATA_IN_temp[2]~20\)) # (!dacRIN_SIG(5) & 
-- ((!\AUDIO_CODEC_INST|R_DATA_IN_temp[2]~20\) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[3]~164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => dacRIN_SIG(5),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[3]~164_combout\,
	datad => VCC,
	cin => \AUDIO_CODEC_INST|R_DATA_IN_temp[2]~20\,
	combout => \AUDIO_CODEC_INST|R_DATA_IN_temp[3]~21_combout\,
	cout => \AUDIO_CODEC_INST|R_DATA_IN_temp[3]~22\);

-- Location: LCCOMB_X62_Y37_N10
\AUDIO_CODEC_INST|R_DATA_IN_temp[4]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|R_DATA_IN_temp[4]~23_combout\ = ((dacRIN_SIG(6) $ (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[4]~157_combout\ $ (!\AUDIO_CODEC_INST|R_DATA_IN_temp[3]~22\)))) # (GND)
-- \AUDIO_CODEC_INST|R_DATA_IN_temp[4]~24\ = CARRY((dacRIN_SIG(6) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[4]~157_combout\) # (!\AUDIO_CODEC_INST|R_DATA_IN_temp[3]~22\))) # (!dacRIN_SIG(6) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[4]~157_combout\ & !\AUDIO_CODEC_INST|R_DATA_IN_temp[3]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => dacRIN_SIG(6),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[4]~157_combout\,
	datad => VCC,
	cin => \AUDIO_CODEC_INST|R_DATA_IN_temp[3]~22\,
	combout => \AUDIO_CODEC_INST|R_DATA_IN_temp[4]~23_combout\,
	cout => \AUDIO_CODEC_INST|R_DATA_IN_temp[4]~24\);

-- Location: LCCOMB_X62_Y37_N12
\AUDIO_CODEC_INST|R_DATA_IN_temp[5]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|R_DATA_IN_temp[5]~25_combout\ = (dacRIN_SIG(7) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[5]~149_combout\ & (\AUDIO_CODEC_INST|R_DATA_IN_temp[4]~24\ & VCC)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[5]~149_combout\ & (!\AUDIO_CODEC_INST|R_DATA_IN_temp[4]~24\)))) # (!dacRIN_SIG(7) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[5]~149_combout\ & (!\AUDIO_CODEC_INST|R_DATA_IN_temp[4]~24\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[5]~149_combout\ & ((\AUDIO_CODEC_INST|R_DATA_IN_temp[4]~24\) # (GND)))))
-- \AUDIO_CODEC_INST|R_DATA_IN_temp[5]~26\ = CARRY((dacRIN_SIG(7) & (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[5]~149_combout\ & !\AUDIO_CODEC_INST|R_DATA_IN_temp[4]~24\)) # (!dacRIN_SIG(7) & 
-- ((!\AUDIO_CODEC_INST|R_DATA_IN_temp[4]~24\) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[5]~149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => dacRIN_SIG(7),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[5]~149_combout\,
	datad => VCC,
	cin => \AUDIO_CODEC_INST|R_DATA_IN_temp[4]~24\,
	combout => \AUDIO_CODEC_INST|R_DATA_IN_temp[5]~25_combout\,
	cout => \AUDIO_CODEC_INST|R_DATA_IN_temp[5]~26\);

-- Location: LCCOMB_X62_Y37_N14
\AUDIO_CODEC_INST|R_DATA_IN_temp[6]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|R_DATA_IN_temp[6]~27_combout\ = ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[6]~141_combout\ $ (dacRIN_SIG(8) $ (!\AUDIO_CODEC_INST|R_DATA_IN_temp[5]~26\)))) # (GND)
-- \AUDIO_CODEC_INST|R_DATA_IN_temp[6]~28\ = CARRY((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[6]~141_combout\ & ((dacRIN_SIG(8)) # (!\AUDIO_CODEC_INST|R_DATA_IN_temp[5]~26\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[6]~141_combout\ & (dacRIN_SIG(8) & !\AUDIO_CODEC_INST|R_DATA_IN_temp[5]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[6]~141_combout\,
	datab => dacRIN_SIG(8),
	datad => VCC,
	cin => \AUDIO_CODEC_INST|R_DATA_IN_temp[5]~26\,
	combout => \AUDIO_CODEC_INST|R_DATA_IN_temp[6]~27_combout\,
	cout => \AUDIO_CODEC_INST|R_DATA_IN_temp[6]~28\);

-- Location: LCCOMB_X62_Y37_N16
\AUDIO_CODEC_INST|R_DATA_IN_temp[7]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|R_DATA_IN_temp[7]~29_combout\ = (dacRIN_SIG(9) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[7]~133_combout\ & (\AUDIO_CODEC_INST|R_DATA_IN_temp[6]~28\ & VCC)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[7]~133_combout\ & (!\AUDIO_CODEC_INST|R_DATA_IN_temp[6]~28\)))) # (!dacRIN_SIG(9) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[7]~133_combout\ & (!\AUDIO_CODEC_INST|R_DATA_IN_temp[6]~28\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[7]~133_combout\ & ((\AUDIO_CODEC_INST|R_DATA_IN_temp[6]~28\) # (GND)))))
-- \AUDIO_CODEC_INST|R_DATA_IN_temp[7]~30\ = CARRY((dacRIN_SIG(9) & (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[7]~133_combout\ & !\AUDIO_CODEC_INST|R_DATA_IN_temp[6]~28\)) # (!dacRIN_SIG(9) & 
-- ((!\AUDIO_CODEC_INST|R_DATA_IN_temp[6]~28\) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[7]~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => dacRIN_SIG(9),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[7]~133_combout\,
	datad => VCC,
	cin => \AUDIO_CODEC_INST|R_DATA_IN_temp[6]~28\,
	combout => \AUDIO_CODEC_INST|R_DATA_IN_temp[7]~29_combout\,
	cout => \AUDIO_CODEC_INST|R_DATA_IN_temp[7]~30\);

-- Location: LCCOMB_X62_Y37_N18
\AUDIO_CODEC_INST|R_DATA_IN_temp[8]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|R_DATA_IN_temp[8]~31_combout\ = ((dacRIN_SIG(10) $ (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[8]~126_combout\ $ (!\AUDIO_CODEC_INST|R_DATA_IN_temp[7]~30\)))) # (GND)
-- \AUDIO_CODEC_INST|R_DATA_IN_temp[8]~32\ = CARRY((dacRIN_SIG(10) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[8]~126_combout\) # (!\AUDIO_CODEC_INST|R_DATA_IN_temp[7]~30\))) # (!dacRIN_SIG(10) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[8]~126_combout\ & !\AUDIO_CODEC_INST|R_DATA_IN_temp[7]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => dacRIN_SIG(10),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[8]~126_combout\,
	datad => VCC,
	cin => \AUDIO_CODEC_INST|R_DATA_IN_temp[7]~30\,
	combout => \AUDIO_CODEC_INST|R_DATA_IN_temp[8]~31_combout\,
	cout => \AUDIO_CODEC_INST|R_DATA_IN_temp[8]~32\);

-- Location: LCCOMB_X62_Y37_N20
\AUDIO_CODEC_INST|R_DATA_IN_temp[9]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|R_DATA_IN_temp[9]~33_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[9]~118_combout\ & ((dacRIN_SIG(11) & (\AUDIO_CODEC_INST|R_DATA_IN_temp[8]~32\ & VCC)) # (!dacRIN_SIG(11) & 
-- (!\AUDIO_CODEC_INST|R_DATA_IN_temp[8]~32\)))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[9]~118_combout\ & ((dacRIN_SIG(11) & (!\AUDIO_CODEC_INST|R_DATA_IN_temp[8]~32\)) # (!dacRIN_SIG(11) & 
-- ((\AUDIO_CODEC_INST|R_DATA_IN_temp[8]~32\) # (GND)))))
-- \AUDIO_CODEC_INST|R_DATA_IN_temp[9]~34\ = CARRY((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[9]~118_combout\ & (!dacRIN_SIG(11) & !\AUDIO_CODEC_INST|R_DATA_IN_temp[8]~32\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[9]~118_combout\ & ((!\AUDIO_CODEC_INST|R_DATA_IN_temp[8]~32\) # (!dacRIN_SIG(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[9]~118_combout\,
	datab => dacRIN_SIG(11),
	datad => VCC,
	cin => \AUDIO_CODEC_INST|R_DATA_IN_temp[8]~32\,
	combout => \AUDIO_CODEC_INST|R_DATA_IN_temp[9]~33_combout\,
	cout => \AUDIO_CODEC_INST|R_DATA_IN_temp[9]~34\);

-- Location: LCCOMB_X62_Y37_N22
\AUDIO_CODEC_INST|R_DATA_IN_temp[10]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|R_DATA_IN_temp[10]~35_combout\ = ((dacRIN_SIG(12) $ (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[10]~111_combout\ $ (!\AUDIO_CODEC_INST|R_DATA_IN_temp[9]~34\)))) # (GND)
-- \AUDIO_CODEC_INST|R_DATA_IN_temp[10]~36\ = CARRY((dacRIN_SIG(12) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[10]~111_combout\) # (!\AUDIO_CODEC_INST|R_DATA_IN_temp[9]~34\))) # (!dacRIN_SIG(12) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[10]~111_combout\ & !\AUDIO_CODEC_INST|R_DATA_IN_temp[9]~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => dacRIN_SIG(12),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[10]~111_combout\,
	datad => VCC,
	cin => \AUDIO_CODEC_INST|R_DATA_IN_temp[9]~34\,
	combout => \AUDIO_CODEC_INST|R_DATA_IN_temp[10]~35_combout\,
	cout => \AUDIO_CODEC_INST|R_DATA_IN_temp[10]~36\);

-- Location: LCCOMB_X62_Y37_N24
\AUDIO_CODEC_INST|R_DATA_IN_temp[11]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|R_DATA_IN_temp[11]~37_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[11]~104_combout\ & ((dacRIN_SIG(13) & (\AUDIO_CODEC_INST|R_DATA_IN_temp[10]~36\ & VCC)) # (!dacRIN_SIG(13) & 
-- (!\AUDIO_CODEC_INST|R_DATA_IN_temp[10]~36\)))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[11]~104_combout\ & ((dacRIN_SIG(13) & (!\AUDIO_CODEC_INST|R_DATA_IN_temp[10]~36\)) # (!dacRIN_SIG(13) & 
-- ((\AUDIO_CODEC_INST|R_DATA_IN_temp[10]~36\) # (GND)))))
-- \AUDIO_CODEC_INST|R_DATA_IN_temp[11]~38\ = CARRY((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[11]~104_combout\ & (!dacRIN_SIG(13) & !\AUDIO_CODEC_INST|R_DATA_IN_temp[10]~36\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[11]~104_combout\ & ((!\AUDIO_CODEC_INST|R_DATA_IN_temp[10]~36\) # (!dacRIN_SIG(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[11]~104_combout\,
	datab => dacRIN_SIG(13),
	datad => VCC,
	cin => \AUDIO_CODEC_INST|R_DATA_IN_temp[10]~36\,
	combout => \AUDIO_CODEC_INST|R_DATA_IN_temp[11]~37_combout\,
	cout => \AUDIO_CODEC_INST|R_DATA_IN_temp[11]~38\);

-- Location: LCCOMB_X62_Y37_N26
\AUDIO_CODEC_INST|R_DATA_IN_temp[12]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|R_DATA_IN_temp[12]~39_combout\ = ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[12]~96_combout\ $ (dacRIN_SIG(14) $ (!\AUDIO_CODEC_INST|R_DATA_IN_temp[11]~38\)))) # (GND)
-- \AUDIO_CODEC_INST|R_DATA_IN_temp[12]~40\ = CARRY((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[12]~96_combout\ & ((dacRIN_SIG(14)) # (!\AUDIO_CODEC_INST|R_DATA_IN_temp[11]~38\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[12]~96_combout\ & (dacRIN_SIG(14) & !\AUDIO_CODEC_INST|R_DATA_IN_temp[11]~38\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[12]~96_combout\,
	datab => dacRIN_SIG(14),
	datad => VCC,
	cin => \AUDIO_CODEC_INST|R_DATA_IN_temp[11]~38\,
	combout => \AUDIO_CODEC_INST|R_DATA_IN_temp[12]~39_combout\,
	cout => \AUDIO_CODEC_INST|R_DATA_IN_temp[12]~40\);

-- Location: LCCOMB_X62_Y37_N28
\AUDIO_CODEC_INST|R_DATA_IN_temp[13]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|R_DATA_IN_temp[13]~41_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[12]~96_combout\ & ((dacRIN_SIG(15) & (\AUDIO_CODEC_INST|R_DATA_IN_temp[12]~40\ & VCC)) # (!dacRIN_SIG(15) & 
-- (!\AUDIO_CODEC_INST|R_DATA_IN_temp[12]~40\)))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[12]~96_combout\ & ((dacRIN_SIG(15) & (!\AUDIO_CODEC_INST|R_DATA_IN_temp[12]~40\)) # (!dacRIN_SIG(15) & 
-- ((\AUDIO_CODEC_INST|R_DATA_IN_temp[12]~40\) # (GND)))))
-- \AUDIO_CODEC_INST|R_DATA_IN_temp[13]~42\ = CARRY((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[12]~96_combout\ & (!dacRIN_SIG(15) & !\AUDIO_CODEC_INST|R_DATA_IN_temp[12]~40\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[12]~96_combout\ & ((!\AUDIO_CODEC_INST|R_DATA_IN_temp[12]~40\) # (!dacRIN_SIG(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[12]~96_combout\,
	datab => dacRIN_SIG(15),
	datad => VCC,
	cin => \AUDIO_CODEC_INST|R_DATA_IN_temp[12]~40\,
	combout => \AUDIO_CODEC_INST|R_DATA_IN_temp[13]~41_combout\,
	cout => \AUDIO_CODEC_INST|R_DATA_IN_temp[13]~42\);

-- Location: LCCOMB_X62_Y37_N30
\AUDIO_CODEC_INST|R_DATA_IN_temp[14]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|R_DATA_IN_temp[14]~43_combout\ = dacRIN_SIG(15) $ (\AUDIO_CODEC_INST|R_DATA_IN_temp[13]~42\ $ (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[12]~96_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => dacRIN_SIG(15),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[12]~96_combout\,
	cin => \AUDIO_CODEC_INST|R_DATA_IN_temp[13]~42\,
	combout => \AUDIO_CODEC_INST|R_DATA_IN_temp[14]~43_combout\);

-- Location: LCCOMB_X69_Y45_N0
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~0_combout\ = \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(0) $ (VCC)
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~1\ = CARRY(\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(0),
	datad => VCC,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~0_combout\,
	cout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~1\);

-- Location: LCCOMB_X69_Y45_N2
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~2_combout\ = (\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(1) & (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~1\)) # 
-- (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(1) & ((\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~1\) # (GND)))
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~3\ = CARRY((!\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~1\) # (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(1),
	datad => VCC,
	cin => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~1\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~2_combout\,
	cout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~3\);

-- Location: LCCOMB_X69_Y45_N28
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~28_combout\ = (\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(14) & (\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~27\ $ (GND))) # 
-- (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(14) & (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~27\ & VCC))
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~29\ = CARRY((\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(14) & !\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(14),
	datad => VCC,
	cin => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~27\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~28_combout\,
	cout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~29\);

-- Location: LCCOMB_X69_Y44_N0
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~32_combout\ = (\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(16) & (\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~31\ $ (GND))) # 
-- (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(16) & (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~31\ & VCC))
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~33\ = CARRY((\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(16) & !\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(16),
	datad => VCC,
	cin => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~31\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~32_combout\,
	cout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~33\);

-- Location: LCCOMB_X69_Y44_N4
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~36_combout\ = (\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(18) & (\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~35\ $ (GND))) # 
-- (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(18) & (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~35\ & VCC))
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~37\ = CARRY((\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(18) & !\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(18),
	datad => VCC,
	cin => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~35\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~36_combout\,
	cout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~37\);

-- Location: LCCOMB_X69_Y44_N10
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~42_combout\ = (\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(21) & (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~41\)) # 
-- (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(21) & ((\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~41\) # (GND)))
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~43\ = CARRY((!\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~41\) # (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(21),
	datad => VCC,
	cin => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~41\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~42_combout\,
	cout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~43\);

-- Location: LCCOMB_X69_Y44_N14
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~46_combout\ = (\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(23) & (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~45\)) # 
-- (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(23) & ((\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~45\) # (GND)))
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~47\ = CARRY((!\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~45\) # (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(23),
	datad => VCC,
	cin => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~45\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~46_combout\,
	cout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~47\);

-- Location: LCCOMB_X69_Y44_N20
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~52_combout\ = (\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(26) & (\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~51\ $ (GND))) # 
-- (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(26) & (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~51\ & VCC))
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~53\ = CARRY((\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(26) & !\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(26),
	datad => VCC,
	cin => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~51\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~52_combout\,
	cout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~53\);

-- Location: LCCOMB_X69_Y44_N24
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~56_combout\ = (\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(28) & (\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~55\ $ (GND))) # 
-- (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(28) & (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~55\ & VCC))
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~57\ = CARRY((\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(28) & !\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(28),
	datad => VCC,
	cin => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~55\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~56_combout\,
	cout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~57\);

-- Location: LCCOMB_X73_Y42_N10
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita13~combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(13) & 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~COUT\)) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(13) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~COUT\) # (GND)))
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita13~COUT\ = CARRY((!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~COUT\) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(13),
	datad => VCC,
	cin => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~COUT\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita13~combout\,
	cout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita13~COUT\);

-- Location: FF_X62_Y37_N29
\AUDIO_CODEC_INST|R_DATA_IN_temp[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|R_DATA_IN_temp[13]~41_combout\,
	asdata => dacRIN_SIG(15),
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	sload => \SW[0]~input_o\,
	ena => \AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|R_DATA_IN_temp\(13));

-- Location: LCCOMB_X75_Y43_N16
\Delay_aud|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|Add0~0_combout\ = (\Delay_aud|Sample_delay_value\(1) & (\Delay_aud|LessThan0~5_combout\ $ (GND))) # (!\Delay_aud|Sample_delay_value\(1) & (!\Delay_aud|LessThan0~5_combout\ & VCC))
-- \Delay_aud|Add0~1\ = CARRY((\Delay_aud|Sample_delay_value\(1) & !\Delay_aud|LessThan0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|Sample_delay_value\(1),
	datab => \Delay_aud|LessThan0~5_combout\,
	datad => VCC,
	combout => \Delay_aud|Add0~0_combout\,
	cout => \Delay_aud|Add0~1\);

-- Location: LCCOMB_X75_Y43_N26
\Delay_aud|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|Add0~10_combout\ = (\Delay_aud|Sample_delay_value\(6) & (!\Delay_aud|Add0~9\)) # (!\Delay_aud|Sample_delay_value\(6) & ((\Delay_aud|Add0~9\) # (GND)))
-- \Delay_aud|Add0~11\ = CARRY((!\Delay_aud|Add0~9\) # (!\Delay_aud|Sample_delay_value\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Delay_aud|Sample_delay_value\(6),
	datad => VCC,
	cin => \Delay_aud|Add0~9\,
	combout => \Delay_aud|Add0~10_combout\,
	cout => \Delay_aud|Add0~11\);

-- Location: LCCOMB_X75_Y43_N30
\Delay_aud|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|Add0~14_combout\ = (\Delay_aud|Sample_delay_value\(8) & (!\Delay_aud|Add0~13\)) # (!\Delay_aud|Sample_delay_value\(8) & ((\Delay_aud|Add0~13\) # (GND)))
-- \Delay_aud|Add0~15\ = CARRY((!\Delay_aud|Add0~13\) # (!\Delay_aud|Sample_delay_value\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|Sample_delay_value\(8),
	datad => VCC,
	cin => \Delay_aud|Add0~13\,
	combout => \Delay_aud|Add0~14_combout\,
	cout => \Delay_aud|Add0~15\);

-- Location: LCCOMB_X75_Y42_N6
\Delay_aud|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|Add0~22_combout\ = (\Delay_aud|Sample_delay_value\(12) & (!\Delay_aud|Add0~21\)) # (!\Delay_aud|Sample_delay_value\(12) & ((\Delay_aud|Add0~21\) # (GND)))
-- \Delay_aud|Add0~23\ = CARRY((!\Delay_aud|Add0~21\) # (!\Delay_aud|Sample_delay_value\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|Sample_delay_value\(12),
	datad => VCC,
	cin => \Delay_aud|Add0~21\,
	combout => \Delay_aud|Add0~22_combout\,
	cout => \Delay_aud|Add0~23\);

-- Location: LCCOMB_X75_Y42_N10
\Delay_aud|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|Add0~26_combout\ = (\Delay_aud|Sample_delay_value\(14) & (!\Delay_aud|Add0~25\)) # (!\Delay_aud|Sample_delay_value\(14) & ((\Delay_aud|Add0~25\) # (GND)))
-- \Delay_aud|Add0~27\ = CARRY((!\Delay_aud|Add0~25\) # (!\Delay_aud|Sample_delay_value\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Delay_aud|Sample_delay_value\(14),
	datad => VCC,
	cin => \Delay_aud|Add0~25\,
	combout => \Delay_aud|Add0~26_combout\,
	cout => \Delay_aud|Add0~27\);

-- Location: LCCOMB_X75_Y42_N12
\Delay_aud|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|Add0~28_combout\ = (\Delay_aud|Sample_delay_value\(15) & (\Delay_aud|Add0~27\ $ (GND))) # (!\Delay_aud|Sample_delay_value\(15) & (!\Delay_aud|Add0~27\ & VCC))
-- \Delay_aud|Add0~29\ = CARRY((\Delay_aud|Sample_delay_value\(15) & !\Delay_aud|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|Sample_delay_value\(15),
	datad => VCC,
	cin => \Delay_aud|Add0~27\,
	combout => \Delay_aud|Add0~28_combout\,
	cout => \Delay_aud|Add0~29\);

-- Location: LCCOMB_X75_Y42_N14
\Delay_aud|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|Add0~30_combout\ = (\Delay_aud|Sample_delay_value\(16) & (!\Delay_aud|Add0~29\)) # (!\Delay_aud|Sample_delay_value\(16) & ((\Delay_aud|Add0~29\) # (GND)))
-- \Delay_aud|Add0~31\ = CARRY((!\Delay_aud|Add0~29\) # (!\Delay_aud|Sample_delay_value\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|Sample_delay_value\(16),
	datad => VCC,
	cin => \Delay_aud|Add0~29\,
	combout => \Delay_aud|Add0~30_combout\,
	cout => \Delay_aud|Add0~31\);

-- Location: LCCOMB_X76_Y45_N16
\Delay_aud|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|Add1~1_combout\ = (\Delay_aud|Sample_delay_value\(1) & ((\Delay_aud|LessThan0~5_combout\) # (GND))) # (!\Delay_aud|Sample_delay_value\(1) & (\Delay_aud|LessThan0~5_combout\ $ (VCC)))
-- \Delay_aud|Add1~2\ = CARRY((\Delay_aud|Sample_delay_value\(1)) # (\Delay_aud|LessThan0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|Sample_delay_value\(1),
	datab => \Delay_aud|LessThan0~5_combout\,
	datad => VCC,
	combout => \Delay_aud|Add1~1_combout\,
	cout => \Delay_aud|Add1~2\);

-- Location: LCCOMB_X76_Y45_N20
\Delay_aud|Add1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|Add1~5_combout\ = ((\Delay_aud|LessThan0~5_combout\ $ (\Delay_aud|Sample_delay_value\(3) $ (!\Delay_aud|Add1~4\)))) # (GND)
-- \Delay_aud|Add1~6\ = CARRY((\Delay_aud|LessThan0~5_combout\ & ((\Delay_aud|Sample_delay_value\(3)) # (!\Delay_aud|Add1~4\))) # (!\Delay_aud|LessThan0~5_combout\ & (\Delay_aud|Sample_delay_value\(3) & !\Delay_aud|Add1~4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|LessThan0~5_combout\,
	datab => \Delay_aud|Sample_delay_value\(3),
	datad => VCC,
	cin => \Delay_aud|Add1~4\,
	combout => \Delay_aud|Add1~5_combout\,
	cout => \Delay_aud|Add1~6\);

-- Location: LCCOMB_X76_Y45_N26
\Delay_aud|Add1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|Add1~11_combout\ = (\Delay_aud|Sample_delay_value\(6) & (\Delay_aud|Add1~10\ & VCC)) # (!\Delay_aud|Sample_delay_value\(6) & (!\Delay_aud|Add1~10\))
-- \Delay_aud|Add1~12\ = CARRY((!\Delay_aud|Sample_delay_value\(6) & !\Delay_aud|Add1~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|Sample_delay_value\(6),
	datad => VCC,
	cin => \Delay_aud|Add1~10\,
	combout => \Delay_aud|Add1~11_combout\,
	cout => \Delay_aud|Add1~12\);

-- Location: LCCOMB_X76_Y44_N0
\Delay_aud|Add1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|Add1~17_combout\ = (\Delay_aud|Sample_delay_value\(9) & ((GND) # (!\Delay_aud|Add1~16\))) # (!\Delay_aud|Sample_delay_value\(9) & (\Delay_aud|Add1~16\ $ (GND)))
-- \Delay_aud|Add1~18\ = CARRY((\Delay_aud|Sample_delay_value\(9)) # (!\Delay_aud|Add1~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|Sample_delay_value\(9),
	datad => VCC,
	cin => \Delay_aud|Add1~16\,
	combout => \Delay_aud|Add1~17_combout\,
	cout => \Delay_aud|Add1~18\);

-- Location: LCCOMB_X76_Y44_N8
\Delay_aud|Add1~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|Add1~25_combout\ = (\Delay_aud|Sample_delay_value\(13) & ((GND) # (!\Delay_aud|Add1~24\))) # (!\Delay_aud|Sample_delay_value\(13) & (\Delay_aud|Add1~24\ $ (GND)))
-- \Delay_aud|Add1~26\ = CARRY((\Delay_aud|Sample_delay_value\(13)) # (!\Delay_aud|Add1~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Delay_aud|Sample_delay_value\(13),
	datad => VCC,
	cin => \Delay_aud|Add1~24\,
	combout => \Delay_aud|Add1~25_combout\,
	cout => \Delay_aud|Add1~26\);

-- Location: LCCOMB_X76_Y44_N10
\Delay_aud|Add1~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|Add1~27_combout\ = (\Delay_aud|Sample_delay_value\(14) & (\Delay_aud|Add1~26\ & VCC)) # (!\Delay_aud|Sample_delay_value\(14) & (!\Delay_aud|Add1~26\))
-- \Delay_aud|Add1~28\ = CARRY((!\Delay_aud|Sample_delay_value\(14) & !\Delay_aud|Add1~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|Sample_delay_value\(14),
	datad => VCC,
	cin => \Delay_aud|Add1~26\,
	combout => \Delay_aud|Add1~27_combout\,
	cout => \Delay_aud|Add1~28\);

-- Location: LCCOMB_X76_Y44_N12
\Delay_aud|Add1~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|Add1~29_combout\ = (\Delay_aud|Sample_delay_value\(15) & ((GND) # (!\Delay_aud|Add1~28\))) # (!\Delay_aud|Sample_delay_value\(15) & (\Delay_aud|Add1~28\ $ (GND)))
-- \Delay_aud|Add1~30\ = CARRY((\Delay_aud|Sample_delay_value\(15)) # (!\Delay_aud|Add1~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Delay_aud|Sample_delay_value\(15),
	datad => VCC,
	cin => \Delay_aud|Add1~28\,
	combout => \Delay_aud|Add1~29_combout\,
	cout => \Delay_aud|Add1~30\);

-- Location: FF_X62_Y37_N27
\AUDIO_CODEC_INST|R_DATA_IN_temp[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|R_DATA_IN_temp[12]~39_combout\,
	asdata => dacRIN_SIG(14),
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	sload => \SW[0]~input_o\,
	ena => \AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|R_DATA_IN_temp\(12));

-- Location: FF_X62_Y37_N25
\AUDIO_CODEC_INST|R_DATA_IN_temp[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|R_DATA_IN_temp[11]~37_combout\,
	asdata => dacRIN_SIG(13),
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	sload => \SW[0]~input_o\,
	ena => \AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|R_DATA_IN_temp\(11));

-- Location: FF_X62_Y37_N23
\AUDIO_CODEC_INST|R_DATA_IN_temp[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|R_DATA_IN_temp[10]~35_combout\,
	asdata => dacRIN_SIG(12),
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	sload => \SW[0]~input_o\,
	ena => \AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|R_DATA_IN_temp\(10));

-- Location: FF_X62_Y37_N21
\AUDIO_CODEC_INST|R_DATA_IN_temp[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|R_DATA_IN_temp[9]~33_combout\,
	asdata => dacRIN_SIG(11),
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	sload => \SW[0]~input_o\,
	ena => \AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|R_DATA_IN_temp\(9));

-- Location: FF_X62_Y37_N19
\AUDIO_CODEC_INST|R_DATA_IN_temp[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|R_DATA_IN_temp[8]~31_combout\,
	asdata => dacRIN_SIG(10),
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	sload => \SW[0]~input_o\,
	ena => \AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|R_DATA_IN_temp\(8));

-- Location: FF_X62_Y37_N17
\AUDIO_CODEC_INST|R_DATA_IN_temp[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|R_DATA_IN_temp[7]~29_combout\,
	asdata => dacRIN_SIG(9),
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	sload => \SW[0]~input_o\,
	ena => \AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|R_DATA_IN_temp\(7));

-- Location: FF_X62_Y37_N15
\AUDIO_CODEC_INST|R_DATA_IN_temp[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|R_DATA_IN_temp[6]~27_combout\,
	asdata => dacRIN_SIG(8),
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	sload => \SW[0]~input_o\,
	ena => \AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|R_DATA_IN_temp\(6));

-- Location: FF_X62_Y37_N13
\AUDIO_CODEC_INST|R_DATA_IN_temp[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|R_DATA_IN_temp[5]~25_combout\,
	asdata => dacRIN_SIG(7),
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	sload => \SW[0]~input_o\,
	ena => \AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|R_DATA_IN_temp\(5));

-- Location: FF_X62_Y37_N11
\AUDIO_CODEC_INST|R_DATA_IN_temp[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|R_DATA_IN_temp[4]~23_combout\,
	asdata => dacRIN_SIG(6),
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	sload => \SW[0]~input_o\,
	ena => \AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|R_DATA_IN_temp\(4));

-- Location: FF_X62_Y37_N9
\AUDIO_CODEC_INST|R_DATA_IN_temp[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|R_DATA_IN_temp[3]~21_combout\,
	asdata => dacRIN_SIG(5),
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	sload => \SW[0]~input_o\,
	ena => \AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|R_DATA_IN_temp\(3));

-- Location: FF_X62_Y37_N7
\AUDIO_CODEC_INST|R_DATA_IN_temp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|R_DATA_IN_temp[2]~19_combout\,
	asdata => dacRIN_SIG(4),
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	sload => \SW[0]~input_o\,
	ena => \AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|R_DATA_IN_temp\(2));

-- Location: FF_X62_Y37_N5
\AUDIO_CODEC_INST|R_DATA_IN_temp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|R_DATA_IN_temp[1]~17_combout\,
	asdata => dacRIN_SIG(3),
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	sload => \SW[0]~input_o\,
	ena => \AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|R_DATA_IN_temp\(1));

-- Location: FF_X62_Y37_N3
\AUDIO_CODEC_INST|R_DATA_IN_temp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|R_DATA_IN_temp[0]~15_combout\,
	asdata => dacRIN_SIG(2),
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	sload => \SW[0]~input_o\,
	ena => \AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|R_DATA_IN_temp\(0));

-- Location: FF_X72_Y45_N13
\INST_DELAY_RESET|Cont[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \INST_DELAY_RESET|Cont[0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DELAY_RESET|Cont\(0));

-- Location: LCCOMB_X72_Y45_N10
\INST_DELAY_RESET|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_DELAY_RESET|Equal0~1_combout\ = (\INST_DELAY_RESET|Cont\(0) & (\INST_DELAY_RESET|Cont\(3) & (\INST_DELAY_RESET|Cont\(1) & \INST_DELAY_RESET|Cont\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_DELAY_RESET|Cont\(0),
	datab => \INST_DELAY_RESET|Cont\(3),
	datac => \INST_DELAY_RESET|Cont\(1),
	datad => \INST_DELAY_RESET|Cont\(2),
	combout => \INST_DELAY_RESET|Equal0~1_combout\);

-- Location: LCCOMB_X72_Y44_N22
\INST_DELAY_RESET|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_DELAY_RESET|Equal0~4_combout\ = (\INST_DELAY_RESET|Cont\(8) & (\INST_DELAY_RESET|Cont\(10) & (\INST_DELAY_RESET|Cont\(9) & \INST_DELAY_RESET|Cont\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_DELAY_RESET|Cont\(8),
	datab => \INST_DELAY_RESET|Cont\(10),
	datac => \INST_DELAY_RESET|Cont\(9),
	datad => \INST_DELAY_RESET|Cont\(11),
	combout => \INST_DELAY_RESET|Equal0~4_combout\);

-- Location: LCCOMB_X66_Y37_N6
\AUDIO_CODEC_INST|process_5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|process_5~2_combout\ = (!\AUDIO_CODEC_INST|cont2\(18) & (!\AUDIO_CODEC_INST|cont2\(17) & (!\AUDIO_CODEC_INST|cont2\(16) & !\AUDIO_CODEC_INST|cont2\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|cont2\(18),
	datab => \AUDIO_CODEC_INST|cont2\(17),
	datac => \AUDIO_CODEC_INST|cont2\(16),
	datad => \AUDIO_CODEC_INST|cont2\(15),
	combout => \AUDIO_CODEC_INST|process_5~2_combout\);

-- Location: LCCOMB_X67_Y37_N28
\AUDIO_CODEC_INST|process_5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|process_5~3_combout\ = (!\AUDIO_CODEC_INST|cont2\(22) & (!\AUDIO_CODEC_INST|cont2\(21) & (!\AUDIO_CODEC_INST|cont2\(19) & !\AUDIO_CODEC_INST|cont2\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|cont2\(22),
	datab => \AUDIO_CODEC_INST|cont2\(21),
	datac => \AUDIO_CODEC_INST|cont2\(19),
	datad => \AUDIO_CODEC_INST|cont2\(20),
	combout => \AUDIO_CODEC_INST|process_5~3_combout\);

-- Location: LCCOMB_X66_Y37_N22
\AUDIO_CODEC_INST|process_5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|process_5~4_combout\ = (\AUDIO_CODEC_INST|process_5~2_combout\ & \AUDIO_CODEC_INST|process_5~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|process_5~2_combout\,
	datad => \AUDIO_CODEC_INST|process_5~3_combout\,
	combout => \AUDIO_CODEC_INST|process_5~4_combout\);

-- Location: LCCOMB_X77_Y13_N24
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~0_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a181~portbdataout\) # ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (((!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a129~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a181~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a129~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~0_combout\);

-- Location: LCCOMB_X77_Y13_N22
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~1_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~0_combout\ & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a207~portbdataout\) # ((!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~0_combout\ & (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a155~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a207~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~0_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a155~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~1_combout\);

-- Location: FF_X68_Y37_N25
\dacLIN_SIG[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \AUDIO_CODEC_INST|adcLOUT\(14),
	clrn => \INST_DELAY_RESET|oRESET~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => dacLIN_SIG(14));

-- Location: FF_X68_Y37_N23
\dacLIN_SIG[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \AUDIO_CODEC_INST|adcLOUT\(13),
	clrn => \INST_DELAY_RESET|oRESET~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => dacLIN_SIG(13));

-- Location: LCCOMB_X63_Y57_N8
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~4_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1))))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a180~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a128~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a128~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a180~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~4_combout\);

-- Location: LCCOMB_X63_Y57_N2
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~5_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~4_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a206~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~4_combout\ & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a154~portbdataout\))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a206~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~4_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a154~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~5_combout\);

-- Location: LCCOMB_X63_Y57_N28
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~6_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a76~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a24~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a24~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a76~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~6_combout\);

-- Location: LCCOMB_X63_Y57_N26
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~7_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~6_combout\ & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a102~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~6_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a50~portbdataout\)))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a50~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a102~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~6_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~7_combout\);

-- Location: LCCOMB_X63_Y57_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[24]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[24]~8_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~5_combout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~7_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~5_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[24]~8_combout\);

-- Location: LCCOMB_X52_Y56_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[24]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[24]~9_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a310~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a284~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a310~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a284~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[24]~9_combout\);

-- Location: LCCOMB_X63_Y57_N22
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[24]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[24]~10_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a258~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a232~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a258~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a232~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[24]~10_combout\);

-- Location: LCCOMB_X63_Y57_N12
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[24]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[24]~11_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[24]~10_combout\) # (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[24]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[24]~10_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[24]~9_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[24]~11_combout\);

-- Location: LCCOMB_X63_Y57_N10
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[24]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[24]~12_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a414~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a362~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a414~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a362~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[24]~12_combout\);

-- Location: LCCOMB_X63_Y57_N24
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[24]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[24]~13_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a388~portbdataout\)) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a336~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a388~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a336~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[24]~13_combout\);

-- Location: LCCOMB_X63_Y57_N18
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[24]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[24]~14_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[24]~12_combout\) # ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[24]~13_combout\ & 
-- !\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[24]~13_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[24]~12_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[24]~14_combout\);

-- Location: LCCOMB_X63_Y57_N20
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[24]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[24]~15_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[24]~8_combout\) # 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[24]~11_combout\) # 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[24]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[24]~11_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[24]~14_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[24]~8_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[24]~15_combout\);

-- Location: LCCOMB_X38_Y58_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~8_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1))))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a179~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a127~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a179~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a127~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~8_combout\);

-- Location: LCCOMB_X38_Y58_N2
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~9_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~8_combout\ & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a205~portbdataout\) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~8_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a153~portbdataout\ & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a153~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~8_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a205~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~9_combout\);

-- Location: LCCOMB_X38_Y58_N24
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~10_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0)) # (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a75~portbdataout\)))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a23~portbdataout\ & 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a23~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a75~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~10_combout\);

-- Location: LCCOMB_X38_Y58_N14
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~11_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~10_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a101~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~10_combout\ & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a49~portbdataout\))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a101~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a49~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~10_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~11_combout\);

-- Location: LCCOMB_X38_Y58_N8
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[23]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[23]~16_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~9_combout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~11_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~9_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[23]~16_combout\);

-- Location: LCCOMB_X65_Y52_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[23]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[23]~17_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a309~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a283~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a283~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a309~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[23]~17_combout\);

-- Location: LCCOMB_X65_Y52_N30
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[23]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[23]~18_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a257~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a231~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a231~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a257~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[23]~18_combout\);

-- Location: LCCOMB_X65_Y52_N28
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[23]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[23]~19_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[23]~18_combout\) # (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[23]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[23]~18_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[23]~17_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[23]~19_combout\);

-- Location: LCCOMB_X65_Y52_N10
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[23]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[23]~20_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a413~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a361~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a361~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a413~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[23]~20_combout\);

-- Location: LCCOMB_X38_Y52_N20
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[23]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[23]~21_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a387~portbdataout\))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a335~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a335~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a387~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[23]~21_combout\);

-- Location: LCCOMB_X65_Y52_N24
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[23]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[23]~22_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[23]~20_combout\) # ((!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[23]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[23]~20_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[23]~21_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[23]~22_combout\);

-- Location: LCCOMB_X65_Y52_N2
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[23]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[23]~23_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[23]~16_combout\) # 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[23]~22_combout\) # 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[23]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[23]~22_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[23]~16_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[23]~19_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[23]~23_combout\);

-- Location: LCCOMB_X77_Y24_N8
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~12_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a178~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a126~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a178~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a126~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~12_combout\);

-- Location: LCCOMB_X77_Y24_N14
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~13_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~12_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a204~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~12_combout\ & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a152~portbdataout\))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a204~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~12_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a152~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~13_combout\);

-- Location: LCCOMB_X65_Y52_N16
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~14_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a74~portbdataout\) # ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (((!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a22~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a74~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a22~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~14_combout\);

-- Location: LCCOMB_X65_Y52_N18
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~15_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~14_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a100~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~14_combout\ & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a48~portbdataout\))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a100~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a48~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~14_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~15_combout\);

-- Location: LCCOMB_X65_Y52_N8
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[22]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[22]~24_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a386~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a334~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a334~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a386~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[22]~24_combout\);

-- Location: LCCOMB_X65_Y52_N22
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[22]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[22]~25_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a308~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a282~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a282~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a308~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[22]~25_combout\);

-- Location: LCCOMB_X77_Y52_N12
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[22]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[22]~26_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a256~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a230~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a256~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a230~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[22]~26_combout\);

-- Location: LCCOMB_X65_Y52_N20
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[22]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[22]~27_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a412~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a360~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a360~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a412~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[22]~27_combout\);

-- Location: LCCOMB_X65_Y52_N6
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[22]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[22]~28_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[22]~27_combout\)))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[22]~25_combout\) # ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[22]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[22]~25_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[22]~27_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[22]~26_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[22]~28_combout\);

-- Location: LCCOMB_X65_Y52_N12
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[22]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[22]~29_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[22]~28_combout\) # ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & 
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[22]~24_combout\)))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[22]~24_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[22]~28_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[22]~29_combout\);

-- Location: LCCOMB_X65_Y52_N14
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[22]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[22]~30_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[22]~29_combout\ & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~13_combout\) # ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[22]~29_combout\ & (((!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & 
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[22]~29_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~13_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~15_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[22]~30_combout\);

-- Location: LCCOMB_X77_Y33_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~16_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a177~portbdataout\) # (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a125~portbdataout\ & 
-- ((!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a125~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a177~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~16_combout\);

-- Location: LCCOMB_X77_Y33_N2
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~17_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~16_combout\ & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a203~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~16_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a151~portbdataout\)))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a151~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a203~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~16_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~17_combout\);

-- Location: LCCOMB_X77_Y33_N24
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~18_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a73~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a21~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a21~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a73~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~18_combout\);

-- Location: LCCOMB_X77_Y33_N14
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~19_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~18_combout\ & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a99~portbdataout\) # ((!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~18_combout\ & (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a47~portbdataout\ & 
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a99~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~18_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a47~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~19_combout\);

-- Location: LCCOMB_X77_Y33_N4
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[21]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[21]~31_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a385~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a333~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a333~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a385~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[21]~31_combout\);

-- Location: LCCOMB_X77_Y33_N30
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[21]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[21]~32_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a307~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a281~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a281~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a307~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[21]~32_combout\);

-- Location: LCCOMB_X77_Y33_N20
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[21]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[21]~33_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a255~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a229~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a229~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a255~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[21]~33_combout\);

-- Location: LCCOMB_X77_Y33_N6
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[21]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[21]~34_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a411~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a359~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a359~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a411~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[21]~34_combout\);

-- Location: LCCOMB_X77_Y33_N12
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[21]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[21]~35_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[21]~34_combout\)) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[21]~33_combout\) # (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[21]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[21]~34_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[21]~33_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[21]~32_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[21]~35_combout\);

-- Location: LCCOMB_X77_Y33_N10
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[21]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[21]~36_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[21]~35_combout\) # ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[21]~31_combout\ & 
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2))))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[21]~35_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[21]~31_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[21]~36_combout\);

-- Location: LCCOMB_X77_Y33_N8
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[21]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[21]~37_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[21]~36_combout\ & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3)) # (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~17_combout\)))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[21]~36_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~19_combout\ & 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[21]~36_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~19_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~17_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[21]~37_combout\);

-- Location: LCCOMB_X38_Y58_N22
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~22_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0)) # ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a72~portbdataout\)))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a20~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a72~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a20~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~22_combout\);

-- Location: LCCOMB_X38_Y58_N18
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[20]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[20]~38_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a384~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a332~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a332~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a384~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[20]~38_combout\);

-- Location: LCCOMB_X38_Y58_N16
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[20]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[20]~39_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a306~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a280~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a280~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a306~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[20]~39_combout\);

-- Location: LCCOMB_X38_Y58_N26
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[20]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[20]~40_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a254~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a228~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a254~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a228~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[20]~40_combout\);

-- Location: LCCOMB_X38_Y58_N20
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[20]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[20]~41_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a410~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a358~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a410~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a358~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[20]~41_combout\);

-- Location: LCCOMB_X38_Y58_N10
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[20]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[20]~42_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[20]~41_combout\)))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[20]~40_combout\) # ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[20]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[20]~40_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[20]~41_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[20]~39_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[20]~42_combout\);

-- Location: LCCOMB_X38_Y58_N12
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[20]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[20]~43_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[20]~42_combout\) # ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & 
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[20]~38_combout\)))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[20]~42_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[20]~38_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[20]~43_combout\);

-- Location: FF_X68_Y37_N13
\dacLIN_SIG[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \AUDIO_CODEC_INST|adcLOUT\(8),
	clrn => \INST_DELAY_RESET|oRESET~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => dacLIN_SIG(8));

-- Location: LCCOMB_X63_Y14_N6
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~24_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0)) # ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a175~portbdataout\)))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a123~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a123~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a175~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~24_combout\);

-- Location: LCCOMB_X63_Y14_N26
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~26_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1))))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a71~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a19~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a71~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a19~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~26_combout\);

-- Location: LCCOMB_X63_Y14_N12
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~27_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~26_combout\ & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a97~portbdataout\) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~26_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a45~portbdataout\ & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~26_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a45~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a97~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~27_combout\);

-- Location: LCCOMB_X63_Y14_N10
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[19]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[19]~47_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a253~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a227~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a253~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a227~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[19]~47_combout\);

-- Location: LCCOMB_X38_Y57_N28
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~28_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0)) # ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a174~portbdataout\)))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a122~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a122~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a174~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~28_combout\);

-- Location: LCCOMB_X38_Y57_N2
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~29_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~28_combout\ & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a200~portbdataout\) # ((!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~28_combout\ & (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a148~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a200~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~28_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a148~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~29_combout\);

-- Location: LCCOMB_X38_Y57_N16
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~30_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1))))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a70~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a18~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a18~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a70~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~30_combout\);

-- Location: LCCOMB_X38_Y57_N14
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~31_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~30_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a96~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~30_combout\ & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a44~portbdataout\))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a96~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a44~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~30_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~31_combout\);

-- Location: LCCOMB_X38_Y57_N20
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[18]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[18]~52_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~29_combout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~31_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~29_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[18]~52_combout\);

-- Location: LCCOMB_X38_Y57_N22
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[18]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[18]~53_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a304~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a278~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a304~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a278~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[18]~53_combout\);

-- Location: LCCOMB_X38_Y57_N12
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[18]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[18]~54_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a252~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a226~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a252~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a226~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[18]~54_combout\);

-- Location: LCCOMB_X38_Y57_N10
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[18]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[18]~55_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[18]~53_combout\) # (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[18]~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[18]~53_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[18]~54_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[18]~55_combout\);

-- Location: LCCOMB_X38_Y57_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[18]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[18]~56_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a408~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a356~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a408~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a356~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[18]~56_combout\);

-- Location: LCCOMB_X38_Y57_N18
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[18]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[18]~57_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a382~portbdataout\))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a330~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a330~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a382~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[18]~57_combout\);

-- Location: LCCOMB_X38_Y57_N24
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[18]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[18]~58_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[18]~56_combout\) # ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[18]~57_combout\ & 
-- !\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[18]~57_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[18]~56_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[18]~58_combout\);

-- Location: LCCOMB_X38_Y57_N26
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[18]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[18]~59_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[18]~52_combout\) # 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[18]~55_combout\) # 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[18]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[18]~55_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[18]~52_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[18]~58_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[18]~59_combout\);

-- Location: LCCOMB_X43_Y13_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~32_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1))))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a173~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a121~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a173~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a121~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~32_combout\);

-- Location: LCCOMB_X43_Y13_N10
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~33_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~32_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a199~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~32_combout\ & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a147~portbdataout\))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a199~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a147~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~32_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~33_combout\);

-- Location: FF_X68_Y37_N7
\dacLIN_SIG[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \AUDIO_CODEC_INST|adcLOUT\(5),
	clrn => \INST_DELAY_RESET|oRESET~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => dacLIN_SIG(5));

-- Location: LCCOMB_X77_Y13_N26
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~36_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0)) # (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a172~portbdataout\)))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a120~portbdataout\ & 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a120~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a172~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~36_combout\);

-- Location: LCCOMB_X77_Y13_N28
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~37_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~36_combout\ & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a198~portbdataout\) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~36_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a146~portbdataout\ & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~36_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a146~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a198~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~37_combout\);

-- Location: LCCOMB_X77_Y13_N6
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~38_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a68~portbdataout\) # ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (((!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a16~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a68~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a16~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~38_combout\);

-- Location: LCCOMB_X77_Y13_N12
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~39_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~38_combout\ & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a94~portbdataout\)) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0)))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~38_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a42~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~38_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a94~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a42~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~39_combout\);

-- Location: LCCOMB_X77_Y13_N18
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[16]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[16]~67_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a380~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a328~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a328~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a380~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[16]~67_combout\);

-- Location: LCCOMB_X77_Y13_N16
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[16]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[16]~68_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a302~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a276~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a302~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a276~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[16]~68_combout\);

-- Location: LCCOMB_X77_Y13_N10
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[16]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[16]~69_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a250~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a224~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a250~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a224~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[16]~69_combout\);

-- Location: LCCOMB_X77_Y13_N8
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[16]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[16]~70_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a406~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a354~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a354~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a406~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[16]~70_combout\);

-- Location: LCCOMB_X77_Y13_N30
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[16]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[16]~71_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[16]~70_combout\)))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[16]~69_combout\) # ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[16]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[16]~69_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[16]~70_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[16]~68_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[16]~71_combout\);

-- Location: LCCOMB_X77_Y13_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[16]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[16]~72_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[16]~71_combout\) # ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & 
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[16]~67_combout\)))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[16]~71_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[16]~67_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[16]~72_combout\);

-- Location: LCCOMB_X77_Y13_N14
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[16]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[16]~73_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[16]~72_combout\)))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[16]~72_combout\ & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~37_combout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[16]~72_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~39_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~37_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[16]~72_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[16]~73_combout\);

-- Location: LCCOMB_X77_Y46_N10
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~40_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1))))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a171~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a119~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a171~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a119~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~40_combout\);

-- Location: LCCOMB_X77_Y46_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~41_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~40_combout\ & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a197~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~40_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a145~portbdataout\)))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a145~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a197~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~40_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~41_combout\);

-- Location: LCCOMB_X77_Y46_N14
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~42_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0)) # (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a67~portbdataout\)))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a15~portbdataout\ & 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a15~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a67~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~42_combout\);

-- Location: LCCOMB_X77_Y46_N28
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~43_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~42_combout\ & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a93~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~42_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a41~portbdataout\)))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a41~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~42_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a93~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~43_combout\);

-- Location: LCCOMB_X77_Y46_N4
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[15]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[15]~74_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~41_combout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~43_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~41_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[15]~74_combout\);

-- Location: LCCOMB_X77_Y46_N2
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[15]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[15]~75_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a301~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a275~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a275~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a301~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[15]~75_combout\);

-- Location: LCCOMB_X77_Y46_N16
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[15]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[15]~76_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a249~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a223~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a249~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a223~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[15]~76_combout\);

-- Location: LCCOMB_X77_Y46_N6
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[15]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[15]~77_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[15]~76_combout\) # (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[15]~75_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[15]~76_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[15]~75_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[15]~77_combout\);

-- Location: LCCOMB_X77_Y46_N24
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[15]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[15]~78_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a405~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a353~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a353~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a405~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[15]~78_combout\);

-- Location: LCCOMB_X77_Y46_N18
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[15]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[15]~79_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a379~portbdataout\)) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a327~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a379~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a327~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[15]~79_combout\);

-- Location: LCCOMB_X77_Y46_N12
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[15]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[15]~80_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[15]~78_combout\) # ((!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[15]~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[15]~79_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[15]~78_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[15]~80_combout\);

-- Location: LCCOMB_X77_Y46_N30
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[15]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[15]~81_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[15]~74_combout\) # 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[15]~80_combout\) # 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[15]~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[15]~80_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[15]~74_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[15]~77_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[15]~81_combout\);

-- Location: LCCOMB_X63_Y14_N16
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~44_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a170~portbdataout\) # ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a118~portbdataout\ & 
-- !\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a170~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a118~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~44_combout\);

-- Location: LCCOMB_X63_Y14_N2
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~45_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~44_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a196~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~44_combout\ & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a144~portbdataout\))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a196~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a144~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~44_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~45_combout\);

-- Location: LCCOMB_X43_Y13_N30
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~46_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1))))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a66~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a14~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a66~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a14~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~46_combout\);

-- Location: LCCOMB_X43_Y13_N12
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~47_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~46_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a92~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~46_combout\ & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a40~portbdataout\))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a92~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~46_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a40~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~47_combout\);

-- Location: LCCOMB_X43_Y13_N22
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[14]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[14]~82_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a378~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a326~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a326~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a378~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[14]~82_combout\);

-- Location: LCCOMB_X52_Y14_N20
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[14]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[14]~83_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a300~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a274~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a300~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a274~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[14]~83_combout\);

-- Location: LCCOMB_X52_Y14_N22
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[14]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[14]~84_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a248~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a222~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a222~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a248~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[14]~84_combout\);

-- Location: LCCOMB_X52_Y14_N28
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[14]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[14]~85_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a404~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a352~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a352~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a404~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[14]~85_combout\);

-- Location: LCCOMB_X52_Y14_N30
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[14]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[14]~86_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[14]~85_combout\)))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[14]~84_combout\) # ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[14]~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[14]~84_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[14]~85_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[14]~83_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[14]~86_combout\);

-- Location: LCCOMB_X43_Y13_N16
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[14]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[14]~87_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[14]~86_combout\) # ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & 
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[14]~82_combout\)))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[14]~82_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[14]~86_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[14]~87_combout\);

-- Location: LCCOMB_X43_Y13_N26
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[14]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[14]~88_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[14]~87_combout\ & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~45_combout\) # (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[14]~87_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~47_combout\ & 
-- ((!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~47_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[14]~87_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~45_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[14]~88_combout\);

-- Location: FF_X69_Y37_N5
\AUDIO_CODEC_INST|AUDIO_buffer_in[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|AUDIO_buffer_in~6_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|AUDIO_buffer_in\(14));

-- Location: FF_X68_Y44_N11
\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~67_combout\,
	clrn => \INST_DELAY_RESET|oRESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(28));

-- Location: LCCOMB_X68_Y44_N26
\AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~0_combout\ = (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(28) & (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(29) & 
-- (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(30) & !\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(28),
	datab => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(29),
	datac => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(30),
	datad => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(27),
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~0_combout\);

-- Location: FF_X68_Y44_N9
\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~69_combout\,
	clrn => \INST_DELAY_RESET|oRESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(26));

-- Location: FF_X68_Y44_N3
\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~72_combout\,
	clrn => \INST_DELAY_RESET|oRESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(23));

-- Location: LCCOMB_X68_Y44_N12
\AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~1_combout\ = (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(24) & (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(25) & 
-- (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(26) & !\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(24),
	datab => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(25),
	datac => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(26),
	datad => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(23),
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~1_combout\);

-- Location: FF_X68_Y44_N1
\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~74_combout\,
	clrn => \INST_DELAY_RESET|oRESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(21));

-- Location: LCCOMB_X68_Y44_N30
\AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~2_combout\ = (\AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~1_combout\ & (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(21) & 
-- (\AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~0_combout\ & !\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~1_combout\,
	datab => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(21),
	datac => \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~0_combout\,
	datad => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(22),
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~2_combout\);

-- Location: FF_X70_Y45_N21
\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~79_combout\,
	clrn => \INST_DELAY_RESET|oRESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(14));

-- Location: FF_X68_Y44_N17
\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~84_combout\,
	clrn => \INST_DELAY_RESET|oRESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(16));

-- Location: FF_X68_Y44_N15
\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~87_combout\,
	clrn => \INST_DELAY_RESET|oRESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(18));

-- Location: LCCOMB_X72_Y45_N12
\INST_DELAY_RESET|Cont[0]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_DELAY_RESET|Cont[0]~57_combout\ = (!\INST_DELAY_RESET|Equal0~6_combout\) # (!\INST_DELAY_RESET|Cont\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_DELAY_RESET|Cont\(0),
	datad => \INST_DELAY_RESET|Equal0~6_combout\,
	combout => \INST_DELAY_RESET|Cont[0]~57_combout\);

-- Location: FF_X73_Y42_N11
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita13~combout\,
	ena => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(13));

-- Location: FF_X74_Y43_N13
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q\);

-- Location: FF_X65_Y37_N23
\AUDIO_CODEC_INST|adcLOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \AUDIO_CODEC_INST|AUDIO_buffer_out\(13),
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	sload => VCC,
	ena => \AUDIO_CODEC_INST|adcLOUT[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcLOUT\(14));

-- Location: FF_X65_Y37_N17
\AUDIO_CODEC_INST|adcLOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|adcLOUT[13]~feeder_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	ena => \AUDIO_CODEC_INST|adcLOUT[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcLOUT\(13));

-- Location: FF_X65_Y37_N27
\AUDIO_CODEC_INST|adcLOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|adcLOUT[8]~feeder_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	ena => \AUDIO_CODEC_INST|adcLOUT[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcLOUT\(8));

-- Location: FF_X63_Y37_N9
\AUDIO_CODEC_INST|adcLOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|adcLOUT[5]~feeder_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	ena => \AUDIO_CODEC_INST|adcLOUT[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcLOUT\(5));

-- Location: FF_X69_Y37_N17
\AUDIO_CODEC_INST|AUDIO_buffer_in[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|AUDIO_buffer_in~9_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|AUDIO_buffer_in\(13));

-- Location: LCCOMB_X69_Y37_N2
\AUDIO_CODEC_INST|AUDIO_buffer_in~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|AUDIO_buffer_in~5_combout\ = (\AUDIO_CODEC_INST|AUDIO_buffer_in~2_combout\) # ((\AUDIO_CODEC_INST|AUDIO_buffer_in~1_combout\) # ((!\AUDIO_CODEC_INST|LessThan2~1_combout\ & \AUDIO_CODEC_INST|AUDIO_buffer_in\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|LessThan2~1_combout\,
	datab => \AUDIO_CODEC_INST|AUDIO_buffer_in\(13),
	datac => \AUDIO_CODEC_INST|AUDIO_buffer_in~2_combout\,
	datad => \AUDIO_CODEC_INST|AUDIO_buffer_in~1_combout\,
	combout => \AUDIO_CODEC_INST|AUDIO_buffer_in~5_combout\);

-- Location: LCCOMB_X69_Y37_N4
\AUDIO_CODEC_INST|AUDIO_buffer_in~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|AUDIO_buffer_in~6_combout\ = (\AUDIO_CODEC_INST|AUDIO_buffer_in~5_combout\) # ((!\SW[0]~input_o\ & (\AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\ & \Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \AUDIO_CODEC_INST|AUDIO_buffer_in~5_combout\,
	datac => \AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\,
	datad => \Add0~28_combout\,
	combout => \AUDIO_CODEC_INST|AUDIO_buffer_in~6_combout\);

-- Location: LCCOMB_X77_Y33_N26
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~48_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a168~portbdataout\) # (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a116~portbdataout\ & 
-- ((!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a116~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a168~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~48_combout\);

-- Location: LCCOMB_X77_Y33_N16
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~49_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~48_combout\ & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a194~portbdataout\) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~48_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a142~portbdataout\ & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~48_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a142~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a194~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~49_combout\);

-- Location: LCCOMB_X77_Y33_N22
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~50_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a64~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a12~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a64~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a12~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~50_combout\);

-- Location: LCCOMB_X77_Y33_N28
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~51_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~50_combout\ & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a90~portbdataout\) # ((!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~50_combout\ & (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a38~portbdataout\ & 
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a90~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a38~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~50_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~51_combout\);

-- Location: LCCOMB_X77_Y33_N18
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[12]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[12]~89_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~49_combout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~51_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~49_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[12]~89_combout\);

-- Location: LCCOMB_X77_Y46_N8
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[12]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[12]~90_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a272~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a220~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a220~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a272~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[12]~90_combout\);

-- Location: LCCOMB_X77_Y46_N26
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[12]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[12]~91_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a298~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a246~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a246~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a298~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[12]~91_combout\);

-- Location: LCCOMB_X77_Y46_N20
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[12]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[12]~92_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[12]~91_combout\) # (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[12]~90_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[12]~91_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[12]~90_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[12]~92_combout\);

-- Location: LCCOMB_X38_Y46_N12
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[12]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[12]~93_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a402~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a350~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a402~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a350~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[12]~93_combout\);

-- Location: LCCOMB_X50_Y51_N12
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[12]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[12]~94_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a376~portbdataout\)) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a324~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a376~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a324~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[12]~94_combout\);

-- Location: LCCOMB_X38_Y46_N14
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[12]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[12]~95_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[12]~93_combout\) # ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[12]~94_combout\ & 
-- !\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[12]~93_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[12]~94_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[12]~95_combout\);

-- Location: LCCOMB_X77_Y46_N22
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[12]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[12]~96_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[12]~89_combout\) # 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[12]~95_combout\) # 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[12]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[12]~89_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[12]~95_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[12]~92_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[12]~96_combout\);

-- Location: FF_X61_Y37_N11
\dacRIN_SIG[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \dacRIN_SIG[15]~feeder_combout\,
	clrn => \INST_DELAY_RESET|oRESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => dacRIN_SIG(15));

-- Location: FF_X61_Y37_N9
\dacRIN_SIG[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \dacRIN_SIG[14]~feeder_combout\,
	clrn => \INST_DELAY_RESET|oRESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => dacRIN_SIG(14));

-- Location: LCCOMB_X38_Y46_N8
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~52_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0)) # ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a167~portbdataout\)))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a115~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a115~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a167~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~52_combout\);

-- Location: LCCOMB_X38_Y46_N30
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~53_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~52_combout\ & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a193~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~52_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a141~portbdataout\)))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a141~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~52_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a193~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~53_combout\);

-- Location: LCCOMB_X63_Y38_N12
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~54_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1))))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a63~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a11~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a63~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a11~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~54_combout\);

-- Location: LCCOMB_X63_Y38_N2
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~55_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~54_combout\ & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a89~portbdataout\) # ((!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~54_combout\ & (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a37~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~54_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a89~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a37~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~55_combout\);

-- Location: LCCOMB_X43_Y37_N16
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[11]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[11]~97_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~53_combout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~55_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~53_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~55_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[11]~97_combout\);

-- Location: LCCOMB_X54_Y38_N16
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[11]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[11]~98_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a271~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a219~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a271~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a219~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[11]~98_combout\);

-- Location: LCCOMB_X52_Y45_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[11]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[11]~99_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a297~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a245~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a245~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a297~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[11]~99_combout\);

-- Location: LCCOMB_X53_Y37_N28
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[11]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[11]~100_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[11]~99_combout\) # (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[11]~98_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[11]~99_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[11]~98_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[11]~100_combout\);

-- Location: LCCOMB_X43_Y37_N6
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[11]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[11]~101_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a401~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a349~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a401~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a349~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[11]~101_combout\);

-- Location: LCCOMB_X43_Y37_N20
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[11]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[11]~102_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a375~portbdataout\))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a323~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a323~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a375~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[11]~102_combout\);

-- Location: LCCOMB_X43_Y37_N26
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[11]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[11]~103_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[11]~101_combout\) # ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[11]~102_combout\ & 
-- !\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[11]~101_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[11]~102_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[11]~103_combout\);

-- Location: LCCOMB_X43_Y37_N28
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[11]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[11]~104_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[11]~97_combout\) # 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[11]~103_combout\) # 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[11]~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[11]~97_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[11]~103_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[11]~100_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[11]~104_combout\);

-- Location: FF_X61_Y37_N15
\dacRIN_SIG[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \dacRIN_SIG[13]~feeder_combout\,
	clrn => \INST_DELAY_RESET|oRESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => dacRIN_SIG(13));

-- Location: LCCOMB_X43_Y28_N16
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~56_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1))))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a166~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a114~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a114~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a166~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~56_combout\);

-- Location: LCCOMB_X43_Y28_N30
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~57_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~56_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a192~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~56_combout\ & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a140~portbdataout\))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a192~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a140~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~56_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~57_combout\);

-- Location: LCCOMB_X43_Y28_N20
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~58_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0)) # (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a62~portbdataout\)))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a10~portbdataout\ & 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a10~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a62~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~58_combout\);

-- Location: LCCOMB_X43_Y28_N14
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~59_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~58_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a88~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~58_combout\ & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a36~portbdataout\))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a88~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a36~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~58_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~59_combout\);

-- Location: LCCOMB_X43_Y28_N8
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[10]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[10]~105_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a374~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a322~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a322~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a374~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[10]~105_combout\);

-- Location: LCCOMB_X38_Y26_N16
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[10]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[10]~106_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a270~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a218~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a218~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a270~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[10]~106_combout\);

-- Location: LCCOMB_X38_Y26_N14
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[10]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[10]~107_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a296~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a244~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a296~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a244~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[10]~107_combout\);

-- Location: LCCOMB_X38_Y26_N20
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[10]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[10]~108_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a400~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a348~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a400~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a348~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[10]~108_combout\);

-- Location: LCCOMB_X38_Y26_N18
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[10]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[10]~109_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[10]~108_combout\)) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[10]~106_combout\) # (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[10]~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[10]~108_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[10]~106_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[10]~107_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[10]~109_combout\);

-- Location: LCCOMB_X43_Y28_N22
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[10]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[10]~110_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[10]~109_combout\) # ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[10]~105_combout\ & 
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2))))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[10]~109_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[10]~105_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[10]~110_combout\);

-- Location: LCCOMB_X43_Y28_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[10]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[10]~111_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[10]~110_combout\ & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~57_combout\) # (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[10]~110_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~59_combout\ & 
-- ((!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[10]~110_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~59_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~57_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[10]~111_combout\);

-- Location: FF_X61_Y37_N17
\dacRIN_SIG[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \dacRIN_SIG[12]~feeder_combout\,
	clrn => \INST_DELAY_RESET|oRESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => dacRIN_SIG(12));

-- Location: LCCOMB_X76_Y56_N4
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~60_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1))))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a165~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a113~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a165~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a113~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~60_combout\);

-- Location: LCCOMB_X76_Y56_N2
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~61_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~60_combout\ & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a191~portbdataout\) # ((!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~60_combout\ & (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a139~portbdataout\ & 
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a191~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a139~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~60_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~61_combout\);

-- Location: LCCOMB_X76_Y56_N16
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~62_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1))))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a61~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a61~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~62_combout\);

-- Location: LCCOMB_X76_Y56_N22
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~63_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~62_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a87~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~62_combout\ & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a35~portbdataout\))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~62_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a87~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a35~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~63_combout\);

-- Location: LCCOMB_X77_Y52_N6
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[9]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[9]~112_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a373~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a321~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a373~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a321~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[9]~112_combout\);

-- Location: LCCOMB_X77_Y58_N4
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[9]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[9]~113_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a269~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a217~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a217~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a269~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[9]~113_combout\);

-- Location: LCCOMB_X77_Y58_N6
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[9]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[9]~114_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a295~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a243~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a295~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a243~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[9]~114_combout\);

-- Location: LCCOMB_X77_Y58_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[9]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[9]~115_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a399~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a347~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a399~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a347~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[9]~115_combout\);

-- Location: LCCOMB_X77_Y58_N14
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[9]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[9]~116_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[9]~115_combout\)))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[9]~114_combout\) # ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[9]~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[9]~114_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[9]~113_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[9]~115_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[9]~116_combout\);

-- Location: LCCOMB_X76_Y56_N8
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[9]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[9]~117_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[9]~116_combout\) # ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[9]~112_combout\ & 
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2))))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[9]~112_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[9]~116_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[9]~117_combout\);

-- Location: LCCOMB_X76_Y56_N26
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[9]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[9]~118_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[9]~117_combout\)))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[9]~117_combout\ & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~61_combout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[9]~117_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~63_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[9]~117_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~61_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[9]~118_combout\);

-- Location: FF_X61_Y37_N19
\dacRIN_SIG[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \dacRIN_SIG[11]~feeder_combout\,
	clrn => \INST_DELAY_RESET|oRESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => dacRIN_SIG(11));

-- Location: LCCOMB_X76_Y56_N28
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~64_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1))))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a164~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a112~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a164~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a112~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~64_combout\);

-- Location: LCCOMB_X76_Y56_N14
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~65_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~64_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a190~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~64_combout\ & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a138~portbdataout\))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~64_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a190~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a138~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~65_combout\);

-- Location: LCCOMB_X76_Y56_N20
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~66_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a60~portbdataout\) # (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8~portbdataout\ & 
-- ((!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a60~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~66_combout\);

-- Location: LCCOMB_X76_Y56_N10
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~67_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~66_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a86~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~66_combout\ & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a34~portbdataout\))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a86~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a34~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~66_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~67_combout\);

-- Location: LCCOMB_X76_Y56_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[8]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[8]~119_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~65_combout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~67_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~65_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~67_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[8]~119_combout\);

-- Location: LCCOMB_X65_Y52_N4
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[8]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[8]~120_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a268~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a216~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a268~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a216~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[8]~120_combout\);

-- Location: LCCOMB_X76_Y56_N18
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[8]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[8]~121_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a294~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a242~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a242~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a294~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[8]~121_combout\);

-- Location: LCCOMB_X76_Y56_N12
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[8]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[8]~122_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[8]~120_combout\) # (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[8]~121_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[8]~120_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[8]~121_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[8]~122_combout\);

-- Location: LCCOMB_X77_Y24_N24
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[8]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[8]~123_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a398~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a346~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a346~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a398~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[8]~123_combout\);

-- Location: LCCOMB_X77_Y24_N30
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[8]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[8]~124_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a372~portbdataout\))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a320~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a320~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a372~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[8]~124_combout\);

-- Location: LCCOMB_X77_Y24_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[8]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[8]~125_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[8]~123_combout\) # ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[8]~124_combout\ & 
-- !\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[8]~123_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[8]~124_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[8]~125_combout\);

-- Location: LCCOMB_X76_Y56_N6
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[8]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[8]~126_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[8]~119_combout\) # 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[8]~122_combout\) # 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[8]~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[8]~122_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[8]~125_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[8]~119_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[8]~126_combout\);

-- Location: FF_X61_Y37_N29
\dacRIN_SIG[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \dacRIN_SIG[10]~feeder_combout\,
	clrn => \INST_DELAY_RESET|oRESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => dacRIN_SIG(10));

-- Location: LCCOMB_X77_Y24_N22
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~68_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a163~portbdataout\) # (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a111~portbdataout\ & 
-- ((!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a111~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a163~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~68_combout\);

-- Location: LCCOMB_X77_Y24_N28
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~69_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~68_combout\ & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a189~portbdataout\) # ((!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~68_combout\ & (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a137~portbdataout\ & 
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~68_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a189~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a137~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~69_combout\);

-- Location: LCCOMB_X77_Y24_N18
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~70_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a59~portbdataout\) # ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7~portbdataout\ & 
-- !\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a59~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~70_combout\);

-- Location: LCCOMB_X77_Y24_N16
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~71_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~70_combout\ & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a85~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~70_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a33~portbdataout\)))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~70_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~70_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a33~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a85~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~71_combout\);

-- Location: LCCOMB_X77_Y24_N2
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[7]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[7]~127_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a371~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a319~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a319~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a371~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[7]~127_combout\);

-- Location: LCCOMB_X77_Y24_N4
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[7]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[7]~128_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a267~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a215~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a267~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a215~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[7]~128_combout\);

-- Location: LCCOMB_X77_Y24_N10
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[7]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[7]~129_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a293~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a241~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a293~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a241~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[7]~129_combout\);

-- Location: LCCOMB_X77_Y24_N20
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[7]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[7]~130_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a397~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a345~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a397~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a345~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[7]~130_combout\);

-- Location: LCCOMB_X77_Y24_N6
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[7]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[7]~131_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[7]~130_combout\)) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[7]~128_combout\) # (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[7]~129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[7]~130_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[7]~128_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[7]~129_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[7]~131_combout\);

-- Location: LCCOMB_X77_Y24_N12
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[7]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[7]~132_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[7]~131_combout\) # ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & 
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[7]~127_combout\)))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[7]~131_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[7]~127_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[7]~132_combout\);

-- Location: LCCOMB_X77_Y24_N26
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[7]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[7]~133_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[7]~132_combout\ & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3)) # (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~69_combout\)))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[7]~132_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~71_combout\ & 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[7]~132_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~71_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~69_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[7]~133_combout\);

-- Location: FF_X61_Y37_N31
\dacRIN_SIG[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \dacRIN_SIG[9]~feeder_combout\,
	clrn => \INST_DELAY_RESET|oRESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => dacRIN_SIG(9));

-- Location: LCCOMB_X77_Y58_N24
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~72_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0)) # ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a162~portbdataout\)))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a110~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a110~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a162~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~72_combout\);

-- Location: LCCOMB_X77_Y58_N2
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~73_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~72_combout\ & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a188~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~72_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a136~portbdataout\)))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a136~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a188~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~72_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~73_combout\);

-- Location: LCCOMB_X77_Y58_N20
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~74_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a58~portbdataout\) # ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (((!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a58~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~74_combout\);

-- Location: LCCOMB_X77_Y58_N22
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~75_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~74_combout\ & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a84~portbdataout\) # ((!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~74_combout\ & (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a32~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a84~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~74_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a32~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~75_combout\);

-- Location: LCCOMB_X77_Y58_N8
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[6]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[6]~134_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~73_combout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~75_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~73_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[6]~134_combout\);

-- Location: LCCOMB_X77_Y58_N26
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[6]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[6]~135_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a266~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a214~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a266~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a214~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[6]~135_combout\);

-- Location: LCCOMB_X77_Y58_N16
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[6]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[6]~136_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a292~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a240~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a292~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a240~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[6]~136_combout\);

-- Location: LCCOMB_X77_Y58_N18
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[6]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[6]~137_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[6]~135_combout\) # (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[6]~136_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[6]~135_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[6]~136_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[6]~137_combout\);

-- Location: LCCOMB_X77_Y58_N28
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[6]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[6]~138_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a396~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a344~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a396~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a344~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[6]~138_combout\);

-- Location: LCCOMB_X77_Y58_N10
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[6]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[6]~139_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a370~portbdataout\))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a318~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a318~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a370~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[6]~139_combout\);

-- Location: LCCOMB_X77_Y58_N12
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[6]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[6]~140_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[6]~138_combout\) # ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[6]~139_combout\ & 
-- !\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[6]~139_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[6]~138_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[6]~140_combout\);

-- Location: LCCOMB_X77_Y58_N30
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[6]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[6]~141_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[6]~134_combout\) # 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[6]~140_combout\) # 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[6]~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[6]~140_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[6]~134_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[6]~137_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[6]~141_combout\);

-- Location: FF_X61_Y37_N5
\dacRIN_SIG[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \dacRIN_SIG[8]~feeder_combout\,
	clrn => \INST_DELAY_RESET|oRESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => dacRIN_SIG(8));

-- Location: LCCOMB_X38_Y15_N4
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~76_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a161~portbdataout\) # ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a109~portbdataout\ & 
-- !\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a161~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a109~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~76_combout\);

-- Location: LCCOMB_X38_Y15_N30
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~77_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~76_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a187~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~76_combout\ & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a135~portbdataout\))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a187~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~76_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a135~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~77_combout\);

-- Location: LCCOMB_X38_Y15_N28
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~78_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a57~portbdataout\) # ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5~portbdataout\ & 
-- !\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a57~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~78_combout\);

-- Location: LCCOMB_X38_Y15_N6
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~79_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~78_combout\ & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a83~portbdataout\) # ((!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~78_combout\ & (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a31~portbdataout\ & 
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a83~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~78_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a31~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~79_combout\);

-- Location: LCCOMB_X38_Y15_N24
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[5]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[5]~142_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~77_combout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~79_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~77_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~79_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[5]~142_combout\);

-- Location: LCCOMB_X38_Y15_N22
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[5]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[5]~143_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a265~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a213~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a265~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a213~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[5]~143_combout\);

-- Location: LCCOMB_X38_Y15_N20
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[5]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[5]~144_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a291~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a239~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a291~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a239~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[5]~144_combout\);

-- Location: LCCOMB_X38_Y15_N10
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[5]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[5]~145_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[5]~143_combout\) # (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[5]~144_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[5]~143_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[5]~144_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[5]~145_combout\);

-- Location: LCCOMB_X38_Y15_N12
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[5]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[5]~146_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a395~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a343~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a395~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a343~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[5]~146_combout\);

-- Location: LCCOMB_X38_Y15_N18
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[5]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[5]~147_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a369~portbdataout\)) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a317~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a369~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a317~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[5]~147_combout\);

-- Location: LCCOMB_X38_Y15_N16
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[5]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[5]~148_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[5]~146_combout\) # ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[5]~147_combout\ & 
-- !\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[5]~146_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[5]~147_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[5]~148_combout\);

-- Location: LCCOMB_X38_Y15_N2
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[5]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[5]~149_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[5]~142_combout\) # 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[5]~145_combout\) # 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[5]~148_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[5]~145_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[5]~142_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[5]~148_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[5]~149_combout\);

-- Location: FF_X61_Y37_N23
\dacRIN_SIG[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \AUDIO_CODEC_INST|adcROUT\(7),
	clrn => \INST_DELAY_RESET|oRESET~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => dacRIN_SIG(7));

-- Location: LCCOMB_X38_Y26_N28
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~80_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1))))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a160~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a108~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a160~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a108~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~80_combout\);

-- Location: LCCOMB_X38_Y26_N6
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~81_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~80_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a186~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~80_combout\ & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a134~portbdataout\))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~80_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~80_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a186~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a134~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~81_combout\);

-- Location: LCCOMB_X38_Y26_N4
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~82_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1))))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a56~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a56~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~82_combout\);

-- Location: LCCOMB_X38_Y26_N26
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~83_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~82_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a82~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~82_combout\ & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a30~portbdataout\))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~82_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~82_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a82~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a30~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~83_combout\);

-- Location: LCCOMB_X38_Y26_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[4]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[4]~150_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~81_combout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~83_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~81_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[4]~150_combout\);

-- Location: LCCOMB_X38_Y26_N30
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[4]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[4]~151_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a264~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a212~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a212~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a264~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[4]~151_combout\);

-- Location: LCCOMB_X38_Y26_N24
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[4]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[4]~152_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a290~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a238~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a238~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a290~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[4]~152_combout\);

-- Location: LCCOMB_X38_Y26_N10
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[4]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[4]~153_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[4]~151_combout\) # (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[4]~152_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[4]~151_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[4]~152_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[4]~153_combout\);

-- Location: LCCOMB_X38_Y26_N12
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[4]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[4]~154_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a394~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a342~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a342~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a394~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[4]~154_combout\);

-- Location: LCCOMB_X38_Y26_N2
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[4]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[4]~155_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a368~portbdataout\))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a316~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a316~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a368~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[4]~155_combout\);

-- Location: LCCOMB_X38_Y26_N8
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[4]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[4]~156_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[4]~154_combout\) # ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[4]~155_combout\ & 
-- !\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[4]~154_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[4]~155_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[4]~156_combout\);

-- Location: LCCOMB_X38_Y26_N22
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[4]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[4]~157_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[4]~150_combout\) # 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[4]~153_combout\) # 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[4]~156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[4]~153_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[4]~150_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[4]~156_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[4]~157_combout\);

-- Location: FF_X61_Y37_N1
\dacRIN_SIG[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \dacRIN_SIG[6]~feeder_combout\,
	clrn => \INST_DELAY_RESET|oRESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => dacRIN_SIG(6));

-- Location: LCCOMB_X63_Y38_N28
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~84_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1))))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a159~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a107~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a107~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a159~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~84_combout\);

-- Location: LCCOMB_X63_Y38_N22
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~85_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~84_combout\ & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a185~portbdataout\) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~84_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a133~portbdataout\ & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a133~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~84_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a185~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~85_combout\);

-- Location: LCCOMB_X63_Y38_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~86_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1))))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a55~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a55~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~86_combout\);

-- Location: LCCOMB_X63_Y38_N18
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~87_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~86_combout\ & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a81~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~86_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a29~portbdataout\)))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a29~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a81~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~86_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~87_combout\);

-- Location: LCCOMB_X63_Y38_N8
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[3]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[3]~158_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a367~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a315~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a367~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a315~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[3]~158_combout\);

-- Location: LCCOMB_X63_Y38_N30
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[3]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[3]~159_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a263~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a211~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a211~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a263~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[3]~159_combout\);

-- Location: LCCOMB_X63_Y38_N20
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[3]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[3]~160_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a289~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a237~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a289~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a237~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[3]~160_combout\);

-- Location: LCCOMB_X63_Y38_N10
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[3]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[3]~161_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a393~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a341~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a341~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a393~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[3]~161_combout\);

-- Location: LCCOMB_X63_Y38_N24
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[3]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[3]~162_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[3]~161_combout\)) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[3]~160_combout\) # (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[3]~159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[3]~161_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[3]~160_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[3]~159_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[3]~162_combout\);

-- Location: LCCOMB_X63_Y38_N26
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[3]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[3]~163_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[3]~162_combout\) # ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[3]~158_combout\ & 
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2))))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[3]~162_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[3]~158_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[3]~163_combout\);

-- Location: LCCOMB_X63_Y38_N16
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[3]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[3]~164_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[3]~163_combout\ & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~85_combout\) # (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[3]~163_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~87_combout\ & 
-- ((!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[3]~163_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~87_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~85_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[3]~164_combout\);

-- Location: FF_X61_Y37_N27
\dacRIN_SIG[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \dacRIN_SIG[5]~feeder_combout\,
	clrn => \INST_DELAY_RESET|oRESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => dacRIN_SIG(5));

-- Location: LCCOMB_X43_Y28_N26
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~88_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1))))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a158~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a106~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a106~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a158~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~88_combout\);

-- Location: LCCOMB_X43_Y28_N28
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~89_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~88_combout\ & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a184~portbdataout\) # ((!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~88_combout\ & (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a132~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~88_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a184~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a132~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~89_combout\);

-- Location: LCCOMB_X43_Y28_N10
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~90_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1))))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a54~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a54~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~90_combout\);

-- Location: LCCOMB_X43_Y28_N12
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~91_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~90_combout\ & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a80~portbdataout\) # ((!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~90_combout\ & (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a28~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~90_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a80~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a28~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~91_combout\);

-- Location: LCCOMB_X43_Y28_N18
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[2]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[2]~165_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~89_combout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~91_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~89_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[2]~165_combout\);

-- Location: LCCOMB_X38_Y15_N8
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[2]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[2]~166_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a262~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a210~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a210~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a262~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[2]~166_combout\);

-- Location: LCCOMB_X38_Y15_N26
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[2]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[2]~167_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a288~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a236~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a288~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a236~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[2]~167_combout\);

-- Location: LCCOMB_X38_Y15_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[2]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[2]~168_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[2]~167_combout\) # (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[2]~166_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[2]~167_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[2]~166_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[2]~168_combout\);

-- Location: LCCOMB_X43_Y28_N24
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[2]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[2]~169_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a392~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a340~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a392~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a340~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[2]~169_combout\);

-- Location: LCCOMB_X43_Y28_N6
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[2]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[2]~170_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a366~portbdataout\))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a314~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a314~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a366~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[2]~170_combout\);

-- Location: LCCOMB_X43_Y28_N4
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[2]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[2]~171_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[2]~169_combout\) # ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[2]~170_combout\ & 
-- !\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[2]~170_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[2]~169_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[2]~171_combout\);

-- Location: LCCOMB_X43_Y28_N2
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[2]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[2]~172_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[2]~165_combout\) # 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[2]~168_combout\) # 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[2]~171_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[2]~168_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[2]~165_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[2]~171_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[2]~172_combout\);

-- Location: FF_X61_Y37_N21
\dacRIN_SIG[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \dacRIN_SIG[4]~feeder_combout\,
	clrn => \INST_DELAY_RESET|oRESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => dacRIN_SIG(4));

-- Location: LCCOMB_X38_Y46_N4
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~92_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0)) # ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a157~portbdataout\)))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a105~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a157~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a105~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~92_combout\);

-- Location: LCCOMB_X38_Y46_N6
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~93_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~92_combout\ & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a183~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~92_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a131~portbdataout\)))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a131~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~92_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a183~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~93_combout\);

-- Location: LCCOMB_X38_Y46_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~94_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a53~portbdataout\) # ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a1~portbdataout\ & 
-- !\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a53~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a1~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~94_combout\);

-- Location: LCCOMB_X38_Y46_N18
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~95_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~94_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a79~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~94_combout\ & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a27~portbdataout\))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a79~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a27~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~94_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~95_combout\);

-- Location: LCCOMB_X38_Y46_N24
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[1]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[1]~173_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a365~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a313~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a313~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a365~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[1]~173_combout\);

-- Location: LCCOMB_X38_Y46_N26
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[1]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[1]~174_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a261~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a209~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a209~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a261~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[1]~174_combout\);

-- Location: LCCOMB_X38_Y46_N16
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[1]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[1]~175_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a287~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a235~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a287~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a235~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[1]~175_combout\);

-- Location: LCCOMB_X38_Y46_N22
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[1]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[1]~176_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a391~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a339~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a391~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a339~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[1]~176_combout\);

-- Location: LCCOMB_X38_Y46_N20
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[1]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[1]~177_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[1]~176_combout\)))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[1]~174_combout\) # ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[1]~175_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[1]~174_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[1]~176_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[1]~175_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[1]~177_combout\);

-- Location: LCCOMB_X38_Y46_N10
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[1]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[1]~178_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[1]~177_combout\) # ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[1]~173_combout\ & 
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2))))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[1]~173_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[1]~177_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[1]~178_combout\);

-- Location: LCCOMB_X38_Y46_N28
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[1]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[1]~179_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[1]~178_combout\)))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[1]~178_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~93_combout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[1]~178_combout\ & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~95_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~93_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~95_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[1]~178_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[1]~179_combout\);

-- Location: FF_X62_Y37_N1
\dacRIN_SIG[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \dacRIN_SIG[3]~feeder_combout\,
	clrn => \INST_DELAY_RESET|oRESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => dacRIN_SIG(3));

-- Location: LCCOMB_X43_Y37_N22
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~96_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0)) # ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a156~portbdataout\)))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a104~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a104~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a156~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~96_combout\);

-- Location: LCCOMB_X43_Y37_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~97_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~96_combout\ & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a182~portbdataout\) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~96_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a130~portbdataout\ & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~96_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a130~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a182~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~97_combout\);

-- Location: LCCOMB_X43_Y37_N14
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~98_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0)) # (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a52~portbdataout\)))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0~portbdataout\ & 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a52~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~98_combout\);

-- Location: LCCOMB_X43_Y37_N4
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~99_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~98_combout\ & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a78~portbdataout\) # ((!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~98_combout\ & (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a26~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a78~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~98_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a26~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~99_combout\);

-- Location: LCCOMB_X43_Y37_N10
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~180_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a364~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a312~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a364~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a312~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~180_combout\);

-- Location: LCCOMB_X43_Y37_N12
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~181_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a286~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a260~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a260~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a286~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~181_combout\);

-- Location: LCCOMB_X43_Y37_N18
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~182_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a234~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a208~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a234~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a208~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~182_combout\);

-- Location: LCCOMB_X38_Y35_N4
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~183_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a390~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a338~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a390~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a338~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~183_combout\);

-- Location: LCCOMB_X43_Y37_N8
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~184_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~183_combout\)))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~181_combout\) # ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~182_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~181_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~182_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~183_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~184_combout\);

-- Location: LCCOMB_X43_Y37_N2
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~185_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~184_combout\) # ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & 
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~180_combout\)))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~184_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~180_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~185_combout\);

-- Location: LCCOMB_X43_Y37_N24
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~186_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~185_combout\)))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~185_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~97_combout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~185_combout\ & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~99_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~97_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~99_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~185_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[0]~186_combout\);

-- Location: FF_X61_Y37_N7
\dacRIN_SIG[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \AUDIO_CODEC_INST|adcROUT\(2),
	clrn => \INST_DELAY_RESET|oRESET~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => dacRIN_SIG(2));

-- Location: FF_X70_Y45_N5
\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~94_combout\,
	clrn => \INST_DELAY_RESET|oRESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(1));

-- Location: FF_X70_Y45_N7
\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~95_combout\,
	clrn => \INST_DELAY_RESET|oRESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(0));

-- Location: LCCOMB_X68_Y44_N10
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~67_combout\ = (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\ & \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\,
	datad => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~56_combout\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~67_combout\);

-- Location: LCCOMB_X68_Y44_N8
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~69_combout\ = (\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~52_combout\ & !\AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~52_combout\,
	datad => \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~69_combout\);

-- Location: LCCOMB_X68_Y44_N2
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~72_combout\ = (\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~46_combout\ & !\AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~46_combout\,
	datad => \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~72_combout\);

-- Location: LCCOMB_X68_Y44_N0
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~74_combout\ = (\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~42_combout\ & !\AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~42_combout\,
	datad => \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~74_combout\);

-- Location: LCCOMB_X70_Y45_N20
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~79_combout\ = (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\ & \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\,
	datad => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~28_combout\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~79_combout\);

-- Location: LCCOMB_X68_Y44_N16
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~84_combout\ = (\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~32_combout\ & !\AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~32_combout\,
	datad => \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~84_combout\);

-- Location: LCCOMB_X68_Y44_N14
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~87_combout\ = (\AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\) # (\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\,
	datad => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~36_combout\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~87_combout\);

-- Location: LCCOMB_X77_Y43_N12
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LCCOMB_X76_Y42_N26
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(13) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(14) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(12) & 
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(13),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(14),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(12),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(15),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: LCCOMB_X74_Y43_N6
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(16) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~1_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout\ & 
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(16),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~1_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: LCCOMB_X77_Y43_N2
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(11) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(9) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(8) & 
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(11),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(9),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(8),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(10),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout\);

-- Location: LCCOMB_X77_Y43_N4
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(7) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(6) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(7),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(6),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout\);

-- Location: LCCOMB_X77_Y43_N10
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout\ & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout\ & 
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5_combout\);

-- Location: LCCOMB_X74_Y43_N12
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~6_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5_combout\ & (((!\Delay_aud|read_fifo~q\)) # (!\AUDIO_CODEC_INST|RL_DATA_OUT_VALID~q\))) 
-- # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q\ & ((!\Delay_aud|read_fifo~q\) # (!\AUDIO_CODEC_INST|RL_DATA_OUT_VALID~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5_combout\,
	datab => \AUDIO_CODEC_INST|RL_DATA_OUT_VALID~q\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \Delay_aud|read_fifo~q\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~6_combout\);

-- Location: LCCOMB_X76_Y43_N8
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(7)) # 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(9)) # ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(10)) # 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(7),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(9),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(10),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(8),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\);

-- Location: LCCOMB_X67_Y36_N12
\AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\ = ((\SW[0]~input_o\ & !\AUDIO_CODEC_INST|LEFT_MODE_SM~q\)) # (!\AUDIO_CODEC_INST|LessThan2~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|LessThan2~1_combout\,
	datac => \SW[0]~input_o\,
	datad => \AUDIO_CODEC_INST|LEFT_MODE_SM~q\,
	combout => \AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\);

-- Location: FF_X69_Y37_N15
\AUDIO_CODEC_INST|AUDIO_buffer_in[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|AUDIO_buffer_in~11_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|AUDIO_buffer_in\(12));

-- Location: LCCOMB_X69_Y37_N28
\AUDIO_CODEC_INST|AUDIO_buffer_in~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|AUDIO_buffer_in~8_combout\ = (\AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\ & ((\AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\ & (dacLIN_SIG(15))) # (!\AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\ & 
-- ((\AUDIO_CODEC_INST|AUDIO_buffer_in\(12)))))) # (!\AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\ & (((\AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => dacLIN_SIG(15),
	datab => \AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\,
	datac => \AUDIO_CODEC_INST|AUDIO_buffer_in\(12),
	datad => \AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\,
	combout => \AUDIO_CODEC_INST|AUDIO_buffer_in~8_combout\);

-- Location: LCCOMB_X69_Y37_N16
\AUDIO_CODEC_INST|AUDIO_buffer_in~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|AUDIO_buffer_in~9_combout\ = (\AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\ & (((\AUDIO_CODEC_INST|AUDIO_buffer_in~8_combout\)))) # (!\AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\ & ((\AUDIO_CODEC_INST|AUDIO_buffer_in~8_combout\ & 
-- ((\Add0~26_combout\))) # (!\AUDIO_CODEC_INST|AUDIO_buffer_in~8_combout\ & (\AUDIO_CODEC_INST|R_DATA_IN_temp\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|R_DATA_IN_temp\(13),
	datab => \AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\,
	datac => \Add0~26_combout\,
	datad => \AUDIO_CODEC_INST|AUDIO_buffer_in~8_combout\,
	combout => \AUDIO_CODEC_INST|AUDIO_buffer_in~9_combout\);

-- Location: FF_X65_Y37_N5
\AUDIO_CODEC_INST|adcROUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|adcROUT[15]~feeder_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	ena => \AUDIO_CODEC_INST|adcROUT[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcROUT\(15));

-- Location: FF_X65_Y37_N11
\AUDIO_CODEC_INST|adcROUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \AUDIO_CODEC_INST|AUDIO_buffer_out\(13),
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	sload => VCC,
	ena => \AUDIO_CODEC_INST|adcROUT[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcROUT\(14));

-- Location: FF_X65_Y37_N1
\AUDIO_CODEC_INST|adcROUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|adcROUT[13]~feeder_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	ena => \AUDIO_CODEC_INST|adcROUT[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcROUT\(13));

-- Location: FF_X65_Y37_N15
\AUDIO_CODEC_INST|adcROUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|adcROUT[12]~feeder_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	ena => \AUDIO_CODEC_INST|adcROUT[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcROUT\(12));

-- Location: FF_X65_Y37_N9
\AUDIO_CODEC_INST|adcROUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|adcROUT[11]~feeder_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	ena => \AUDIO_CODEC_INST|adcROUT[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcROUT\(11));

-- Location: FF_X65_Y37_N31
\AUDIO_CODEC_INST|adcROUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|adcROUT[10]~feeder_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	ena => \AUDIO_CODEC_INST|adcROUT[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcROUT\(10));

-- Location: FF_X65_Y37_N29
\AUDIO_CODEC_INST|adcROUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \AUDIO_CODEC_INST|AUDIO_buffer_out\(8),
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	sload => VCC,
	ena => \AUDIO_CODEC_INST|adcROUT[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcROUT\(9));

-- Location: FF_X65_Y37_N19
\AUDIO_CODEC_INST|adcROUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|adcROUT[8]~feeder_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	ena => \AUDIO_CODEC_INST|adcROUT[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcROUT\(8));

-- Location: FF_X63_Y37_N21
\AUDIO_CODEC_INST|adcROUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \AUDIO_CODEC_INST|AUDIO_buffer_out\(6),
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	sload => VCC,
	ena => \AUDIO_CODEC_INST|adcROUT[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcROUT\(7));

-- Location: FF_X63_Y37_N31
\AUDIO_CODEC_INST|adcROUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|adcROUT[6]~feeder_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	ena => \AUDIO_CODEC_INST|adcROUT[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcROUT\(6));

-- Location: FF_X63_Y37_N17
\AUDIO_CODEC_INST|adcROUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|adcROUT[5]~feeder_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	ena => \AUDIO_CODEC_INST|adcROUT[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcROUT\(5));

-- Location: FF_X63_Y37_N23
\AUDIO_CODEC_INST|adcROUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|adcROUT[4]~feeder_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	ena => \AUDIO_CODEC_INST|adcROUT[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcROUT\(4));

-- Location: FF_X63_Y37_N5
\AUDIO_CODEC_INST|adcROUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|adcROUT[3]~feeder_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	ena => \AUDIO_CODEC_INST|adcROUT[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcROUT\(3));

-- Location: FF_X63_Y37_N7
\AUDIO_CODEC_INST|adcROUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|adcROUT[2]~feeder_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	ena => \AUDIO_CODEC_INST|adcROUT[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcROUT\(2));

-- Location: LCCOMB_X70_Y45_N4
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~94_combout\ = (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\ & \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\,
	datad => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~2_combout\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~94_combout\);

-- Location: LCCOMB_X70_Y45_N6
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~95_combout\ = (\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~0_combout\ & !\AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~0_combout\,
	datad => \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~95_combout\);

-- Location: FF_X75_Y45_N13
\Delay_aud|currentState.Write_Read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|Selector0~0_combout\,
	clrn => \INST_DELAY_RESET|oRESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|currentState.Write_Read~q\);

-- Location: FF_X76_Y45_N7
\Delay_aud|Sample_delay_value[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|Sample_delay_value[1]~feeder_combout\,
	ena => \Delay_aud|Sample_delay_value[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|Sample_delay_value\(1));

-- Location: LCCOMB_X76_Y43_N6
\Delay_aud|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|Equal0~2_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & (\Delay_aud|Sample_delay_value\(5) & (\Delay_aud|Sample_delay_value\(4) $ 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4))))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & (!\Delay_aud|Sample_delay_value\(5) & 
-- (\Delay_aud|Sample_delay_value\(4) $ (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datab => \Delay_aud|Sample_delay_value\(4),
	datac => \Delay_aud|Sample_delay_value\(5),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	combout => \Delay_aud|Equal0~2_combout\);

-- Location: LCCOMB_X75_Y42_N22
\Delay_aud|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|Equal0~6_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(11) & (\Delay_aud|Sample_delay_value\(11) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(10) $ (!\Delay_aud|Sample_delay_value\(10))))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(11) & 
-- (!\Delay_aud|Sample_delay_value\(11) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(10) $ (!\Delay_aud|Sample_delay_value\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(11),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(10),
	datac => \Delay_aud|Sample_delay_value\(11),
	datad => \Delay_aud|Sample_delay_value\(10),
	combout => \Delay_aud|Equal0~6_combout\);

-- Location: LCCOMB_X75_Y45_N28
\Delay_aud|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|Selector1~0_combout\ = (!\Delay_aud|Add0~32_combout\ & (!\Delay_aud|LessThan1~32_combout\ & \Delay_aud|currentState.Write_Read~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|Add0~32_combout\,
	datab => \Delay_aud|LessThan1~32_combout\,
	datad => \Delay_aud|currentState.Write_Read~q\,
	combout => \Delay_aud|Selector1~0_combout\);

-- Location: FF_X69_Y37_N27
\AUDIO_CODEC_INST|AUDIO_buffer_in[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|AUDIO_buffer_in~13_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|AUDIO_buffer_in\(11));

-- Location: LCCOMB_X69_Y37_N12
\AUDIO_CODEC_INST|AUDIO_buffer_in~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|AUDIO_buffer_in~10_combout\ = (\AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\ & ((\AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\ & ((dacLIN_SIG(14)))) # (!\AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\ & 
-- (\AUDIO_CODEC_INST|AUDIO_buffer_in\(11))))) # (!\AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\ & (((\AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|AUDIO_buffer_in\(11),
	datab => \AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\,
	datac => dacLIN_SIG(14),
	datad => \AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\,
	combout => \AUDIO_CODEC_INST|AUDIO_buffer_in~10_combout\);

-- Location: LCCOMB_X69_Y37_N14
\AUDIO_CODEC_INST|AUDIO_buffer_in~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|AUDIO_buffer_in~11_combout\ = (\AUDIO_CODEC_INST|AUDIO_buffer_in~10_combout\ & ((\AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\) # ((\Add0~24_combout\)))) # (!\AUDIO_CODEC_INST|AUDIO_buffer_in~10_combout\ & 
-- (!\AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\ & (\AUDIO_CODEC_INST|R_DATA_IN_temp\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|AUDIO_buffer_in~10_combout\,
	datab => \AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\,
	datac => \AUDIO_CODEC_INST|R_DATA_IN_temp\(12),
	datad => \Add0~24_combout\,
	combout => \AUDIO_CODEC_INST|AUDIO_buffer_in~11_combout\);

-- Location: LCCOMB_X67_Y36_N28
\AUDIO_CODEC_INST|adcROUT[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcROUT[2]~0_combout\ = (!\AUDIO_CODEC_INST|LEFT_MODE_SM~q\ & (\AUDIO_CODEC_INST|process_5~7_combout\ & ((\AUDIO_CODEC_INST|process_5~6_combout\) # (!\AUDIO_CODEC_INST|cont2\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|LEFT_MODE_SM~q\,
	datab => \AUDIO_CODEC_INST|process_5~7_combout\,
	datac => \AUDIO_CODEC_INST|cont2\(4),
	datad => \AUDIO_CODEC_INST|process_5~6_combout\,
	combout => \AUDIO_CODEC_INST|adcROUT[2]~0_combout\);

-- Location: LCCOMB_X75_Y45_N12
\Delay_aud|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|Selector0~0_combout\ = (\Delay_aud|currentState.Write_Read~q\ & (\Delay_aud|Selector2~0_combout\ & ((!\Delay_aud|Selector1~1_combout\)))) # (!\Delay_aud|currentState.Write_Read~q\ & (((\Delay_aud|Equal0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|Selector2~0_combout\,
	datab => \Delay_aud|Equal0~10_combout\,
	datac => \Delay_aud|currentState.Write_Read~q\,
	datad => \Delay_aud|Selector1~1_combout\,
	combout => \Delay_aud|Selector0~0_combout\);

-- Location: LCCOMB_X76_Y45_N12
\Delay_aud|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|LessThan0~1_combout\ = (\Delay_aud|Sample_delay_value\(9)) # ((\Delay_aud|Sample_delay_value\(12)) # ((\Delay_aud|Sample_delay_value\(11)) # (\Delay_aud|Sample_delay_value\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|Sample_delay_value\(9),
	datab => \Delay_aud|Sample_delay_value\(12),
	datac => \Delay_aud|Sample_delay_value\(11),
	datad => \Delay_aud|Sample_delay_value\(10),
	combout => \Delay_aud|LessThan0~1_combout\);

-- Location: LCCOMB_X76_Y43_N12
\Delay_aud|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|LessThan0~4_combout\ = (\Delay_aud|Sample_delay_value\(2)) # ((\Delay_aud|Sample_delay_value\(1) & ((\Delay_aud|Sample_delay_value\(0)) # (\Delay_aud|LessThan0~5_combout\))) # (!\Delay_aud|Sample_delay_value\(1) & 
-- (\Delay_aud|Sample_delay_value\(0) & \Delay_aud|LessThan0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|Sample_delay_value\(1),
	datab => \Delay_aud|Sample_delay_value\(0),
	datac => \Delay_aud|Sample_delay_value\(2),
	datad => \Delay_aud|LessThan0~5_combout\,
	combout => \Delay_aud|LessThan0~4_combout\);

-- Location: FF_X69_Y37_N31
\AUDIO_CODEC_INST|AUDIO_buffer_in[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|AUDIO_buffer_in~15_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|AUDIO_buffer_in\(10));

-- Location: LCCOMB_X69_Y37_N24
\AUDIO_CODEC_INST|AUDIO_buffer_in~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|AUDIO_buffer_in~12_combout\ = (\AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\ & (((dacLIN_SIG(13))) # (!\AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\))) # (!\AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\ & 
-- (\AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\ & (\AUDIO_CODEC_INST|AUDIO_buffer_in\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\,
	datab => \AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\,
	datac => \AUDIO_CODEC_INST|AUDIO_buffer_in\(10),
	datad => dacLIN_SIG(13),
	combout => \AUDIO_CODEC_INST|AUDIO_buffer_in~12_combout\);

-- Location: LCCOMB_X69_Y37_N26
\AUDIO_CODEC_INST|AUDIO_buffer_in~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|AUDIO_buffer_in~13_combout\ = (\AUDIO_CODEC_INST|AUDIO_buffer_in~12_combout\ & (((\AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\) # (\Add0~22_combout\)))) # (!\AUDIO_CODEC_INST|AUDIO_buffer_in~12_combout\ & 
-- (\AUDIO_CODEC_INST|R_DATA_IN_temp\(11) & (!\AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|R_DATA_IN_temp\(11),
	datab => \AUDIO_CODEC_INST|AUDIO_buffer_in~12_combout\,
	datac => \AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\,
	datad => \Add0~22_combout\,
	combout => \AUDIO_CODEC_INST|AUDIO_buffer_in~13_combout\);

-- Location: FF_X69_Y37_N19
\AUDIO_CODEC_INST|AUDIO_buffer_in[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|AUDIO_buffer_in~17_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|AUDIO_buffer_in\(9));

-- Location: LCCOMB_X69_Y37_N10
\AUDIO_CODEC_INST|AUDIO_buffer_in~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|AUDIO_buffer_in~14_combout\ = (\AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\ & ((dacLIN_SIG(12)) # ((!\AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\)))) # (!\AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\ & 
-- (((\AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\ & \AUDIO_CODEC_INST|AUDIO_buffer_in\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\,
	datab => dacLIN_SIG(12),
	datac => \AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\,
	datad => \AUDIO_CODEC_INST|AUDIO_buffer_in\(9),
	combout => \AUDIO_CODEC_INST|AUDIO_buffer_in~14_combout\);

-- Location: LCCOMB_X69_Y37_N30
\AUDIO_CODEC_INST|AUDIO_buffer_in~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|AUDIO_buffer_in~15_combout\ = (\AUDIO_CODEC_INST|AUDIO_buffer_in~14_combout\ & ((\AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\) # ((\Add0~20_combout\)))) # (!\AUDIO_CODEC_INST|AUDIO_buffer_in~14_combout\ & 
-- (!\AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\ & (\AUDIO_CODEC_INST|R_DATA_IN_temp\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|AUDIO_buffer_in~14_combout\,
	datab => \AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\,
	datac => \AUDIO_CODEC_INST|R_DATA_IN_temp\(10),
	datad => \Add0~20_combout\,
	combout => \AUDIO_CODEC_INST|AUDIO_buffer_in~15_combout\);

-- Location: FF_X67_Y37_N31
\AUDIO_CODEC_INST|AUDIO_buffer_in[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|AUDIO_buffer_in~19_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|AUDIO_buffer_in\(8));

-- Location: LCCOMB_X69_Y37_N6
\AUDIO_CODEC_INST|AUDIO_buffer_in~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|AUDIO_buffer_in~16_combout\ = (\AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\ & (((dacLIN_SIG(11))) # (!\AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\))) # (!\AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\ & 
-- (\AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\ & ((\AUDIO_CODEC_INST|AUDIO_buffer_in\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\,
	datab => \AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\,
	datac => dacLIN_SIG(11),
	datad => \AUDIO_CODEC_INST|AUDIO_buffer_in\(8),
	combout => \AUDIO_CODEC_INST|AUDIO_buffer_in~16_combout\);

-- Location: LCCOMB_X69_Y37_N18
\AUDIO_CODEC_INST|AUDIO_buffer_in~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|AUDIO_buffer_in~17_combout\ = (\AUDIO_CODEC_INST|AUDIO_buffer_in~16_combout\ & ((\AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\) # ((\Add0~18_combout\)))) # (!\AUDIO_CODEC_INST|AUDIO_buffer_in~16_combout\ & 
-- (!\AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\ & (\AUDIO_CODEC_INST|R_DATA_IN_temp\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|AUDIO_buffer_in~16_combout\,
	datab => \AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\,
	datac => \AUDIO_CODEC_INST|R_DATA_IN_temp\(9),
	datad => \Add0~18_combout\,
	combout => \AUDIO_CODEC_INST|AUDIO_buffer_in~17_combout\);

-- Location: FF_X66_Y37_N21
\AUDIO_CODEC_INST|AUDIO_buffer_in[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|AUDIO_buffer_in~21_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|AUDIO_buffer_in\(7));

-- Location: LCCOMB_X66_Y37_N4
\AUDIO_CODEC_INST|AUDIO_buffer_in~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|AUDIO_buffer_in~18_combout\ = (\AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\ & ((\AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\ & ((dacLIN_SIG(10)))) # (!\AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\ & 
-- (\AUDIO_CODEC_INST|AUDIO_buffer_in\(7))))) # (!\AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\ & (((\AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\,
	datab => \AUDIO_CODEC_INST|AUDIO_buffer_in\(7),
	datac => \AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\,
	datad => dacLIN_SIG(10),
	combout => \AUDIO_CODEC_INST|AUDIO_buffer_in~18_combout\);

-- Location: LCCOMB_X67_Y37_N30
\AUDIO_CODEC_INST|AUDIO_buffer_in~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|AUDIO_buffer_in~19_combout\ = (\AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\ & (((\AUDIO_CODEC_INST|AUDIO_buffer_in~18_combout\)))) # (!\AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\ & ((\AUDIO_CODEC_INST|AUDIO_buffer_in~18_combout\ 
-- & ((\Add0~16_combout\))) # (!\AUDIO_CODEC_INST|AUDIO_buffer_in~18_combout\ & (\AUDIO_CODEC_INST|R_DATA_IN_temp\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\,
	datab => \AUDIO_CODEC_INST|R_DATA_IN_temp\(8),
	datac => \AUDIO_CODEC_INST|AUDIO_buffer_in~18_combout\,
	datad => \Add0~16_combout\,
	combout => \AUDIO_CODEC_INST|AUDIO_buffer_in~19_combout\);

-- Location: FF_X66_Y37_N27
\AUDIO_CODEC_INST|AUDIO_buffer_in[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|AUDIO_buffer_in~23_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|AUDIO_buffer_in\(6));

-- Location: LCCOMB_X66_Y37_N12
\AUDIO_CODEC_INST|AUDIO_buffer_in~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|AUDIO_buffer_in~20_combout\ = (\AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\ & (!\AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\ & (\AUDIO_CODEC_INST|AUDIO_buffer_in\(6)))) # (!\AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\ & 
-- ((\AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\) # ((\AUDIO_CODEC_INST|R_DATA_IN_temp\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\,
	datab => \AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\,
	datac => \AUDIO_CODEC_INST|AUDIO_buffer_in\(6),
	datad => \AUDIO_CODEC_INST|R_DATA_IN_temp\(7),
	combout => \AUDIO_CODEC_INST|AUDIO_buffer_in~20_combout\);

-- Location: LCCOMB_X66_Y37_N20
\AUDIO_CODEC_INST|AUDIO_buffer_in~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|AUDIO_buffer_in~21_combout\ = (\AUDIO_CODEC_INST|AUDIO_buffer_in~20_combout\ & (((\Add0~14_combout\)) # (!\AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\))) # (!\AUDIO_CODEC_INST|AUDIO_buffer_in~20_combout\ & 
-- (\AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\ & (dacLIN_SIG(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|AUDIO_buffer_in~20_combout\,
	datab => \AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\,
	datac => dacLIN_SIG(9),
	datad => \Add0~14_combout\,
	combout => \AUDIO_CODEC_INST|AUDIO_buffer_in~21_combout\);

-- Location: FF_X67_Y37_N25
\AUDIO_CODEC_INST|AUDIO_buffer_in[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|AUDIO_buffer_in~25_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|AUDIO_buffer_in\(5));

-- Location: LCCOMB_X66_Y37_N10
\AUDIO_CODEC_INST|AUDIO_buffer_in~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|AUDIO_buffer_in~22_combout\ = (\AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\ & (!\AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\ & ((\AUDIO_CODEC_INST|AUDIO_buffer_in\(5))))) # (!\AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\ & 
-- ((\AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\) # ((\AUDIO_CODEC_INST|R_DATA_IN_temp\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\,
	datab => \AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\,
	datac => \AUDIO_CODEC_INST|R_DATA_IN_temp\(6),
	datad => \AUDIO_CODEC_INST|AUDIO_buffer_in\(5),
	combout => \AUDIO_CODEC_INST|AUDIO_buffer_in~22_combout\);

-- Location: LCCOMB_X66_Y37_N26
\AUDIO_CODEC_INST|AUDIO_buffer_in~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|AUDIO_buffer_in~23_combout\ = (\AUDIO_CODEC_INST|AUDIO_buffer_in~22_combout\ & (((\Add0~12_combout\)) # (!\AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\))) # (!\AUDIO_CODEC_INST|AUDIO_buffer_in~22_combout\ & 
-- (\AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\ & ((dacLIN_SIG(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|AUDIO_buffer_in~22_combout\,
	datab => \AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\,
	datac => \Add0~12_combout\,
	datad => dacLIN_SIG(8),
	combout => \AUDIO_CODEC_INST|AUDIO_buffer_in~23_combout\);

-- Location: FF_X66_Y37_N25
\AUDIO_CODEC_INST|AUDIO_buffer_in[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|AUDIO_buffer_in~27_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|AUDIO_buffer_in\(4));

-- Location: LCCOMB_X67_Y36_N2
\AUDIO_CODEC_INST|AUDIO_buffer_in~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|AUDIO_buffer_in~24_combout\ = (\AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\ & (!\AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\ & (\AUDIO_CODEC_INST|AUDIO_buffer_in\(4)))) # (!\AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\ & 
-- ((\AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\) # ((\AUDIO_CODEC_INST|R_DATA_IN_temp\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\,
	datab => \AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\,
	datac => \AUDIO_CODEC_INST|AUDIO_buffer_in\(4),
	datad => \AUDIO_CODEC_INST|R_DATA_IN_temp\(5),
	combout => \AUDIO_CODEC_INST|AUDIO_buffer_in~24_combout\);

-- Location: LCCOMB_X67_Y37_N24
\AUDIO_CODEC_INST|AUDIO_buffer_in~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|AUDIO_buffer_in~25_combout\ = (\AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\ & ((\AUDIO_CODEC_INST|AUDIO_buffer_in~24_combout\ & ((\Add0~10_combout\))) # (!\AUDIO_CODEC_INST|AUDIO_buffer_in~24_combout\ & (dacLIN_SIG(7))))) # 
-- (!\AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\ & (((\AUDIO_CODEC_INST|AUDIO_buffer_in~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\,
	datab => dacLIN_SIG(7),
	datac => \Add0~10_combout\,
	datad => \AUDIO_CODEC_INST|AUDIO_buffer_in~24_combout\,
	combout => \AUDIO_CODEC_INST|AUDIO_buffer_in~25_combout\);

-- Location: FF_X66_Y37_N19
\AUDIO_CODEC_INST|AUDIO_buffer_in[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|AUDIO_buffer_in~29_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|AUDIO_buffer_in\(3));

-- Location: LCCOMB_X66_Y37_N2
\AUDIO_CODEC_INST|AUDIO_buffer_in~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|AUDIO_buffer_in~26_combout\ = (\AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\ & (!\AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\ & ((\AUDIO_CODEC_INST|AUDIO_buffer_in\(3))))) # (!\AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\ & 
-- ((\AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\) # ((\AUDIO_CODEC_INST|R_DATA_IN_temp\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\,
	datab => \AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\,
	datac => \AUDIO_CODEC_INST|R_DATA_IN_temp\(4),
	datad => \AUDIO_CODEC_INST|AUDIO_buffer_in\(3),
	combout => \AUDIO_CODEC_INST|AUDIO_buffer_in~26_combout\);

-- Location: LCCOMB_X66_Y37_N24
\AUDIO_CODEC_INST|AUDIO_buffer_in~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|AUDIO_buffer_in~27_combout\ = (\AUDIO_CODEC_INST|AUDIO_buffer_in~26_combout\ & (((\Add0~8_combout\) # (!\AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\)))) # (!\AUDIO_CODEC_INST|AUDIO_buffer_in~26_combout\ & (dacLIN_SIG(6) & 
-- (\AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => dacLIN_SIG(6),
	datab => \AUDIO_CODEC_INST|AUDIO_buffer_in~26_combout\,
	datac => \AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\,
	datad => \Add0~8_combout\,
	combout => \AUDIO_CODEC_INST|AUDIO_buffer_in~27_combout\);

-- Location: FF_X66_Y37_N15
\AUDIO_CODEC_INST|AUDIO_buffer_in[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|AUDIO_buffer_in~31_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|AUDIO_buffer_in\(2));

-- Location: LCCOMB_X66_Y37_N8
\AUDIO_CODEC_INST|AUDIO_buffer_in~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|AUDIO_buffer_in~28_combout\ = (\AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\ & (!\AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\ & (\AUDIO_CODEC_INST|AUDIO_buffer_in\(2)))) # (!\AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\ & 
-- ((\AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\) # ((\AUDIO_CODEC_INST|R_DATA_IN_temp\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\,
	datab => \AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\,
	datac => \AUDIO_CODEC_INST|AUDIO_buffer_in\(2),
	datad => \AUDIO_CODEC_INST|R_DATA_IN_temp\(3),
	combout => \AUDIO_CODEC_INST|AUDIO_buffer_in~28_combout\);

-- Location: LCCOMB_X66_Y37_N18
\AUDIO_CODEC_INST|AUDIO_buffer_in~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|AUDIO_buffer_in~29_combout\ = (\AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\ & ((\AUDIO_CODEC_INST|AUDIO_buffer_in~28_combout\ & ((\Add0~6_combout\))) # (!\AUDIO_CODEC_INST|AUDIO_buffer_in~28_combout\ & (dacLIN_SIG(5))))) # 
-- (!\AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\ & (((\AUDIO_CODEC_INST|AUDIO_buffer_in~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => dacLIN_SIG(5),
	datab => \AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\,
	datac => \AUDIO_CODEC_INST|AUDIO_buffer_in~28_combout\,
	datad => \Add0~6_combout\,
	combout => \AUDIO_CODEC_INST|AUDIO_buffer_in~29_combout\);

-- Location: FF_X67_Y37_N27
\AUDIO_CODEC_INST|AUDIO_buffer_in[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|AUDIO_buffer_in~33_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|AUDIO_buffer_in\(1));

-- Location: LCCOMB_X67_Y36_N4
\AUDIO_CODEC_INST|AUDIO_buffer_in~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|AUDIO_buffer_in~30_combout\ = (\AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\ & (((!\AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\)))) # (!\AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\ & ((\AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\ 
-- & (\AUDIO_CODEC_INST|AUDIO_buffer_in\(1))) # (!\AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\ & ((\AUDIO_CODEC_INST|R_DATA_IN_temp\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|AUDIO_buffer_in\(1),
	datab => \AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\,
	datac => \AUDIO_CODEC_INST|R_DATA_IN_temp\(2),
	datad => \AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\,
	combout => \AUDIO_CODEC_INST|AUDIO_buffer_in~30_combout\);

-- Location: LCCOMB_X66_Y37_N14
\AUDIO_CODEC_INST|AUDIO_buffer_in~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|AUDIO_buffer_in~31_combout\ = (\AUDIO_CODEC_INST|AUDIO_buffer_in~30_combout\ & (((\Add0~4_combout\)) # (!\AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\))) # (!\AUDIO_CODEC_INST|AUDIO_buffer_in~30_combout\ & 
-- (\AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\ & ((dacLIN_SIG(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|AUDIO_buffer_in~30_combout\,
	datab => \AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\,
	datac => \Add0~4_combout\,
	datad => dacLIN_SIG(4),
	combout => \AUDIO_CODEC_INST|AUDIO_buffer_in~31_combout\);

-- Location: FF_X67_Y36_N11
\AUDIO_CODEC_INST|AUDIO_buffer_in[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|AUDIO_buffer_in~35_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|AUDIO_buffer_in\(0));

-- Location: LCCOMB_X67_Y36_N0
\AUDIO_CODEC_INST|AUDIO_buffer_in~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|AUDIO_buffer_in~32_combout\ = (\AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\ & (((!\AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\)))) # (!\AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\ & ((\AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\ 
-- & (\AUDIO_CODEC_INST|AUDIO_buffer_in\(0))) # (!\AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\ & ((\AUDIO_CODEC_INST|R_DATA_IN_temp\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|AUDIO_buffer_in\(0),
	datab => \AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\,
	datac => \AUDIO_CODEC_INST|R_DATA_IN_temp\(1),
	datad => \AUDIO_CODEC_INST|AUDIO_buffer_in[12]~7_combout\,
	combout => \AUDIO_CODEC_INST|AUDIO_buffer_in~32_combout\);

-- Location: LCCOMB_X67_Y37_N26
\AUDIO_CODEC_INST|AUDIO_buffer_in~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|AUDIO_buffer_in~33_combout\ = (\AUDIO_CODEC_INST|AUDIO_buffer_in~32_combout\ & (((\Add0~2_combout\) # (!\AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\)))) # (!\AUDIO_CODEC_INST|AUDIO_buffer_in~32_combout\ & (dacLIN_SIG(3) & 
-- (\AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => dacLIN_SIG(3),
	datab => \AUDIO_CODEC_INST|AUDIO_buffer_in~32_combout\,
	datac => \AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\,
	datad => \Add0~2_combout\,
	combout => \AUDIO_CODEC_INST|AUDIO_buffer_in~33_combout\);

-- Location: LCCOMB_X67_Y36_N6
\AUDIO_CODEC_INST|AUDIO_buffer_in~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|AUDIO_buffer_in~34_combout\ = (!\AUDIO_CODEC_INST|LEFT_MODE_SM~q\ & ((\SW[0]~input_o\ & (dacLIN_SIG(2))) # (!\SW[0]~input_o\ & ((\Add0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \AUDIO_CODEC_INST|LEFT_MODE_SM~q\,
	datac => dacLIN_SIG(2),
	datad => \Add0~0_combout\,
	combout => \AUDIO_CODEC_INST|AUDIO_buffer_in~34_combout\);

-- Location: LCCOMB_X67_Y36_N10
\AUDIO_CODEC_INST|AUDIO_buffer_in~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|AUDIO_buffer_in~35_combout\ = (\AUDIO_CODEC_INST|LessThan2~1_combout\ & ((\AUDIO_CODEC_INST|AUDIO_buffer_in~34_combout\) # ((\AUDIO_CODEC_INST|LEFT_MODE_SM~q\ & \AUDIO_CODEC_INST|R_DATA_IN_temp\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|LEFT_MODE_SM~q\,
	datab => \AUDIO_CODEC_INST|LessThan2~1_combout\,
	datac => \AUDIO_CODEC_INST|R_DATA_IN_temp\(0),
	datad => \AUDIO_CODEC_INST|AUDIO_buffer_in~34_combout\,
	combout => \AUDIO_CODEC_INST|AUDIO_buffer_in~35_combout\);

-- Location: IOIBUF_X115_Y15_N8
\SW[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: LCCOMB_X65_Y37_N4
\AUDIO_CODEC_INST|adcROUT[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcROUT[15]~feeder_combout\ = \AUDIO_CODEC_INST|AUDIO_buffer_out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \AUDIO_CODEC_INST|AUDIO_buffer_out\(14),
	combout => \AUDIO_CODEC_INST|adcROUT[15]~feeder_combout\);

-- Location: LCCOMB_X65_Y37_N0
\AUDIO_CODEC_INST|adcROUT[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcROUT[13]~feeder_combout\ = \AUDIO_CODEC_INST|AUDIO_buffer_out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \AUDIO_CODEC_INST|AUDIO_buffer_out\(12),
	combout => \AUDIO_CODEC_INST|adcROUT[13]~feeder_combout\);

-- Location: LCCOMB_X65_Y37_N16
\AUDIO_CODEC_INST|adcLOUT[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcLOUT[13]~feeder_combout\ = \AUDIO_CODEC_INST|AUDIO_buffer_out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \AUDIO_CODEC_INST|AUDIO_buffer_out\(12),
	combout => \AUDIO_CODEC_INST|adcLOUT[13]~feeder_combout\);

-- Location: LCCOMB_X65_Y37_N14
\AUDIO_CODEC_INST|adcROUT[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcROUT[12]~feeder_combout\ = \AUDIO_CODEC_INST|AUDIO_buffer_out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \AUDIO_CODEC_INST|AUDIO_buffer_out\(11),
	combout => \AUDIO_CODEC_INST|adcROUT[12]~feeder_combout\);

-- Location: LCCOMB_X65_Y37_N8
\AUDIO_CODEC_INST|adcROUT[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcROUT[11]~feeder_combout\ = \AUDIO_CODEC_INST|AUDIO_buffer_out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \AUDIO_CODEC_INST|AUDIO_buffer_out\(10),
	combout => \AUDIO_CODEC_INST|adcROUT[11]~feeder_combout\);

-- Location: LCCOMB_X65_Y37_N30
\AUDIO_CODEC_INST|adcROUT[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcROUT[10]~feeder_combout\ = \AUDIO_CODEC_INST|AUDIO_buffer_out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \AUDIO_CODEC_INST|AUDIO_buffer_out\(9),
	combout => \AUDIO_CODEC_INST|adcROUT[10]~feeder_combout\);

-- Location: LCCOMB_X65_Y37_N18
\AUDIO_CODEC_INST|adcROUT[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcROUT[8]~feeder_combout\ = \AUDIO_CODEC_INST|AUDIO_buffer_out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \AUDIO_CODEC_INST|AUDIO_buffer_out\(7),
	combout => \AUDIO_CODEC_INST|adcROUT[8]~feeder_combout\);

-- Location: LCCOMB_X65_Y37_N26
\AUDIO_CODEC_INST|adcLOUT[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcLOUT[8]~feeder_combout\ = \AUDIO_CODEC_INST|AUDIO_buffer_out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \AUDIO_CODEC_INST|AUDIO_buffer_out\(7),
	combout => \AUDIO_CODEC_INST|adcLOUT[8]~feeder_combout\);

-- Location: LCCOMB_X63_Y37_N30
\AUDIO_CODEC_INST|adcROUT[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcROUT[6]~feeder_combout\ = \AUDIO_CODEC_INST|AUDIO_buffer_out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \AUDIO_CODEC_INST|AUDIO_buffer_out\(5),
	combout => \AUDIO_CODEC_INST|adcROUT[6]~feeder_combout\);

-- Location: LCCOMB_X63_Y37_N16
\AUDIO_CODEC_INST|adcROUT[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcROUT[5]~feeder_combout\ = \AUDIO_CODEC_INST|AUDIO_buffer_out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \AUDIO_CODEC_INST|AUDIO_buffer_out\(4),
	combout => \AUDIO_CODEC_INST|adcROUT[5]~feeder_combout\);

-- Location: LCCOMB_X63_Y37_N8
\AUDIO_CODEC_INST|adcLOUT[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcLOUT[5]~feeder_combout\ = \AUDIO_CODEC_INST|AUDIO_buffer_out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \AUDIO_CODEC_INST|AUDIO_buffer_out\(4),
	combout => \AUDIO_CODEC_INST|adcLOUT[5]~feeder_combout\);

-- Location: LCCOMB_X63_Y37_N22
\AUDIO_CODEC_INST|adcROUT[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcROUT[4]~feeder_combout\ = \AUDIO_CODEC_INST|AUDIO_buffer_out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \AUDIO_CODEC_INST|AUDIO_buffer_out\(3),
	combout => \AUDIO_CODEC_INST|adcROUT[4]~feeder_combout\);

-- Location: LCCOMB_X63_Y37_N4
\AUDIO_CODEC_INST|adcROUT[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcROUT[3]~feeder_combout\ = \AUDIO_CODEC_INST|AUDIO_buffer_out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \AUDIO_CODEC_INST|AUDIO_buffer_out\(2),
	combout => \AUDIO_CODEC_INST|adcROUT[3]~feeder_combout\);

-- Location: LCCOMB_X63_Y37_N6
\AUDIO_CODEC_INST|adcROUT[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcROUT[2]~feeder_combout\ = \AUDIO_CODEC_INST|AUDIO_buffer_out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \AUDIO_CODEC_INST|AUDIO_buffer_out\(1),
	combout => \AUDIO_CODEC_INST|adcROUT[2]~feeder_combout\);

-- Location: LCCOMB_X61_Y37_N10
\dacRIN_SIG[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dacRIN_SIG[15]~feeder_combout\ = \AUDIO_CODEC_INST|adcROUT\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|adcROUT\(15),
	combout => \dacRIN_SIG[15]~feeder_combout\);

-- Location: LCCOMB_X61_Y37_N8
\dacRIN_SIG[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dacRIN_SIG[14]~feeder_combout\ = \AUDIO_CODEC_INST|adcROUT\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \AUDIO_CODEC_INST|adcROUT\(14),
	combout => \dacRIN_SIG[14]~feeder_combout\);

-- Location: LCCOMB_X61_Y37_N14
\dacRIN_SIG[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dacRIN_SIG[13]~feeder_combout\ = \AUDIO_CODEC_INST|adcROUT\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|adcROUT\(13),
	combout => \dacRIN_SIG[13]~feeder_combout\);

-- Location: LCCOMB_X61_Y37_N16
\dacRIN_SIG[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dacRIN_SIG[12]~feeder_combout\ = \AUDIO_CODEC_INST|adcROUT\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \AUDIO_CODEC_INST|adcROUT\(12),
	combout => \dacRIN_SIG[12]~feeder_combout\);

-- Location: LCCOMB_X61_Y37_N18
\dacRIN_SIG[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dacRIN_SIG[11]~feeder_combout\ = \AUDIO_CODEC_INST|adcROUT\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|adcROUT\(11),
	combout => \dacRIN_SIG[11]~feeder_combout\);

-- Location: LCCOMB_X61_Y37_N28
\dacRIN_SIG[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dacRIN_SIG[10]~feeder_combout\ = \AUDIO_CODEC_INST|adcROUT\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \AUDIO_CODEC_INST|adcROUT\(10),
	combout => \dacRIN_SIG[10]~feeder_combout\);

-- Location: LCCOMB_X61_Y37_N30
\dacRIN_SIG[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dacRIN_SIG[9]~feeder_combout\ = \AUDIO_CODEC_INST|adcROUT\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \AUDIO_CODEC_INST|adcROUT\(9),
	combout => \dacRIN_SIG[9]~feeder_combout\);

-- Location: LCCOMB_X61_Y37_N4
\dacRIN_SIG[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dacRIN_SIG[8]~feeder_combout\ = \AUDIO_CODEC_INST|adcROUT\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \AUDIO_CODEC_INST|adcROUT\(8),
	combout => \dacRIN_SIG[8]~feeder_combout\);

-- Location: LCCOMB_X61_Y37_N0
\dacRIN_SIG[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dacRIN_SIG[6]~feeder_combout\ = \AUDIO_CODEC_INST|adcROUT\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \AUDIO_CODEC_INST|adcROUT\(6),
	combout => \dacRIN_SIG[6]~feeder_combout\);

-- Location: LCCOMB_X61_Y37_N26
\dacRIN_SIG[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dacRIN_SIG[5]~feeder_combout\ = \AUDIO_CODEC_INST|adcROUT\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|adcROUT\(5),
	combout => \dacRIN_SIG[5]~feeder_combout\);

-- Location: LCCOMB_X61_Y37_N20
\dacRIN_SIG[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dacRIN_SIG[4]~feeder_combout\ = \AUDIO_CODEC_INST|adcROUT\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|adcROUT\(4),
	combout => \dacRIN_SIG[4]~feeder_combout\);

-- Location: LCCOMB_X62_Y37_N0
\dacRIN_SIG[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dacRIN_SIG[3]~feeder_combout\ = \AUDIO_CODEC_INST|adcROUT\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|adcROUT\(3),
	combout => \dacRIN_SIG[3]~feeder_combout\);

-- Location: LCCOMB_X76_Y45_N6
\Delay_aud|Sample_delay_value[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|Sample_delay_value[1]~feeder_combout\ = \SW[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SW[2]~input_o\,
	combout => \Delay_aud|Sample_delay_value[1]~feeder_combout\);

-- Location: IOOBUF_X107_Y73_N9
\LEDG[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDG(0));

-- Location: IOOBUF_X111_Y73_N9
\LEDG[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDG(1));

-- Location: IOOBUF_X83_Y73_N2
\LEDG[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDG(2));

-- Location: IOOBUF_X85_Y73_N23
\LEDG[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDG(3));

-- Location: IOOBUF_X72_Y73_N16
\LEDG[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDG(4));

-- Location: IOOBUF_X74_Y73_N16
\LEDG[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDG(5));

-- Location: IOOBUF_X72_Y73_N23
\LEDG[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDG(6));

-- Location: IOOBUF_X74_Y73_N23
\LEDG[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDG(7));

-- Location: IOOBUF_X67_Y73_N16
\LEDG[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDG(8));

-- Location: IOOBUF_X69_Y73_N16
\LEDR[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(0));

-- Location: IOOBUF_X94_Y73_N2
\LEDR[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(1));

-- Location: IOOBUF_X94_Y73_N9
\LEDR[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(2));

-- Location: IOOBUF_X107_Y73_N16
\LEDR[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(3));

-- Location: IOOBUF_X87_Y73_N16
\LEDR[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(4));

-- Location: IOOBUF_X87_Y73_N9
\LEDR[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(5));

-- Location: IOOBUF_X72_Y73_N9
\LEDR[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(6));

-- Location: IOOBUF_X72_Y73_N2
\LEDR[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(7));

-- Location: IOOBUF_X69_Y73_N2
\LEDR[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(8));

-- Location: IOOBUF_X83_Y73_N23
\LEDR[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(9));

-- Location: IOOBUF_X60_Y73_N23
\LEDR[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(10));

-- Location: IOOBUF_X65_Y73_N23
\LEDR[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(11));

-- Location: IOOBUF_X65_Y73_N16
\LEDR[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(12));

-- Location: IOOBUF_X67_Y73_N9
\LEDR[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(13));

-- Location: IOOBUF_X58_Y73_N2
\LEDR[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(14));

-- Location: IOOBUF_X65_Y73_N9
\LEDR[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(15));

-- Location: IOOBUF_X67_Y73_N2
\LEDR[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(16));

-- Location: IOOBUF_X60_Y73_N16
\LEDR[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(17));

-- Location: IOOBUF_X0_Y68_N9
\AUD_DACDAT~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AUD_DACDAT~reg0_q\,
	devoe => ww_devoe,
	o => ww_AUD_DACDAT);

-- Location: IOOBUF_X0_Y61_N23
\AUD_XCK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PLL1_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	devoe => ww_devoe,
	o => ww_AUD_XCK);

-- Location: IOOBUF_X0_Y69_N9
\AUD_ADCLRCK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AUDIO_CODEC_INST|adcLRSelect~q\,
	oe => VCC,
	devoe => ww_devoe,
	o => AUD_ADCLRCK);

-- Location: IOOBUF_X0_Y60_N16
\AUD_BCLK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PLL1_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	oe => VCC,
	devoe => ww_devoe,
	o => AUD_BCLK);

-- Location: IOOBUF_X0_Y66_N16
\AUD_DACLRCK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AUDIO_CODEC_INST|adcLRSelect~q\,
	oe => VCC,
	devoe => ww_devoe,
	o => AUD_DACLRCK);

-- Location: IOIBUF_X0_Y36_N15
\CLOCK_50~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: PLL_1
\PLL1_inst|altpll_component|auto_generated|pll1\ : cycloneive_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 25,
	c0_initial => 1,
	c0_low => 25,
	c0_mode => "even",
	c0_ph => 0,
	c1_high => 0,
	c1_initial => 0,
	c1_low => 0,
	c1_mode => "bypass",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 0,
	c2_initial => 0,
	c2_low => 0,
	c2_mode => "bypass",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c0",
	clk0_divide_by => 25,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 6,
	clk0_phase_shift => "0",
	clk1_counter => "unused",
	clk1_divide_by => 0,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 0,
	clk1_phase_shift => "0",
	clk2_counter => "unused",
	clk2_divide_by => 0,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 0,
	clk2_phase_shift => "0",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 27,
	m => 12,
	m_initial => 1,
	m_ph => 0,
	n => 1,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	pll_compensation_delay => 3825,
	self_reset_on_loss_lock => "off",
	simulation_type => "timing",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 208,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	areset => GND,
	fbin => \PLL1_inst|altpll_component|auto_generated|wire_pll1_fbout\,
	inclk => \PLL1_inst|altpll_component|auto_generated|pll1_INCLK_bus\,
	fbout => \PLL1_inst|altpll_component|auto_generated|wire_pll1_fbout\,
	clk => \PLL1_inst|altpll_component|auto_generated|pll1_CLK_bus\);

-- Location: CLKCTRL_G3
\PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\);

-- Location: LCCOMB_X67_Y38_N8
\AUDIO_CODEC_INST|cont2[0]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|cont2[0]~24_combout\ = \AUDIO_CODEC_INST|cont2\(0) $ (VCC)
-- \AUDIO_CODEC_INST|cont2[0]~25\ = CARRY(\AUDIO_CODEC_INST|cont2\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \AUDIO_CODEC_INST|cont2\(0),
	datad => VCC,
	combout => \AUDIO_CODEC_INST|cont2[0]~24_combout\,
	cout => \AUDIO_CODEC_INST|cont2[0]~25\);

-- Location: LCCOMB_X69_Y45_N4
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~4_combout\ = (\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(2) & (\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~3\ $ (GND))) # 
-- (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(2) & (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~3\ & VCC))
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~5\ = CARRY((\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(2) & !\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(2),
	datad => VCC,
	cin => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~3\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~4_combout\,
	cout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~5\);

-- Location: LCCOMB_X70_Y45_N22
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~93_combout\ = (\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~4_combout\ & !\AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~4_combout\,
	datad => \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~93_combout\);

-- Location: LCCOMB_X72_Y45_N14
\INST_DELAY_RESET|Cont[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_DELAY_RESET|Cont[1]~19_combout\ = (\INST_DELAY_RESET|Cont\(0) & (\INST_DELAY_RESET|Cont\(1) $ (VCC))) # (!\INST_DELAY_RESET|Cont\(0) & (\INST_DELAY_RESET|Cont\(1) & VCC))
-- \INST_DELAY_RESET|Cont[1]~20\ = CARRY((\INST_DELAY_RESET|Cont\(0) & \INST_DELAY_RESET|Cont\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_DELAY_RESET|Cont\(0),
	datab => \INST_DELAY_RESET|Cont\(1),
	datad => VCC,
	combout => \INST_DELAY_RESET|Cont[1]~19_combout\,
	cout => \INST_DELAY_RESET|Cont[1]~20\);

-- Location: FF_X72_Y45_N15
\INST_DELAY_RESET|Cont[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \INST_DELAY_RESET|Cont[1]~19_combout\,
	ena => \INST_DELAY_RESET|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DELAY_RESET|Cont\(1));

-- Location: LCCOMB_X72_Y45_N16
\INST_DELAY_RESET|Cont[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_DELAY_RESET|Cont[2]~21_combout\ = (\INST_DELAY_RESET|Cont\(2) & (!\INST_DELAY_RESET|Cont[1]~20\)) # (!\INST_DELAY_RESET|Cont\(2) & ((\INST_DELAY_RESET|Cont[1]~20\) # (GND)))
-- \INST_DELAY_RESET|Cont[2]~22\ = CARRY((!\INST_DELAY_RESET|Cont[1]~20\) # (!\INST_DELAY_RESET|Cont\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_DELAY_RESET|Cont\(2),
	datad => VCC,
	cin => \INST_DELAY_RESET|Cont[1]~20\,
	combout => \INST_DELAY_RESET|Cont[2]~21_combout\,
	cout => \INST_DELAY_RESET|Cont[2]~22\);

-- Location: FF_X72_Y45_N17
\INST_DELAY_RESET|Cont[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \INST_DELAY_RESET|Cont[2]~21_combout\,
	ena => \INST_DELAY_RESET|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DELAY_RESET|Cont\(2));

-- Location: LCCOMB_X72_Y45_N18
\INST_DELAY_RESET|Cont[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_DELAY_RESET|Cont[3]~23_combout\ = (\INST_DELAY_RESET|Cont\(3) & (\INST_DELAY_RESET|Cont[2]~22\ $ (GND))) # (!\INST_DELAY_RESET|Cont\(3) & (!\INST_DELAY_RESET|Cont[2]~22\ & VCC))
-- \INST_DELAY_RESET|Cont[3]~24\ = CARRY((\INST_DELAY_RESET|Cont\(3) & !\INST_DELAY_RESET|Cont[2]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_DELAY_RESET|Cont\(3),
	datad => VCC,
	cin => \INST_DELAY_RESET|Cont[2]~22\,
	combout => \INST_DELAY_RESET|Cont[3]~23_combout\,
	cout => \INST_DELAY_RESET|Cont[3]~24\);

-- Location: FF_X72_Y45_N19
\INST_DELAY_RESET|Cont[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \INST_DELAY_RESET|Cont[3]~23_combout\,
	ena => \INST_DELAY_RESET|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DELAY_RESET|Cont\(3));

-- Location: LCCOMB_X72_Y45_N20
\INST_DELAY_RESET|Cont[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_DELAY_RESET|Cont[4]~25_combout\ = (\INST_DELAY_RESET|Cont\(4) & (!\INST_DELAY_RESET|Cont[3]~24\)) # (!\INST_DELAY_RESET|Cont\(4) & ((\INST_DELAY_RESET|Cont[3]~24\) # (GND)))
-- \INST_DELAY_RESET|Cont[4]~26\ = CARRY((!\INST_DELAY_RESET|Cont[3]~24\) # (!\INST_DELAY_RESET|Cont\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_DELAY_RESET|Cont\(4),
	datad => VCC,
	cin => \INST_DELAY_RESET|Cont[3]~24\,
	combout => \INST_DELAY_RESET|Cont[4]~25_combout\,
	cout => \INST_DELAY_RESET|Cont[4]~26\);

-- Location: FF_X72_Y45_N21
\INST_DELAY_RESET|Cont[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \INST_DELAY_RESET|Cont[4]~25_combout\,
	ena => \INST_DELAY_RESET|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DELAY_RESET|Cont\(4));

-- Location: LCCOMB_X72_Y45_N22
\INST_DELAY_RESET|Cont[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_DELAY_RESET|Cont[5]~27_combout\ = (\INST_DELAY_RESET|Cont\(5) & (\INST_DELAY_RESET|Cont[4]~26\ $ (GND))) # (!\INST_DELAY_RESET|Cont\(5) & (!\INST_DELAY_RESET|Cont[4]~26\ & VCC))
-- \INST_DELAY_RESET|Cont[5]~28\ = CARRY((\INST_DELAY_RESET|Cont\(5) & !\INST_DELAY_RESET|Cont[4]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_DELAY_RESET|Cont\(5),
	datad => VCC,
	cin => \INST_DELAY_RESET|Cont[4]~26\,
	combout => \INST_DELAY_RESET|Cont[5]~27_combout\,
	cout => \INST_DELAY_RESET|Cont[5]~28\);

-- Location: LCCOMB_X72_Y45_N24
\INST_DELAY_RESET|Cont[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_DELAY_RESET|Cont[6]~29_combout\ = (\INST_DELAY_RESET|Cont\(6) & (!\INST_DELAY_RESET|Cont[5]~28\)) # (!\INST_DELAY_RESET|Cont\(6) & ((\INST_DELAY_RESET|Cont[5]~28\) # (GND)))
-- \INST_DELAY_RESET|Cont[6]~30\ = CARRY((!\INST_DELAY_RESET|Cont[5]~28\) # (!\INST_DELAY_RESET|Cont\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_DELAY_RESET|Cont\(6),
	datad => VCC,
	cin => \INST_DELAY_RESET|Cont[5]~28\,
	combout => \INST_DELAY_RESET|Cont[6]~29_combout\,
	cout => \INST_DELAY_RESET|Cont[6]~30\);

-- Location: FF_X72_Y45_N25
\INST_DELAY_RESET|Cont[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \INST_DELAY_RESET|Cont[6]~29_combout\,
	ena => \INST_DELAY_RESET|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DELAY_RESET|Cont\(6));

-- Location: LCCOMB_X72_Y45_N26
\INST_DELAY_RESET|Cont[7]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_DELAY_RESET|Cont[7]~31_combout\ = (\INST_DELAY_RESET|Cont\(7) & (\INST_DELAY_RESET|Cont[6]~30\ $ (GND))) # (!\INST_DELAY_RESET|Cont\(7) & (!\INST_DELAY_RESET|Cont[6]~30\ & VCC))
-- \INST_DELAY_RESET|Cont[7]~32\ = CARRY((\INST_DELAY_RESET|Cont\(7) & !\INST_DELAY_RESET|Cont[6]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_DELAY_RESET|Cont\(7),
	datad => VCC,
	cin => \INST_DELAY_RESET|Cont[6]~30\,
	combout => \INST_DELAY_RESET|Cont[7]~31_combout\,
	cout => \INST_DELAY_RESET|Cont[7]~32\);

-- Location: LCCOMB_X72_Y45_N28
\INST_DELAY_RESET|Cont[8]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_DELAY_RESET|Cont[8]~33_combout\ = (\INST_DELAY_RESET|Cont\(8) & (!\INST_DELAY_RESET|Cont[7]~32\)) # (!\INST_DELAY_RESET|Cont\(8) & ((\INST_DELAY_RESET|Cont[7]~32\) # (GND)))
-- \INST_DELAY_RESET|Cont[8]~34\ = CARRY((!\INST_DELAY_RESET|Cont[7]~32\) # (!\INST_DELAY_RESET|Cont\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_DELAY_RESET|Cont\(8),
	datad => VCC,
	cin => \INST_DELAY_RESET|Cont[7]~32\,
	combout => \INST_DELAY_RESET|Cont[8]~33_combout\,
	cout => \INST_DELAY_RESET|Cont[8]~34\);

-- Location: FF_X72_Y45_N29
\INST_DELAY_RESET|Cont[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \INST_DELAY_RESET|Cont[8]~33_combout\,
	ena => \INST_DELAY_RESET|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DELAY_RESET|Cont\(8));

-- Location: LCCOMB_X72_Y44_N0
\INST_DELAY_RESET|Cont[10]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_DELAY_RESET|Cont[10]~37_combout\ = (\INST_DELAY_RESET|Cont\(10) & (!\INST_DELAY_RESET|Cont[9]~36\)) # (!\INST_DELAY_RESET|Cont\(10) & ((\INST_DELAY_RESET|Cont[9]~36\) # (GND)))
-- \INST_DELAY_RESET|Cont[10]~38\ = CARRY((!\INST_DELAY_RESET|Cont[9]~36\) # (!\INST_DELAY_RESET|Cont\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_DELAY_RESET|Cont\(10),
	datad => VCC,
	cin => \INST_DELAY_RESET|Cont[9]~36\,
	combout => \INST_DELAY_RESET|Cont[10]~37_combout\,
	cout => \INST_DELAY_RESET|Cont[10]~38\);

-- Location: FF_X72_Y44_N1
\INST_DELAY_RESET|Cont[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \INST_DELAY_RESET|Cont[10]~37_combout\,
	ena => \INST_DELAY_RESET|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DELAY_RESET|Cont\(10));

-- Location: LCCOMB_X72_Y44_N2
\INST_DELAY_RESET|Cont[11]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_DELAY_RESET|Cont[11]~39_combout\ = (\INST_DELAY_RESET|Cont\(11) & (\INST_DELAY_RESET|Cont[10]~38\ $ (GND))) # (!\INST_DELAY_RESET|Cont\(11) & (!\INST_DELAY_RESET|Cont[10]~38\ & VCC))
-- \INST_DELAY_RESET|Cont[11]~40\ = CARRY((\INST_DELAY_RESET|Cont\(11) & !\INST_DELAY_RESET|Cont[10]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_DELAY_RESET|Cont\(11),
	datad => VCC,
	cin => \INST_DELAY_RESET|Cont[10]~38\,
	combout => \INST_DELAY_RESET|Cont[11]~39_combout\,
	cout => \INST_DELAY_RESET|Cont[11]~40\);

-- Location: FF_X72_Y44_N3
\INST_DELAY_RESET|Cont[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \INST_DELAY_RESET|Cont[11]~39_combout\,
	ena => \INST_DELAY_RESET|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DELAY_RESET|Cont\(11));

-- Location: LCCOMB_X72_Y44_N4
\INST_DELAY_RESET|Cont[12]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_DELAY_RESET|Cont[12]~41_combout\ = (\INST_DELAY_RESET|Cont\(12) & (!\INST_DELAY_RESET|Cont[11]~40\)) # (!\INST_DELAY_RESET|Cont\(12) & ((\INST_DELAY_RESET|Cont[11]~40\) # (GND)))
-- \INST_DELAY_RESET|Cont[12]~42\ = CARRY((!\INST_DELAY_RESET|Cont[11]~40\) # (!\INST_DELAY_RESET|Cont\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_DELAY_RESET|Cont\(12),
	datad => VCC,
	cin => \INST_DELAY_RESET|Cont[11]~40\,
	combout => \INST_DELAY_RESET|Cont[12]~41_combout\,
	cout => \INST_DELAY_RESET|Cont[12]~42\);

-- Location: FF_X72_Y44_N5
\INST_DELAY_RESET|Cont[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \INST_DELAY_RESET|Cont[12]~41_combout\,
	ena => \INST_DELAY_RESET|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DELAY_RESET|Cont\(12));

-- Location: LCCOMB_X72_Y44_N6
\INST_DELAY_RESET|Cont[13]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_DELAY_RESET|Cont[13]~43_combout\ = (\INST_DELAY_RESET|Cont\(13) & (\INST_DELAY_RESET|Cont[12]~42\ $ (GND))) # (!\INST_DELAY_RESET|Cont\(13) & (!\INST_DELAY_RESET|Cont[12]~42\ & VCC))
-- \INST_DELAY_RESET|Cont[13]~44\ = CARRY((\INST_DELAY_RESET|Cont\(13) & !\INST_DELAY_RESET|Cont[12]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_DELAY_RESET|Cont\(13),
	datad => VCC,
	cin => \INST_DELAY_RESET|Cont[12]~42\,
	combout => \INST_DELAY_RESET|Cont[13]~43_combout\,
	cout => \INST_DELAY_RESET|Cont[13]~44\);

-- Location: LCCOMB_X72_Y44_N8
\INST_DELAY_RESET|Cont[14]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_DELAY_RESET|Cont[14]~45_combout\ = (\INST_DELAY_RESET|Cont\(14) & (!\INST_DELAY_RESET|Cont[13]~44\)) # (!\INST_DELAY_RESET|Cont\(14) & ((\INST_DELAY_RESET|Cont[13]~44\) # (GND)))
-- \INST_DELAY_RESET|Cont[14]~46\ = CARRY((!\INST_DELAY_RESET|Cont[13]~44\) # (!\INST_DELAY_RESET|Cont\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_DELAY_RESET|Cont\(14),
	datad => VCC,
	cin => \INST_DELAY_RESET|Cont[13]~44\,
	combout => \INST_DELAY_RESET|Cont[14]~45_combout\,
	cout => \INST_DELAY_RESET|Cont[14]~46\);

-- Location: FF_X72_Y44_N9
\INST_DELAY_RESET|Cont[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \INST_DELAY_RESET|Cont[14]~45_combout\,
	ena => \INST_DELAY_RESET|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DELAY_RESET|Cont\(14));

-- Location: LCCOMB_X72_Y44_N14
\INST_DELAY_RESET|Cont[17]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_DELAY_RESET|Cont[17]~51_combout\ = (\INST_DELAY_RESET|Cont\(17) & (\INST_DELAY_RESET|Cont[16]~50\ $ (GND))) # (!\INST_DELAY_RESET|Cont\(17) & (!\INST_DELAY_RESET|Cont[16]~50\ & VCC))
-- \INST_DELAY_RESET|Cont[17]~52\ = CARRY((\INST_DELAY_RESET|Cont\(17) & !\INST_DELAY_RESET|Cont[16]~50\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_DELAY_RESET|Cont\(17),
	datad => VCC,
	cin => \INST_DELAY_RESET|Cont[16]~50\,
	combout => \INST_DELAY_RESET|Cont[17]~51_combout\,
	cout => \INST_DELAY_RESET|Cont[17]~52\);

-- Location: FF_X72_Y44_N15
\INST_DELAY_RESET|Cont[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \INST_DELAY_RESET|Cont[17]~51_combout\,
	ena => \INST_DELAY_RESET|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DELAY_RESET|Cont\(17));

-- Location: LCCOMB_X72_Y44_N16
\INST_DELAY_RESET|Cont[18]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_DELAY_RESET|Cont[18]~53_combout\ = (\INST_DELAY_RESET|Cont\(18) & (!\INST_DELAY_RESET|Cont[17]~52\)) # (!\INST_DELAY_RESET|Cont\(18) & ((\INST_DELAY_RESET|Cont[17]~52\) # (GND)))
-- \INST_DELAY_RESET|Cont[18]~54\ = CARRY((!\INST_DELAY_RESET|Cont[17]~52\) # (!\INST_DELAY_RESET|Cont\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_DELAY_RESET|Cont\(18),
	datad => VCC,
	cin => \INST_DELAY_RESET|Cont[17]~52\,
	combout => \INST_DELAY_RESET|Cont[18]~53_combout\,
	cout => \INST_DELAY_RESET|Cont[18]~54\);

-- Location: FF_X72_Y44_N17
\INST_DELAY_RESET|Cont[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \INST_DELAY_RESET|Cont[18]~53_combout\,
	ena => \INST_DELAY_RESET|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DELAY_RESET|Cont\(18));

-- Location: LCCOMB_X72_Y44_N18
\INST_DELAY_RESET|Cont[19]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_DELAY_RESET|Cont[19]~55_combout\ = \INST_DELAY_RESET|Cont[18]~54\ $ (!\INST_DELAY_RESET|Cont\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \INST_DELAY_RESET|Cont\(19),
	cin => \INST_DELAY_RESET|Cont[18]~54\,
	combout => \INST_DELAY_RESET|Cont[19]~55_combout\);

-- Location: FF_X72_Y44_N19
\INST_DELAY_RESET|Cont[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \INST_DELAY_RESET|Cont[19]~55_combout\,
	ena => \INST_DELAY_RESET|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DELAY_RESET|Cont\(19));

-- Location: LCCOMB_X72_Y44_N24
\INST_DELAY_RESET|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_DELAY_RESET|Equal0~0_combout\ = (\INST_DELAY_RESET|Cont\(16) & (\INST_DELAY_RESET|Cont\(18) & (\INST_DELAY_RESET|Cont\(17) & \INST_DELAY_RESET|Cont\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_DELAY_RESET|Cont\(16),
	datab => \INST_DELAY_RESET|Cont\(18),
	datac => \INST_DELAY_RESET|Cont\(17),
	datad => \INST_DELAY_RESET|Cont\(19),
	combout => \INST_DELAY_RESET|Equal0~0_combout\);

-- Location: FF_X72_Y44_N7
\INST_DELAY_RESET|Cont[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \INST_DELAY_RESET|Cont[13]~43_combout\,
	ena => \INST_DELAY_RESET|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DELAY_RESET|Cont\(13));

-- Location: LCCOMB_X72_Y44_N28
\INST_DELAY_RESET|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_DELAY_RESET|Equal0~5_combout\ = (\INST_DELAY_RESET|Cont\(15) & (\INST_DELAY_RESET|Cont\(14) & (\INST_DELAY_RESET|Cont\(12) & \INST_DELAY_RESET|Cont\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_DELAY_RESET|Cont\(15),
	datab => \INST_DELAY_RESET|Cont\(14),
	datac => \INST_DELAY_RESET|Cont\(12),
	datad => \INST_DELAY_RESET|Cont\(13),
	combout => \INST_DELAY_RESET|Equal0~5_combout\);

-- Location: FF_X72_Y45_N23
\INST_DELAY_RESET|Cont[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \INST_DELAY_RESET|Cont[5]~27_combout\,
	ena => \INST_DELAY_RESET|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DELAY_RESET|Cont\(5));

-- Location: FF_X72_Y45_N27
\INST_DELAY_RESET|Cont[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \INST_DELAY_RESET|Cont[7]~31_combout\,
	ena => \INST_DELAY_RESET|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DELAY_RESET|Cont\(7));

-- Location: LCCOMB_X72_Y45_N0
\INST_DELAY_RESET|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_DELAY_RESET|Equal0~2_combout\ = (\INST_DELAY_RESET|Cont\(7) & \INST_DELAY_RESET|Cont\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_DELAY_RESET|Cont\(7),
	datad => \INST_DELAY_RESET|Cont\(6),
	combout => \INST_DELAY_RESET|Equal0~2_combout\);

-- Location: LCCOMB_X72_Y45_N2
\INST_DELAY_RESET|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_DELAY_RESET|Equal0~3_combout\ = (\INST_DELAY_RESET|Equal0~1_combout\ & (\INST_DELAY_RESET|Cont\(4) & (\INST_DELAY_RESET|Cont\(5) & \INST_DELAY_RESET|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_DELAY_RESET|Equal0~1_combout\,
	datab => \INST_DELAY_RESET|Cont\(4),
	datac => \INST_DELAY_RESET|Cont\(5),
	datad => \INST_DELAY_RESET|Equal0~2_combout\,
	combout => \INST_DELAY_RESET|Equal0~3_combout\);

-- Location: LCCOMB_X72_Y44_N26
\INST_DELAY_RESET|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_DELAY_RESET|Equal0~6_combout\ = (((!\INST_DELAY_RESET|Equal0~3_combout\) # (!\INST_DELAY_RESET|Equal0~5_combout\)) # (!\INST_DELAY_RESET|Equal0~0_combout\)) # (!\INST_DELAY_RESET|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_DELAY_RESET|Equal0~4_combout\,
	datab => \INST_DELAY_RESET|Equal0~0_combout\,
	datac => \INST_DELAY_RESET|Equal0~5_combout\,
	datad => \INST_DELAY_RESET|Equal0~3_combout\,
	combout => \INST_DELAY_RESET|Equal0~6_combout\);

-- Location: LCCOMB_X75_Y45_N20
\INST_DELAY_RESET|Equal0~6_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_DELAY_RESET|Equal0~6_wirecell_combout\ = !\INST_DELAY_RESET|Equal0~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_DELAY_RESET|Equal0~6_combout\,
	combout => \INST_DELAY_RESET|Equal0~6_wirecell_combout\);

-- Location: FF_X75_Y45_N21
\INST_DELAY_RESET|oRESET\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \INST_DELAY_RESET|Equal0~6_wirecell_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DELAY_RESET|oRESET~q\);

-- Location: FF_X70_Y45_N23
\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~93_combout\,
	clrn => \INST_DELAY_RESET|oRESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(2));

-- Location: LCCOMB_X69_Y45_N6
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~6_combout\ = (\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(3) & (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~5\)) # 
-- (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(3) & ((\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~5\) # (GND)))
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~7\ = CARRY((!\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~5\) # (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(3),
	datad => VCC,
	cin => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~5\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~6_combout\,
	cout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~7\);

-- Location: LCCOMB_X70_Y45_N24
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~92_combout\ = (\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~6_combout\ & !\AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~6_combout\,
	datad => \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~92_combout\);

-- Location: FF_X70_Y45_N25
\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~92_combout\,
	clrn => \INST_DELAY_RESET|oRESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(3));

-- Location: LCCOMB_X69_Y45_N8
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~8_combout\ = (\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(4) & (\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~7\ $ (GND))) # 
-- (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(4) & (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~7\ & VCC))
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~9\ = CARRY((\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(4) & !\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(4),
	datad => VCC,
	cin => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~7\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~8_combout\,
	cout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~9\);

-- Location: LCCOMB_X70_Y45_N10
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~91_combout\ = (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\ & \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\,
	datad => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~8_combout\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~91_combout\);

-- Location: FF_X70_Y45_N11
\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~91_combout\,
	clrn => \INST_DELAY_RESET|oRESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(4));

-- Location: LCCOMB_X69_Y45_N10
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~10_combout\ = (\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(5) & (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~9\)) # 
-- (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(5) & ((\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~9\) # (GND)))
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~11\ = CARRY((!\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~9\) # (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(5),
	datad => VCC,
	cin => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~9\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~10_combout\,
	cout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~11\);

-- Location: LCCOMB_X70_Y45_N12
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~90_combout\ = (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\ & \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\,
	datad => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~10_combout\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~90_combout\);

-- Location: FF_X70_Y45_N13
\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~90_combout\,
	clrn => \INST_DELAY_RESET|oRESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(5));

-- Location: LCCOMB_X69_Y45_N12
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~12_combout\ = (\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(6) & (\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~11\ $ (GND))) # 
-- (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(6) & (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~11\ & VCC))
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~13\ = CARRY((\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(6) & !\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(6),
	datad => VCC,
	cin => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~11\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~12_combout\,
	cout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~13\);

-- Location: LCCOMB_X68_Y45_N6
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~89_combout\ = (\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~12_combout\ & !\AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~12_combout\,
	datad => \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~89_combout\);

-- Location: FF_X68_Y45_N7
\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~89_combout\,
	clrn => \INST_DELAY_RESET|oRESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(6));

-- Location: LCCOMB_X69_Y45_N14
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~14_combout\ = (\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(7) & (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~13\)) # 
-- (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(7) & ((\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~13\) # (GND)))
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~15\ = CARRY((!\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~13\) # (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(7),
	datad => VCC,
	cin => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~13\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~14_combout\,
	cout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~15\);

-- Location: LCCOMB_X69_Y45_N16
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~16_combout\ = (\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(8) & (\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~15\ $ (GND))) # 
-- (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(8) & (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~15\ & VCC))
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~17\ = CARRY((\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(8) & !\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(8),
	datad => VCC,
	cin => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~15\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~16_combout\,
	cout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~17\);

-- Location: LCCOMB_X68_Y45_N22
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~76_combout\ = (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\ & \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\,
	datad => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~16_combout\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~76_combout\);

-- Location: FF_X68_Y45_N23
\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~76_combout\,
	clrn => \INST_DELAY_RESET|oRESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(8));

-- Location: LCCOMB_X69_Y45_N18
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~18_combout\ = (\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(9) & (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~17\)) # 
-- (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(9) & ((\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~17\) # (GND)))
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~19\ = CARRY((!\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~17\) # (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(9),
	datad => VCC,
	cin => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~17\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~18_combout\,
	cout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~19\);

-- Location: LCCOMB_X68_Y45_N8
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~75_combout\ = (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\ & \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\,
	datad => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~18_combout\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~75_combout\);

-- Location: FF_X68_Y45_N9
\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~75_combout\,
	clrn => \INST_DELAY_RESET|oRESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(9));

-- Location: LCCOMB_X69_Y45_N20
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~20_combout\ = (\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(10) & (\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~19\ $ (GND))) # 
-- (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(10) & (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~19\ & VCC))
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~21\ = CARRY((\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(10) & !\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(10),
	datad => VCC,
	cin => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~19\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~20_combout\,
	cout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~21\);

-- Location: LCCOMB_X68_Y45_N30
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~78_combout\ = (\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~20_combout\) # (\AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~20_combout\,
	datad => \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~78_combout\);

-- Location: FF_X68_Y45_N31
\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~78_combout\,
	clrn => \INST_DELAY_RESET|oRESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(10));

-- Location: LCCOMB_X68_Y45_N16
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~77_combout\ = (\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~14_combout\) # (\AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~14_combout\,
	datad => \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~77_combout\);

-- Location: FF_X68_Y45_N17
\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~77_combout\,
	clrn => \INST_DELAY_RESET|oRESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(7));

-- Location: LCCOMB_X68_Y45_N24
\AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~3_combout\ = ((!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(8) & (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(9) & 
-- !\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(7)))) # (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(8),
	datab => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(9),
	datac => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(10),
	datad => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(7),
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~3_combout\);

-- Location: LCCOMB_X69_Y45_N22
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~22_combout\ = (\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(11) & (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~21\)) # 
-- (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(11) & ((\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~21\) # (GND)))
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~23\ = CARRY((!\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~21\) # (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(11),
	datad => VCC,
	cin => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~21\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~22_combout\,
	cout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~23\);

-- Location: LCCOMB_X69_Y45_N24
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~24_combout\ = (\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(12) & (\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~23\ $ (GND))) # 
-- (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(12) & (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~23\ & VCC))
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~25\ = CARRY((\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(12) & !\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(12),
	datad => VCC,
	cin => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~23\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~24_combout\,
	cout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~25\);

-- Location: LCCOMB_X69_Y45_N26
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~26_combout\ = (\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(13) & (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~25\)) # 
-- (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(13) & ((\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~25\) # (GND)))
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~27\ = CARRY((!\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~25\) # (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(13),
	datad => VCC,
	cin => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~25\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~26_combout\,
	cout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~27\);

-- Location: LCCOMB_X69_Y45_N30
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~30_combout\ = (\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(15) & (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~29\)) # 
-- (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(15) & ((\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~29\) # (GND)))
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~31\ = CARRY((!\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~29\) # (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(15),
	datad => VCC,
	cin => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~29\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~30_combout\,
	cout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~31\);

-- Location: LCCOMB_X70_Y45_N2
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~83_combout\ = (\AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\) # (\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\,
	datad => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~30_combout\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~83_combout\);

-- Location: FF_X70_Y45_N3
\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~83_combout\,
	clrn => \INST_DELAY_RESET|oRESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(15));

-- Location: LCCOMB_X68_Y45_N2
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~80_combout\ = (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\ & \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\,
	datad => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~26_combout\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~80_combout\);

-- Location: FF_X68_Y45_N3
\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~80_combout\,
	clrn => \INST_DELAY_RESET|oRESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(13));

-- Location: LCCOMB_X68_Y45_N26
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~82_combout\ = (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\ & \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\,
	datad => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~22_combout\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~82_combout\);

-- Location: FF_X68_Y45_N27
\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~82_combout\,
	clrn => \INST_DELAY_RESET|oRESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(11));

-- Location: LCCOMB_X68_Y45_N0
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~81_combout\ = (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\ & \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\,
	datad => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~24_combout\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~81_combout\);

-- Location: FF_X68_Y45_N1
\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~81_combout\,
	clrn => \INST_DELAY_RESET|oRESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(12));

-- Location: LCCOMB_X68_Y45_N12
\AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~4_combout\ = (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(14) & (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(13) & 
-- (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(11) & !\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(14),
	datab => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(13),
	datac => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(11),
	datad => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(12),
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~4_combout\);

-- Location: LCCOMB_X68_Y45_N18
\AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~5_combout\ = (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(16) & (((\AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~3_combout\ & 
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~4_combout\)) # (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(16),
	datab => \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~3_combout\,
	datac => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(15),
	datad => \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~4_combout\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~5_combout\);

-- Location: LCCOMB_X69_Y44_N2
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~34_combout\ = (\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(17) & (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~33\)) # 
-- (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(17) & ((\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~33\) # (GND)))
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~35\ = CARRY((!\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~33\) # (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(17),
	datad => VCC,
	cin => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~33\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~34_combout\,
	cout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~35\);

-- Location: LCCOMB_X69_Y44_N6
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~38_combout\ = (\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(19) & (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~37\)) # 
-- (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(19) & ((\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~37\) # (GND)))
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~39\ = CARRY((!\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~37\) # (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(19),
	datad => VCC,
	cin => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~37\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~38_combout\,
	cout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~39\);

-- Location: LCCOMB_X69_Y44_N8
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~40_combout\ = (\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(20) & (\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~39\ $ (GND))) # 
-- (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(20) & (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~39\ & VCC))
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~41\ = CARRY((\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(20) & !\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(20),
	datad => VCC,
	cin => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~39\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~40_combout\,
	cout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~41\);

-- Location: LCCOMB_X69_Y44_N12
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~44_combout\ = (\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(22) & (\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~43\ $ (GND))) # 
-- (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(22) & (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~43\ & VCC))
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~45\ = CARRY((\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(22) & !\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(22),
	datad => VCC,
	cin => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~43\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~44_combout\,
	cout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~45\);

-- Location: LCCOMB_X68_Y44_N6
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~73_combout\ = (\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~44_combout\ & !\AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~44_combout\,
	datad => \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~73_combout\);

-- Location: FF_X68_Y44_N7
\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~73_combout\,
	clrn => \INST_DELAY_RESET|oRESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(22));

-- Location: LCCOMB_X69_Y44_N16
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~48_combout\ = (\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(24) & (\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~47\ $ (GND))) # 
-- (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(24) & (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~47\ & VCC))
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~49\ = CARRY((\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(24) & !\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(24),
	datad => VCC,
	cin => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~47\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~48_combout\,
	cout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~49\);

-- Location: LCCOMB_X68_Y44_N28
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~71_combout\ = (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\ & \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\,
	datad => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~48_combout\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~71_combout\);

-- Location: FF_X68_Y44_N29
\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~71_combout\,
	clrn => \INST_DELAY_RESET|oRESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(24));

-- Location: LCCOMB_X69_Y44_N18
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~50_combout\ = (\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(25) & (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~49\)) # 
-- (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(25) & ((\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~49\) # (GND)))
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~51\ = CARRY((!\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~49\) # (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(25),
	datad => VCC,
	cin => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~49\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~50_combout\,
	cout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~51\);

-- Location: LCCOMB_X68_Y44_N18
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~70_combout\ = (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\ & \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\,
	datad => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~50_combout\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~70_combout\);

-- Location: FF_X68_Y44_N19
\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~70_combout\,
	clrn => \INST_DELAY_RESET|oRESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(25));

-- Location: LCCOMB_X69_Y44_N22
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~54_combout\ = (\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(27) & (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~53\)) # 
-- (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(27) & ((\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~53\) # (GND)))
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~55\ = CARRY((!\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~53\) # (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(27),
	datad => VCC,
	cin => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~53\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~54_combout\,
	cout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~55\);

-- Location: LCCOMB_X68_Y44_N24
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~68_combout\ = (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\ & \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\,
	datad => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~54_combout\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~68_combout\);

-- Location: FF_X68_Y44_N25
\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~68_combout\,
	clrn => \INST_DELAY_RESET|oRESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(27));

-- Location: LCCOMB_X69_Y44_N26
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~58_combout\ = (\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(29) & (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~57\)) # 
-- (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(29) & ((\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~57\) # (GND)))
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~59\ = CARRY((!\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~57\) # (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(29),
	datad => VCC,
	cin => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~57\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~58_combout\,
	cout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~59\);

-- Location: LCCOMB_X68_Y44_N20
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~66_combout\ = (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\ & \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\,
	datad => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~58_combout\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~66_combout\);

-- Location: FF_X68_Y44_N21
\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~66_combout\,
	clrn => \INST_DELAY_RESET|oRESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(29));

-- Location: LCCOMB_X69_Y44_N28
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~60_combout\ = (\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(30) & (\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~59\ $ (GND))) # 
-- (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(30) & (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~59\ & VCC))
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~61\ = CARRY((\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(30) & !\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(30),
	datad => VCC,
	cin => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~59\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~60_combout\,
	cout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~61\);

-- Location: LCCOMB_X68_Y44_N22
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~65_combout\ = (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\ & \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\,
	datad => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~60_combout\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~65_combout\);

-- Location: FF_X68_Y44_N23
\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~65_combout\,
	clrn => \INST_DELAY_RESET|oRESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(30));

-- Location: LCCOMB_X69_Y44_N30
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~62_combout\ = \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(31) $ (\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~61\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(31),
	cin => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~61\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~62_combout\);

-- Location: LCCOMB_X68_Y44_N4
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~64_combout\ = (\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~62_combout\ & !\AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~62_combout\,
	datad => \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~64_combout\);

-- Location: FF_X68_Y44_N5
\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~64_combout\,
	clrn => \INST_DELAY_RESET|oRESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(31));

-- Location: LCCOMB_X68_Y45_N14
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~86_combout\ = (\AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\) # (\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\,
	datad => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~38_combout\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~86_combout\);

-- Location: FF_X68_Y45_N15
\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~86_combout\,
	clrn => \INST_DELAY_RESET|oRESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(19));

-- Location: LCCOMB_X68_Y45_N4
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~88_combout\ = (\AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\) # (\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\,
	datac => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~34_combout\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~88_combout\);

-- Location: FF_X68_Y45_N5
\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~88_combout\,
	clrn => \INST_DELAY_RESET|oRESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(17));

-- Location: LCCOMB_X68_Y45_N20
\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~85_combout\ = (\AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\) # (\AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\,
	datad => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~40_combout\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~85_combout\);

-- Location: FF_X68_Y45_N21
\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \AUDIO_CODEC_INST|adcDacControllerStartDelay|Add0~85_combout\,
	clrn => \INST_DELAY_RESET|oRESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(20));

-- Location: LCCOMB_X68_Y45_N10
\AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~6_combout\ = (((!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(20)) # (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(17))) # 
-- (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(19))) # (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(18),
	datab => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(19),
	datac => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(17),
	datad => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(20),
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~6_combout\);

-- Location: LCCOMB_X68_Y45_N28
\AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\ = (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(31) & (((!\AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~5_combout\ & 
-- !\AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~6_combout\)) # (!\AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~2_combout\,
	datab => \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~5_combout\,
	datac => \AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount\(31),
	datad => \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~6_combout\,
	combout => \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\);

-- Location: FF_X66_Y37_N1
\AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \AUDIO_CODEC_INST|adcDacControllerStartDelay|LessThan0~7_combout\,
	clrn => \INST_DELAY_RESET|oRESET~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\);

-- Location: LCCOMB_X67_Y38_N18
\AUDIO_CODEC_INST|cont2[5]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|cont2[5]~34_combout\ = (\AUDIO_CODEC_INST|cont2\(5) & (!\AUDIO_CODEC_INST|cont2[4]~33\)) # (!\AUDIO_CODEC_INST|cont2\(5) & ((\AUDIO_CODEC_INST|cont2[4]~33\) # (GND)))
-- \AUDIO_CODEC_INST|cont2[5]~35\ = CARRY((!\AUDIO_CODEC_INST|cont2[4]~33\) # (!\AUDIO_CODEC_INST|cont2\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \AUDIO_CODEC_INST|cont2\(5),
	datad => VCC,
	cin => \AUDIO_CODEC_INST|cont2[4]~33\,
	combout => \AUDIO_CODEC_INST|cont2[5]~34_combout\,
	cout => \AUDIO_CODEC_INST|cont2[5]~35\);

-- Location: LCCOMB_X67_Y38_N20
\AUDIO_CODEC_INST|cont2[6]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|cont2[6]~36_combout\ = (\AUDIO_CODEC_INST|cont2\(6) & (\AUDIO_CODEC_INST|cont2[5]~35\ $ (GND))) # (!\AUDIO_CODEC_INST|cont2\(6) & (!\AUDIO_CODEC_INST|cont2[5]~35\ & VCC))
-- \AUDIO_CODEC_INST|cont2[6]~37\ = CARRY((\AUDIO_CODEC_INST|cont2\(6) & !\AUDIO_CODEC_INST|cont2[5]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \AUDIO_CODEC_INST|cont2\(6),
	datad => VCC,
	cin => \AUDIO_CODEC_INST|cont2[5]~35\,
	combout => \AUDIO_CODEC_INST|cont2[6]~36_combout\,
	cout => \AUDIO_CODEC_INST|cont2[6]~37\);

-- Location: FF_X67_Y38_N21
\AUDIO_CODEC_INST|cont2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|cont2[6]~36_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	sclr => \AUDIO_CODEC_INST|LessThan2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|cont2\(6));

-- Location: LCCOMB_X66_Y37_N28
\AUDIO_CODEC_INST|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|LessThan2~1_combout\ = ((!\AUDIO_CODEC_INST|LessThan2~0_combout\ & \AUDIO_CODEC_INST|cont2\(6))) # (!\AUDIO_CODEC_INST|process_5~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|process_5~5_combout\,
	datab => \AUDIO_CODEC_INST|LessThan2~0_combout\,
	datad => \AUDIO_CODEC_INST|cont2\(6),
	combout => \AUDIO_CODEC_INST|LessThan2~1_combout\);

-- Location: FF_X67_Y38_N9
\AUDIO_CODEC_INST|cont2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|cont2[0]~24_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	sclr => \AUDIO_CODEC_INST|LessThan2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|cont2\(0));

-- Location: LCCOMB_X67_Y38_N12
\AUDIO_CODEC_INST|cont2[2]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|cont2[2]~28_combout\ = (\AUDIO_CODEC_INST|cont2\(2) & (\AUDIO_CODEC_INST|cont2[1]~27\ $ (GND))) # (!\AUDIO_CODEC_INST|cont2\(2) & (!\AUDIO_CODEC_INST|cont2[1]~27\ & VCC))
-- \AUDIO_CODEC_INST|cont2[2]~29\ = CARRY((\AUDIO_CODEC_INST|cont2\(2) & !\AUDIO_CODEC_INST|cont2[1]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|cont2\(2),
	datad => VCC,
	cin => \AUDIO_CODEC_INST|cont2[1]~27\,
	combout => \AUDIO_CODEC_INST|cont2[2]~28_combout\,
	cout => \AUDIO_CODEC_INST|cont2[2]~29\);

-- Location: LCCOMB_X67_Y38_N14
\AUDIO_CODEC_INST|cont2[3]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|cont2[3]~30_combout\ = (\AUDIO_CODEC_INST|cont2\(3) & (!\AUDIO_CODEC_INST|cont2[2]~29\)) # (!\AUDIO_CODEC_INST|cont2\(3) & ((\AUDIO_CODEC_INST|cont2[2]~29\) # (GND)))
-- \AUDIO_CODEC_INST|cont2[3]~31\ = CARRY((!\AUDIO_CODEC_INST|cont2[2]~29\) # (!\AUDIO_CODEC_INST|cont2\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \AUDIO_CODEC_INST|cont2\(3),
	datad => VCC,
	cin => \AUDIO_CODEC_INST|cont2[2]~29\,
	combout => \AUDIO_CODEC_INST|cont2[3]~30_combout\,
	cout => \AUDIO_CODEC_INST|cont2[3]~31\);

-- Location: FF_X67_Y38_N15
\AUDIO_CODEC_INST|cont2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|cont2[3]~30_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	sclr => \AUDIO_CODEC_INST|LessThan2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|cont2\(3));

-- Location: LCCOMB_X67_Y38_N16
\AUDIO_CODEC_INST|cont2[4]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|cont2[4]~32_combout\ = (\AUDIO_CODEC_INST|cont2\(4) & (\AUDIO_CODEC_INST|cont2[3]~31\ $ (GND))) # (!\AUDIO_CODEC_INST|cont2\(4) & (!\AUDIO_CODEC_INST|cont2[3]~31\ & VCC))
-- \AUDIO_CODEC_INST|cont2[4]~33\ = CARRY((\AUDIO_CODEC_INST|cont2\(4) & !\AUDIO_CODEC_INST|cont2[3]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \AUDIO_CODEC_INST|cont2\(4),
	datad => VCC,
	cin => \AUDIO_CODEC_INST|cont2[3]~31\,
	combout => \AUDIO_CODEC_INST|cont2[4]~32_combout\,
	cout => \AUDIO_CODEC_INST|cont2[4]~33\);

-- Location: FF_X67_Y38_N17
\AUDIO_CODEC_INST|cont2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|cont2[4]~32_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	sclr => \AUDIO_CODEC_INST|LessThan2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|cont2\(4));

-- Location: FF_X67_Y38_N19
\AUDIO_CODEC_INST|cont2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|cont2[5]~34_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	sclr => \AUDIO_CODEC_INST|LessThan2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|cont2\(5));

-- Location: LCCOMB_X67_Y38_N0
\AUDIO_CODEC_INST|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|LessThan2~0_combout\ = (((!\AUDIO_CODEC_INST|cont2\(4)) # (!\AUDIO_CODEC_INST|cont2\(3))) # (!\AUDIO_CODEC_INST|cont2\(5))) # (!\AUDIO_CODEC_INST|cont2\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|cont2\(2),
	datab => \AUDIO_CODEC_INST|cont2\(5),
	datac => \AUDIO_CODEC_INST|cont2\(3),
	datad => \AUDIO_CODEC_INST|cont2\(4),
	combout => \AUDIO_CODEC_INST|LessThan2~0_combout\);

-- Location: LCCOMB_X66_Y37_N30
\AUDIO_CODEC_INST|LEFT_MODE_SM~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|LEFT_MODE_SM~0_combout\ = \AUDIO_CODEC_INST|LEFT_MODE_SM~q\ $ ((((!\AUDIO_CODEC_INST|LessThan2~0_combout\ & \AUDIO_CODEC_INST|cont2\(6))) # (!\AUDIO_CODEC_INST|process_5~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|process_5~5_combout\,
	datab => \AUDIO_CODEC_INST|LessThan2~0_combout\,
	datac => \AUDIO_CODEC_INST|LEFT_MODE_SM~q\,
	datad => \AUDIO_CODEC_INST|cont2\(6),
	combout => \AUDIO_CODEC_INST|LEFT_MODE_SM~0_combout\);

-- Location: FF_X66_Y37_N31
\AUDIO_CODEC_INST|LEFT_MODE_SM\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|LEFT_MODE_SM~0_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|LEFT_MODE_SM~q\);

-- Location: FF_X66_Y37_N29
\AUDIO_CODEC_INST|adcLRSelect\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \AUDIO_CODEC_INST|LEFT_MODE_SM~q\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcLRSelect~q\);

-- Location: CLKCTRL_G4
\CLOCK_50~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK_50~inputclkctrl_outclk\);

-- Location: LCCOMB_X69_Y37_N22
\AUDIO_CODEC_INST|AUDIO_buffer_in~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|AUDIO_buffer_in~2_combout\ = (\AUDIO_CODEC_INST|R_DATA_IN_temp\(14) & (\AUDIO_CODEC_INST|LEFT_MODE_SM~q\ & \AUDIO_CODEC_INST|LessThan2~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|R_DATA_IN_temp\(14),
	datab => \AUDIO_CODEC_INST|LEFT_MODE_SM~q\,
	datad => \AUDIO_CODEC_INST|LessThan2~1_combout\,
	combout => \AUDIO_CODEC_INST|AUDIO_buffer_in~2_combout\);

-- Location: IOIBUF_X0_Y68_N1
\AUD_ADCDAT~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_AUD_ADCDAT,
	o => \AUD_ADCDAT~input_o\);

-- Location: LCCOMB_X65_Y38_N18
\adcdat~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \adcdat~feeder_combout\ = \AUD_ADCDAT~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \AUD_ADCDAT~input_o\,
	combout => \adcdat~feeder_combout\);

-- Location: FF_X65_Y38_N19
adcdat : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \adcdat~feeder_combout\,
	clrn => \INST_DELAY_RESET|oRESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adcdat~q\);

-- Location: LCCOMB_X65_Y38_N24
\AUDIO_CODEC_INST|AUDIO_buffer_out[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|AUDIO_buffer_out[0]~feeder_combout\ = \adcdat~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adcdat~q\,
	combout => \AUDIO_CODEC_INST|AUDIO_buffer_out[0]~feeder_combout\);

-- Location: LCCOMB_X67_Y38_N22
\AUDIO_CODEC_INST|cont2[7]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|cont2[7]~38_combout\ = (\AUDIO_CODEC_INST|cont2\(7) & (!\AUDIO_CODEC_INST|cont2[6]~37\)) # (!\AUDIO_CODEC_INST|cont2\(7) & ((\AUDIO_CODEC_INST|cont2[6]~37\) # (GND)))
-- \AUDIO_CODEC_INST|cont2[7]~39\ = CARRY((!\AUDIO_CODEC_INST|cont2[6]~37\) # (!\AUDIO_CODEC_INST|cont2\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|cont2\(7),
	datad => VCC,
	cin => \AUDIO_CODEC_INST|cont2[6]~37\,
	combout => \AUDIO_CODEC_INST|cont2[7]~38_combout\,
	cout => \AUDIO_CODEC_INST|cont2[7]~39\);

-- Location: LCCOMB_X67_Y38_N24
\AUDIO_CODEC_INST|cont2[8]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|cont2[8]~40_combout\ = (\AUDIO_CODEC_INST|cont2\(8) & (\AUDIO_CODEC_INST|cont2[7]~39\ $ (GND))) # (!\AUDIO_CODEC_INST|cont2\(8) & (!\AUDIO_CODEC_INST|cont2[7]~39\ & VCC))
-- \AUDIO_CODEC_INST|cont2[8]~41\ = CARRY((\AUDIO_CODEC_INST|cont2\(8) & !\AUDIO_CODEC_INST|cont2[7]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \AUDIO_CODEC_INST|cont2\(8),
	datad => VCC,
	cin => \AUDIO_CODEC_INST|cont2[7]~39\,
	combout => \AUDIO_CODEC_INST|cont2[8]~40_combout\,
	cout => \AUDIO_CODEC_INST|cont2[8]~41\);

-- Location: FF_X67_Y38_N25
\AUDIO_CODEC_INST|cont2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|cont2[8]~40_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	sclr => \AUDIO_CODEC_INST|LessThan2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|cont2\(8));

-- Location: LCCOMB_X67_Y38_N28
\AUDIO_CODEC_INST|cont2[10]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|cont2[10]~44_combout\ = (\AUDIO_CODEC_INST|cont2\(10) & (\AUDIO_CODEC_INST|cont2[9]~43\ $ (GND))) # (!\AUDIO_CODEC_INST|cont2\(10) & (!\AUDIO_CODEC_INST|cont2[9]~43\ & VCC))
-- \AUDIO_CODEC_INST|cont2[10]~45\ = CARRY((\AUDIO_CODEC_INST|cont2\(10) & !\AUDIO_CODEC_INST|cont2[9]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \AUDIO_CODEC_INST|cont2\(10),
	datad => VCC,
	cin => \AUDIO_CODEC_INST|cont2[9]~43\,
	combout => \AUDIO_CODEC_INST|cont2[10]~44_combout\,
	cout => \AUDIO_CODEC_INST|cont2[10]~45\);

-- Location: FF_X67_Y38_N29
\AUDIO_CODEC_INST|cont2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|cont2[10]~44_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	sclr => \AUDIO_CODEC_INST|LessThan2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|cont2\(10));

-- Location: LCCOMB_X67_Y38_N30
\AUDIO_CODEC_INST|cont2[11]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|cont2[11]~46_combout\ = (\AUDIO_CODEC_INST|cont2\(11) & (!\AUDIO_CODEC_INST|cont2[10]~45\)) # (!\AUDIO_CODEC_INST|cont2\(11) & ((\AUDIO_CODEC_INST|cont2[10]~45\) # (GND)))
-- \AUDIO_CODEC_INST|cont2[11]~47\ = CARRY((!\AUDIO_CODEC_INST|cont2[10]~45\) # (!\AUDIO_CODEC_INST|cont2\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|cont2\(11),
	datad => VCC,
	cin => \AUDIO_CODEC_INST|cont2[10]~45\,
	combout => \AUDIO_CODEC_INST|cont2[11]~46_combout\,
	cout => \AUDIO_CODEC_INST|cont2[11]~47\);

-- Location: LCCOMB_X67_Y37_N0
\AUDIO_CODEC_INST|cont2[12]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|cont2[12]~48_combout\ = (\AUDIO_CODEC_INST|cont2\(12) & (\AUDIO_CODEC_INST|cont2[11]~47\ $ (GND))) # (!\AUDIO_CODEC_INST|cont2\(12) & (!\AUDIO_CODEC_INST|cont2[11]~47\ & VCC))
-- \AUDIO_CODEC_INST|cont2[12]~49\ = CARRY((\AUDIO_CODEC_INST|cont2\(12) & !\AUDIO_CODEC_INST|cont2[11]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \AUDIO_CODEC_INST|cont2\(12),
	datad => VCC,
	cin => \AUDIO_CODEC_INST|cont2[11]~47\,
	combout => \AUDIO_CODEC_INST|cont2[12]~48_combout\,
	cout => \AUDIO_CODEC_INST|cont2[12]~49\);

-- Location: FF_X67_Y37_N1
\AUDIO_CODEC_INST|cont2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|cont2[12]~48_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	sclr => \AUDIO_CODEC_INST|LessThan2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|cont2\(12));

-- Location: LCCOMB_X67_Y37_N2
\AUDIO_CODEC_INST|cont2[13]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|cont2[13]~50_combout\ = (\AUDIO_CODEC_INST|cont2\(13) & (!\AUDIO_CODEC_INST|cont2[12]~49\)) # (!\AUDIO_CODEC_INST|cont2\(13) & ((\AUDIO_CODEC_INST|cont2[12]~49\) # (GND)))
-- \AUDIO_CODEC_INST|cont2[13]~51\ = CARRY((!\AUDIO_CODEC_INST|cont2[12]~49\) # (!\AUDIO_CODEC_INST|cont2\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \AUDIO_CODEC_INST|cont2\(13),
	datad => VCC,
	cin => \AUDIO_CODEC_INST|cont2[12]~49\,
	combout => \AUDIO_CODEC_INST|cont2[13]~50_combout\,
	cout => \AUDIO_CODEC_INST|cont2[13]~51\);

-- Location: FF_X67_Y37_N3
\AUDIO_CODEC_INST|cont2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|cont2[13]~50_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	sclr => \AUDIO_CODEC_INST|LessThan2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|cont2\(13));

-- Location: LCCOMB_X67_Y37_N4
\AUDIO_CODEC_INST|cont2[14]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|cont2[14]~52_combout\ = (\AUDIO_CODEC_INST|cont2\(14) & (\AUDIO_CODEC_INST|cont2[13]~51\ $ (GND))) # (!\AUDIO_CODEC_INST|cont2\(14) & (!\AUDIO_CODEC_INST|cont2[13]~51\ & VCC))
-- \AUDIO_CODEC_INST|cont2[14]~53\ = CARRY((\AUDIO_CODEC_INST|cont2\(14) & !\AUDIO_CODEC_INST|cont2[13]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \AUDIO_CODEC_INST|cont2\(14),
	datad => VCC,
	cin => \AUDIO_CODEC_INST|cont2[13]~51\,
	combout => \AUDIO_CODEC_INST|cont2[14]~52_combout\,
	cout => \AUDIO_CODEC_INST|cont2[14]~53\);

-- Location: FF_X67_Y37_N5
\AUDIO_CODEC_INST|cont2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|cont2[14]~52_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	sclr => \AUDIO_CODEC_INST|LessThan2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|cont2\(14));

-- Location: FF_X67_Y38_N31
\AUDIO_CODEC_INST|cont2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|cont2[11]~46_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	sclr => \AUDIO_CODEC_INST|LessThan2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|cont2\(11));

-- Location: LCCOMB_X67_Y36_N8
\AUDIO_CODEC_INST|process_5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|process_5~1_combout\ = (!\AUDIO_CODEC_INST|cont2\(12) & (!\AUDIO_CODEC_INST|cont2\(13) & (!\AUDIO_CODEC_INST|cont2\(14) & !\AUDIO_CODEC_INST|cont2\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|cont2\(12),
	datab => \AUDIO_CODEC_INST|cont2\(13),
	datac => \AUDIO_CODEC_INST|cont2\(14),
	datad => \AUDIO_CODEC_INST|cont2\(11),
	combout => \AUDIO_CODEC_INST|process_5~1_combout\);

-- Location: LCCOMB_X67_Y37_N8
\AUDIO_CODEC_INST|cont2[16]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|cont2[16]~56_combout\ = (\AUDIO_CODEC_INST|cont2\(16) & (\AUDIO_CODEC_INST|cont2[15]~55\ $ (GND))) # (!\AUDIO_CODEC_INST|cont2\(16) & (!\AUDIO_CODEC_INST|cont2[15]~55\ & VCC))
-- \AUDIO_CODEC_INST|cont2[16]~57\ = CARRY((\AUDIO_CODEC_INST|cont2\(16) & !\AUDIO_CODEC_INST|cont2[15]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \AUDIO_CODEC_INST|cont2\(16),
	datad => VCC,
	cin => \AUDIO_CODEC_INST|cont2[15]~55\,
	combout => \AUDIO_CODEC_INST|cont2[16]~56_combout\,
	cout => \AUDIO_CODEC_INST|cont2[16]~57\);

-- Location: FF_X67_Y37_N9
\AUDIO_CODEC_INST|cont2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|cont2[16]~56_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	sclr => \AUDIO_CODEC_INST|LessThan2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|cont2\(16));

-- Location: LCCOMB_X67_Y37_N14
\AUDIO_CODEC_INST|cont2[19]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|cont2[19]~62_combout\ = (\AUDIO_CODEC_INST|cont2\(19) & (!\AUDIO_CODEC_INST|cont2[18]~61\)) # (!\AUDIO_CODEC_INST|cont2\(19) & ((\AUDIO_CODEC_INST|cont2[18]~61\) # (GND)))
-- \AUDIO_CODEC_INST|cont2[19]~63\ = CARRY((!\AUDIO_CODEC_INST|cont2[18]~61\) # (!\AUDIO_CODEC_INST|cont2\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \AUDIO_CODEC_INST|cont2\(19),
	datad => VCC,
	cin => \AUDIO_CODEC_INST|cont2[18]~61\,
	combout => \AUDIO_CODEC_INST|cont2[19]~62_combout\,
	cout => \AUDIO_CODEC_INST|cont2[19]~63\);

-- Location: FF_X67_Y37_N15
\AUDIO_CODEC_INST|cont2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|cont2[19]~62_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	sclr => \AUDIO_CODEC_INST|LessThan2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|cont2\(19));

-- Location: LCCOMB_X67_Y37_N16
\AUDIO_CODEC_INST|cont2[20]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|cont2[20]~64_combout\ = (\AUDIO_CODEC_INST|cont2\(20) & (\AUDIO_CODEC_INST|cont2[19]~63\ $ (GND))) # (!\AUDIO_CODEC_INST|cont2\(20) & (!\AUDIO_CODEC_INST|cont2[19]~63\ & VCC))
-- \AUDIO_CODEC_INST|cont2[20]~65\ = CARRY((\AUDIO_CODEC_INST|cont2\(20) & !\AUDIO_CODEC_INST|cont2[19]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \AUDIO_CODEC_INST|cont2\(20),
	datad => VCC,
	cin => \AUDIO_CODEC_INST|cont2[19]~63\,
	combout => \AUDIO_CODEC_INST|cont2[20]~64_combout\,
	cout => \AUDIO_CODEC_INST|cont2[20]~65\);

-- Location: FF_X67_Y37_N17
\AUDIO_CODEC_INST|cont2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|cont2[20]~64_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	sclr => \AUDIO_CODEC_INST|LessThan2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|cont2\(20));

-- Location: LCCOMB_X67_Y37_N18
\AUDIO_CODEC_INST|cont2[21]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|cont2[21]~66_combout\ = (\AUDIO_CODEC_INST|cont2\(21) & (!\AUDIO_CODEC_INST|cont2[20]~65\)) # (!\AUDIO_CODEC_INST|cont2\(21) & ((\AUDIO_CODEC_INST|cont2[20]~65\) # (GND)))
-- \AUDIO_CODEC_INST|cont2[21]~67\ = CARRY((!\AUDIO_CODEC_INST|cont2[20]~65\) # (!\AUDIO_CODEC_INST|cont2\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \AUDIO_CODEC_INST|cont2\(21),
	datad => VCC,
	cin => \AUDIO_CODEC_INST|cont2[20]~65\,
	combout => \AUDIO_CODEC_INST|cont2[21]~66_combout\,
	cout => \AUDIO_CODEC_INST|cont2[21]~67\);

-- Location: FF_X67_Y37_N19
\AUDIO_CODEC_INST|cont2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|cont2[21]~66_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	sclr => \AUDIO_CODEC_INST|LessThan2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|cont2\(21));

-- Location: LCCOMB_X67_Y37_N20
\AUDIO_CODEC_INST|cont2[22]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|cont2[22]~68_combout\ = (\AUDIO_CODEC_INST|cont2\(22) & (\AUDIO_CODEC_INST|cont2[21]~67\ $ (GND))) # (!\AUDIO_CODEC_INST|cont2\(22) & (!\AUDIO_CODEC_INST|cont2[21]~67\ & VCC))
-- \AUDIO_CODEC_INST|cont2[22]~69\ = CARRY((\AUDIO_CODEC_INST|cont2\(22) & !\AUDIO_CODEC_INST|cont2[21]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \AUDIO_CODEC_INST|cont2\(22),
	datad => VCC,
	cin => \AUDIO_CODEC_INST|cont2[21]~67\,
	combout => \AUDIO_CODEC_INST|cont2[22]~68_combout\,
	cout => \AUDIO_CODEC_INST|cont2[22]~69\);

-- Location: FF_X67_Y37_N21
\AUDIO_CODEC_INST|cont2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|cont2[22]~68_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	sclr => \AUDIO_CODEC_INST|LessThan2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|cont2\(22));

-- Location: LCCOMB_X67_Y37_N22
\AUDIO_CODEC_INST|cont2[23]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|cont2[23]~70_combout\ = \AUDIO_CODEC_INST|cont2\(23) $ (\AUDIO_CODEC_INST|cont2[22]~69\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|cont2\(23),
	cin => \AUDIO_CODEC_INST|cont2[22]~69\,
	combout => \AUDIO_CODEC_INST|cont2[23]~70_combout\);

-- Location: FF_X67_Y37_N23
\AUDIO_CODEC_INST|cont2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|cont2[23]~70_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	sclr => \AUDIO_CODEC_INST|LessThan2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|cont2\(23));

-- Location: FF_X67_Y38_N23
\AUDIO_CODEC_INST|cont2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|cont2[7]~38_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	sclr => \AUDIO_CODEC_INST|LessThan2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|cont2\(7));

-- Location: LCCOMB_X67_Y38_N2
\AUDIO_CODEC_INST|process_5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|process_5~0_combout\ = (!\AUDIO_CODEC_INST|cont2\(9) & (!\AUDIO_CODEC_INST|cont2\(10) & (!\AUDIO_CODEC_INST|cont2\(7) & !\AUDIO_CODEC_INST|cont2\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|cont2\(9),
	datab => \AUDIO_CODEC_INST|cont2\(10),
	datac => \AUDIO_CODEC_INST|cont2\(7),
	datad => \AUDIO_CODEC_INST|cont2\(8),
	combout => \AUDIO_CODEC_INST|process_5~0_combout\);

-- Location: LCCOMB_X67_Y38_N4
\AUDIO_CODEC_INST|process_5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|process_5~5_combout\ = (\AUDIO_CODEC_INST|process_5~4_combout\ & (\AUDIO_CODEC_INST|process_5~1_combout\ & (!\AUDIO_CODEC_INST|cont2\(23) & \AUDIO_CODEC_INST|process_5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|process_5~4_combout\,
	datab => \AUDIO_CODEC_INST|process_5~1_combout\,
	datac => \AUDIO_CODEC_INST|cont2\(23),
	datad => \AUDIO_CODEC_INST|process_5~0_combout\,
	combout => \AUDIO_CODEC_INST|process_5~5_combout\);

-- Location: LCCOMB_X67_Y36_N20
\AUDIO_CODEC_INST|process_5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|process_5~7_combout\ = (!\AUDIO_CODEC_INST|cont2\(6) & (\AUDIO_CODEC_INST|process_5~5_combout\ & !\AUDIO_CODEC_INST|cont2\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \AUDIO_CODEC_INST|cont2\(6),
	datac => \AUDIO_CODEC_INST|process_5~5_combout\,
	datad => \AUDIO_CODEC_INST|cont2\(5),
	combout => \AUDIO_CODEC_INST|process_5~7_combout\);

-- Location: FF_X67_Y38_N13
\AUDIO_CODEC_INST|cont2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|cont2[2]~28_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	sclr => \AUDIO_CODEC_INST|LessThan2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|cont2\(2));

-- Location: LCCOMB_X67_Y38_N6
\AUDIO_CODEC_INST|process_5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|process_5~6_combout\ = (!\AUDIO_CODEC_INST|cont2\(1) & (!\AUDIO_CODEC_INST|cont2\(3) & (!\AUDIO_CODEC_INST|cont2\(0) & !\AUDIO_CODEC_INST|cont2\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|cont2\(1),
	datab => \AUDIO_CODEC_INST|cont2\(3),
	datac => \AUDIO_CODEC_INST|cont2\(0),
	datad => \AUDIO_CODEC_INST|cont2\(2),
	combout => \AUDIO_CODEC_INST|process_5~6_combout\);

-- Location: LCCOMB_X67_Y36_N26
\AUDIO_CODEC_INST|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|LessThan1~0_combout\ = (\AUDIO_CODEC_INST|process_5~7_combout\ & ((\AUDIO_CODEC_INST|process_5~6_combout\) # (!\AUDIO_CODEC_INST|cont2\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \AUDIO_CODEC_INST|process_5~7_combout\,
	datac => \AUDIO_CODEC_INST|cont2\(4),
	datad => \AUDIO_CODEC_INST|process_5~6_combout\,
	combout => \AUDIO_CODEC_INST|LessThan1~0_combout\);

-- Location: FF_X65_Y38_N25
\AUDIO_CODEC_INST|AUDIO_buffer_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|AUDIO_buffer_out[0]~feeder_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	ena => \AUDIO_CODEC_INST|LessThan1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|AUDIO_buffer_out\(0));

-- Location: LCCOMB_X65_Y38_N22
\AUDIO_CODEC_INST|AUDIO_buffer_out[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|AUDIO_buffer_out[1]~feeder_combout\ = \AUDIO_CODEC_INST|AUDIO_buffer_out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \AUDIO_CODEC_INST|AUDIO_buffer_out\(0),
	combout => \AUDIO_CODEC_INST|AUDIO_buffer_out[1]~feeder_combout\);

-- Location: FF_X65_Y38_N23
\AUDIO_CODEC_INST|AUDIO_buffer_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|AUDIO_buffer_out[1]~feeder_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	ena => \AUDIO_CODEC_INST|LessThan1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|AUDIO_buffer_out\(1));

-- Location: FF_X65_Y38_N5
\AUDIO_CODEC_INST|AUDIO_buffer_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \AUDIO_CODEC_INST|AUDIO_buffer_out\(1),
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	sload => VCC,
	ena => \AUDIO_CODEC_INST|LessThan1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|AUDIO_buffer_out\(2));

-- Location: FF_X65_Y38_N27
\AUDIO_CODEC_INST|AUDIO_buffer_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \AUDIO_CODEC_INST|AUDIO_buffer_out\(2),
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	sload => VCC,
	ena => \AUDIO_CODEC_INST|LessThan1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|AUDIO_buffer_out\(3));

-- Location: FF_X65_Y38_N29
\AUDIO_CODEC_INST|AUDIO_buffer_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \AUDIO_CODEC_INST|AUDIO_buffer_out\(3),
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	sload => VCC,
	ena => \AUDIO_CODEC_INST|LessThan1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|AUDIO_buffer_out\(4));

-- Location: LCCOMB_X65_Y38_N14
\AUDIO_CODEC_INST|AUDIO_buffer_out[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|AUDIO_buffer_out[5]~feeder_combout\ = \AUDIO_CODEC_INST|AUDIO_buffer_out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \AUDIO_CODEC_INST|AUDIO_buffer_out\(4),
	combout => \AUDIO_CODEC_INST|AUDIO_buffer_out[5]~feeder_combout\);

-- Location: FF_X65_Y38_N15
\AUDIO_CODEC_INST|AUDIO_buffer_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|AUDIO_buffer_out[5]~feeder_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	ena => \AUDIO_CODEC_INST|LessThan1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|AUDIO_buffer_out\(5));

-- Location: FF_X65_Y38_N13
\AUDIO_CODEC_INST|AUDIO_buffer_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \AUDIO_CODEC_INST|AUDIO_buffer_out\(5),
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	sload => VCC,
	ena => \AUDIO_CODEC_INST|LessThan1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|AUDIO_buffer_out\(6));

-- Location: LCCOMB_X65_Y38_N6
\AUDIO_CODEC_INST|AUDIO_buffer_out[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|AUDIO_buffer_out[7]~feeder_combout\ = \AUDIO_CODEC_INST|AUDIO_buffer_out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \AUDIO_CODEC_INST|AUDIO_buffer_out\(6),
	combout => \AUDIO_CODEC_INST|AUDIO_buffer_out[7]~feeder_combout\);

-- Location: FF_X65_Y38_N7
\AUDIO_CODEC_INST|AUDIO_buffer_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|AUDIO_buffer_out[7]~feeder_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	ena => \AUDIO_CODEC_INST|LessThan1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|AUDIO_buffer_out\(7));

-- Location: LCCOMB_X65_Y38_N0
\AUDIO_CODEC_INST|AUDIO_buffer_out[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|AUDIO_buffer_out[8]~feeder_combout\ = \AUDIO_CODEC_INST|AUDIO_buffer_out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \AUDIO_CODEC_INST|AUDIO_buffer_out\(7),
	combout => \AUDIO_CODEC_INST|AUDIO_buffer_out[8]~feeder_combout\);

-- Location: FF_X65_Y38_N1
\AUDIO_CODEC_INST|AUDIO_buffer_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|AUDIO_buffer_out[8]~feeder_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	ena => \AUDIO_CODEC_INST|LessThan1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|AUDIO_buffer_out\(8));

-- Location: LCCOMB_X65_Y38_N10
\AUDIO_CODEC_INST|AUDIO_buffer_out[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|AUDIO_buffer_out[9]~feeder_combout\ = \AUDIO_CODEC_INST|AUDIO_buffer_out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \AUDIO_CODEC_INST|AUDIO_buffer_out\(8),
	combout => \AUDIO_CODEC_INST|AUDIO_buffer_out[9]~feeder_combout\);

-- Location: FF_X65_Y38_N11
\AUDIO_CODEC_INST|AUDIO_buffer_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|AUDIO_buffer_out[9]~feeder_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	ena => \AUDIO_CODEC_INST|LessThan1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|AUDIO_buffer_out\(9));

-- Location: LCCOMB_X65_Y38_N20
\AUDIO_CODEC_INST|AUDIO_buffer_out[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|AUDIO_buffer_out[10]~feeder_combout\ = \AUDIO_CODEC_INST|AUDIO_buffer_out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \AUDIO_CODEC_INST|AUDIO_buffer_out\(9),
	combout => \AUDIO_CODEC_INST|AUDIO_buffer_out[10]~feeder_combout\);

-- Location: FF_X65_Y38_N21
\AUDIO_CODEC_INST|AUDIO_buffer_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|AUDIO_buffer_out[10]~feeder_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	ena => \AUDIO_CODEC_INST|LessThan1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|AUDIO_buffer_out\(10));

-- Location: LCCOMB_X65_Y38_N2
\AUDIO_CODEC_INST|AUDIO_buffer_out[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|AUDIO_buffer_out[11]~feeder_combout\ = \AUDIO_CODEC_INST|AUDIO_buffer_out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \AUDIO_CODEC_INST|AUDIO_buffer_out\(10),
	combout => \AUDIO_CODEC_INST|AUDIO_buffer_out[11]~feeder_combout\);

-- Location: FF_X65_Y38_N3
\AUDIO_CODEC_INST|AUDIO_buffer_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|AUDIO_buffer_out[11]~feeder_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	ena => \AUDIO_CODEC_INST|LessThan1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|AUDIO_buffer_out\(11));

-- Location: LCCOMB_X65_Y38_N8
\AUDIO_CODEC_INST|AUDIO_buffer_out[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|AUDIO_buffer_out[12]~feeder_combout\ = \AUDIO_CODEC_INST|AUDIO_buffer_out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \AUDIO_CODEC_INST|AUDIO_buffer_out\(11),
	combout => \AUDIO_CODEC_INST|AUDIO_buffer_out[12]~feeder_combout\);

-- Location: FF_X65_Y38_N9
\AUDIO_CODEC_INST|AUDIO_buffer_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|AUDIO_buffer_out[12]~feeder_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	ena => \AUDIO_CODEC_INST|LessThan1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|AUDIO_buffer_out\(12));

-- Location: FF_X65_Y38_N31
\AUDIO_CODEC_INST|AUDIO_buffer_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \AUDIO_CODEC_INST|AUDIO_buffer_out\(12),
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	sload => VCC,
	ena => \AUDIO_CODEC_INST|LessThan1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|AUDIO_buffer_out\(13));

-- Location: LCCOMB_X65_Y38_N16
\AUDIO_CODEC_INST|AUDIO_buffer_out[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|AUDIO_buffer_out[14]~feeder_combout\ = \AUDIO_CODEC_INST|AUDIO_buffer_out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \AUDIO_CODEC_INST|AUDIO_buffer_out\(13),
	combout => \AUDIO_CODEC_INST|AUDIO_buffer_out[14]~feeder_combout\);

-- Location: FF_X65_Y38_N17
\AUDIO_CODEC_INST|AUDIO_buffer_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|AUDIO_buffer_out[14]~feeder_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	ena => \AUDIO_CODEC_INST|LessThan1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|AUDIO_buffer_out\(14));

-- Location: LCCOMB_X65_Y37_N20
\AUDIO_CODEC_INST|adcLOUT[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcLOUT[15]~feeder_combout\ = \AUDIO_CODEC_INST|AUDIO_buffer_out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \AUDIO_CODEC_INST|AUDIO_buffer_out\(14),
	combout => \AUDIO_CODEC_INST|adcLOUT[15]~feeder_combout\);

-- Location: LCCOMB_X67_Y36_N22
\AUDIO_CODEC_INST|adcLOUT[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcLOUT[2]~0_combout\ = (\AUDIO_CODEC_INST|LEFT_MODE_SM~q\ & (\AUDIO_CODEC_INST|process_5~7_combout\ & ((\AUDIO_CODEC_INST|process_5~6_combout\) # (!\AUDIO_CODEC_INST|cont2\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|LEFT_MODE_SM~q\,
	datab => \AUDIO_CODEC_INST|process_5~7_combout\,
	datac => \AUDIO_CODEC_INST|cont2\(4),
	datad => \AUDIO_CODEC_INST|process_5~6_combout\,
	combout => \AUDIO_CODEC_INST|adcLOUT[2]~0_combout\);

-- Location: FF_X65_Y37_N21
\AUDIO_CODEC_INST|adcLOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|adcLOUT[15]~feeder_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	ena => \AUDIO_CODEC_INST|adcLOUT[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcLOUT\(15));

-- Location: FF_X68_Y37_N27
\dacLIN_SIG[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \AUDIO_CODEC_INST|adcLOUT\(15),
	clrn => \INST_DELAY_RESET|oRESET~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => dacLIN_SIG(15));

-- Location: IOIBUF_X115_Y17_N1
\SW[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: LCCOMB_X69_Y37_N0
\AUDIO_CODEC_INST|AUDIO_buffer_in~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|AUDIO_buffer_in~1_combout\ = (\AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\ & (dacLIN_SIG(15) & \SW[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\,
	datac => dacLIN_SIG(15),
	datad => \SW[0]~input_o\,
	combout => \AUDIO_CODEC_INST|AUDIO_buffer_in~1_combout\);

-- Location: LCCOMB_X69_Y37_N20
\AUDIO_CODEC_INST|AUDIO_buffer_in~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|AUDIO_buffer_in~3_combout\ = (\AUDIO_CODEC_INST|AUDIO_buffer_in~2_combout\) # ((\AUDIO_CODEC_INST|AUDIO_buffer_in~1_combout\) # ((\AUDIO_CODEC_INST|AUDIO_buffer_in\(14) & !\AUDIO_CODEC_INST|LessThan2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|AUDIO_buffer_in\(14),
	datab => \AUDIO_CODEC_INST|LessThan2~1_combout\,
	datac => \AUDIO_CODEC_INST|AUDIO_buffer_in~2_combout\,
	datad => \AUDIO_CODEC_INST|AUDIO_buffer_in~1_combout\,
	combout => \AUDIO_CODEC_INST|AUDIO_buffer_in~3_combout\);

-- Location: LCCOMB_X67_Y36_N18
\AUDIO_CODEC_INST|AUDIO_buffer_in~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\ = (!\AUDIO_CODEC_INST|LEFT_MODE_SM~q\ & (((\AUDIO_CODEC_INST|cont2\(6) & !\AUDIO_CODEC_INST|LessThan2~0_combout\)) # (!\AUDIO_CODEC_INST|process_5~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|process_5~5_combout\,
	datab => \AUDIO_CODEC_INST|cont2\(6),
	datac => \AUDIO_CODEC_INST|LessThan2~0_combout\,
	datad => \AUDIO_CODEC_INST|LEFT_MODE_SM~q\,
	combout => \AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\);

-- Location: LCCOMB_X52_Y15_N16
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ = \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0) $ (VCC)
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0),
	datad => VCC,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	cout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X66_Y37_N16
\AUDIO_CODEC_INST|process_5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|process_5~8_combout\ = (\AUDIO_CODEC_INST|process_5~6_combout\ & (\AUDIO_CODEC_INST|process_5~7_combout\ & (!\AUDIO_CODEC_INST|LEFT_MODE_SM~q\ & \AUDIO_CODEC_INST|cont2\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUDIO_CODEC_INST|process_5~6_combout\,
	datab => \AUDIO_CODEC_INST|process_5~7_combout\,
	datac => \AUDIO_CODEC_INST|LEFT_MODE_SM~q\,
	datad => \AUDIO_CODEC_INST|cont2\(4),
	combout => \AUDIO_CODEC_INST|process_5~8_combout\);

-- Location: FF_X66_Y37_N17
\AUDIO_CODEC_INST|RL_DATA_OUT_VALID\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|process_5~8_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|RL_DATA_OUT_VALID~q\);

-- Location: LCCOMB_X77_Y43_N16
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ = \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (((VCC) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\)))
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\ $ 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => VCC,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	cout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X74_Y43_N18
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q\ & (\Delay_aud|write_fifo~q\ & \AUDIO_CODEC_INST|RL_DATA_OUT_VALID~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q\,
	datab => \Delay_aud|write_fifo~q\,
	datac => \AUDIO_CODEC_INST|RL_DATA_OUT_VALID~q\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\);

-- Location: LCCOMB_X74_Y43_N30
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout\ = \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\ $ (((\Delay_aud|read_fifo~q\ & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & \AUDIO_CODEC_INST|RL_DATA_OUT_VALID~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|read_fifo~q\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \AUDIO_CODEC_INST|RL_DATA_OUT_VALID~q\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout\);

-- Location: FF_X77_Y43_N17
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	ena => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0));

-- Location: LCCOMB_X77_Y43_N18
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\) # (VCC))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # (GND))))
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = CARRY((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\ $ 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => VCC,
	cin => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	cout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: FF_X77_Y43_N19
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	ena => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1));

-- Location: LCCOMB_X77_Y43_N20
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & VCC)))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) $ (((VCC) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\)))))
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = CARRY((!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\ $ (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => VCC,
	cin => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	cout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: FF_X77_Y43_N21
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	ena => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2));

-- Location: LCCOMB_X77_Y43_N22
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) $ (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\) # (VCC))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # (GND))))
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = CARRY((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\ $ 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	cout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: FF_X77_Y43_N23
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	ena => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3));

-- Location: LCCOMB_X77_Y43_N24
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & VCC)))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) $ (((VCC) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\)))))
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = CARRY((!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\ $ (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	cout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: FF_X77_Y43_N25
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	ena => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4));

-- Location: LCCOMB_X77_Y43_N26
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) $ (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\) # (VCC))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ & (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5)) # (GND))))
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT\ = CARRY((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\ $ 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => VCC,
	cin => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\,
	cout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT\);

-- Location: FF_X77_Y43_N27
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\,
	ena => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5));

-- Location: LCCOMB_X77_Y43_N28
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT\ & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(6) & VCC)))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT\ & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(6) $ (((VCC) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\)))))
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT\ = CARRY((!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT\ & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\ $ (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(6),
	datad => VCC,
	cin => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout\,
	cout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT\);

-- Location: FF_X77_Y43_N29
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout\,
	ena => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(6));

-- Location: LCCOMB_X77_Y43_N30
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT\ & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(7) $ (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\) # (VCC))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT\ & (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(7)) # (GND))))
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT\ = CARRY((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\ $ 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(7))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(7),
	datad => VCC,
	cin => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout\,
	cout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT\);

-- Location: FF_X77_Y43_N31
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout\,
	ena => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(7));

-- Location: LCCOMB_X77_Y42_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT\ & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(8) & VCC)))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT\ & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(8) $ (((VCC) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\)))))
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT\ = CARRY((!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT\ & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\ $ (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(8),
	datad => VCC,
	cin => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~combout\,
	cout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT\);

-- Location: FF_X77_Y42_N1
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~combout\,
	ena => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(8));

-- Location: LCCOMB_X77_Y42_N2
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT\ & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(9) $ (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\) # (VCC))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT\ & (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(9)) # (GND))))
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT\ = CARRY((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\ $ 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(9))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(9),
	datad => VCC,
	cin => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~combout\,
	cout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT\);

-- Location: FF_X77_Y42_N3
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~combout\,
	ena => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(9));

-- Location: LCCOMB_X77_Y42_N4
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT\ & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(10) & VCC)))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT\ & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(10) $ (((VCC) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\)))))
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~COUT\ = CARRY((!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT\ & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\ $ (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(10),
	datad => VCC,
	cin => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~combout\,
	cout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~COUT\);

-- Location: FF_X77_Y42_N5
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~combout\,
	ena => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(10));

-- Location: LCCOMB_X77_Y42_N6
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~COUT\ & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(11) $ (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\) # (VCC))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~COUT\ & (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(11)) # (GND))))
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~COUT\ = CARRY((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\ $ 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(11))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(11),
	datad => VCC,
	cin => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~COUT\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~combout\,
	cout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~COUT\);

-- Location: FF_X77_Y42_N7
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~combout\,
	ena => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(11));

-- Location: LCCOMB_X77_Y42_N8
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12~combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~COUT\ & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(12) & VCC)))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~COUT\ & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(12) $ (((VCC) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\)))))
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12~COUT\ = CARRY((!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~COUT\ & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\ $ (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(12),
	datad => VCC,
	cin => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~COUT\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12~combout\,
	cout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12~COUT\);

-- Location: FF_X77_Y42_N9
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12~combout\,
	ena => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(12));

-- Location: LCCOMB_X77_Y42_N10
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita13~combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12~COUT\ & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(13) $ (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\) # (VCC))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12~COUT\ & (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(13)) # (GND))))
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita13~COUT\ = CARRY((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\ $ 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(13))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(13),
	datad => VCC,
	cin => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12~COUT\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita13~combout\,
	cout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita13~COUT\);

-- Location: FF_X77_Y42_N11
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita13~combout\,
	ena => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(13));

-- Location: IOIBUF_X115_Y9_N22
\SW[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(13),
	o => \SW[13]~input_o\);

-- Location: LCCOMB_X75_Y45_N18
\Delay_aud|Sample_delay_value[16]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|Sample_delay_value[16]~0_combout\ = (\Delay_aud|currentState.Write_Read~q\ & \INST_DELAY_RESET|oRESET~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|currentState.Write_Read~q\,
	datad => \INST_DELAY_RESET|oRESET~q\,
	combout => \Delay_aud|Sample_delay_value[16]~0_combout\);

-- Location: FF_X76_Y45_N17
\Delay_aud|Sample_delay_value[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \SW[13]~input_o\,
	sload => VCC,
	ena => \Delay_aud|Sample_delay_value[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|Sample_delay_value\(12));

-- Location: IOIBUF_X115_Y10_N8
\SW[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(14),
	o => \SW[14]~input_o\);

-- Location: FF_X76_Y45_N29
\Delay_aud|Sample_delay_value[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \SW[14]~input_o\,
	sload => VCC,
	ena => \Delay_aud|Sample_delay_value[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|Sample_delay_value\(13));

-- Location: LCCOMB_X75_Y42_N28
\Delay_aud|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|Equal0~7_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(12) & (\Delay_aud|Sample_delay_value\(12) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(13) $ (!\Delay_aud|Sample_delay_value\(13))))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(12) & 
-- (!\Delay_aud|Sample_delay_value\(12) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(13) $ (!\Delay_aud|Sample_delay_value\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(12),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(13),
	datac => \Delay_aud|Sample_delay_value\(12),
	datad => \Delay_aud|Sample_delay_value\(13),
	combout => \Delay_aud|Equal0~7_combout\);

-- Location: LCCOMB_X77_Y42_N12
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita14~combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita13~COUT\ & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(14) & ((VCC)))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita13~COUT\ & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(14) $ (((VCC) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\)))))
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita14~COUT\ = CARRY((!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita13~COUT\ & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(14) $ (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(14),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\,
	datad => VCC,
	cin => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita13~COUT\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita14~combout\,
	cout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita14~COUT\);

-- Location: FF_X77_Y42_N13
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita14~combout\,
	ena => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(14));

-- Location: LCCOMB_X77_Y42_N14
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita15~combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita14~COUT\ & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(15) $ (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\) # (VCC))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita14~COUT\ & (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(15)) # (GND))))
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita15~COUT\ = CARRY((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\ $ 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(15))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita14~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(15),
	datad => VCC,
	cin => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita14~COUT\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita15~combout\,
	cout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita15~COUT\);

-- Location: FF_X77_Y42_N15
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita15~combout\,
	ena => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(15));

-- Location: IOIBUF_X115_Y6_N15
\SW[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(15),
	o => \SW[15]~input_o\);

-- Location: FF_X76_Y45_N21
\Delay_aud|Sample_delay_value[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \SW[15]~input_o\,
	sload => VCC,
	ena => \Delay_aud|Sample_delay_value[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|Sample_delay_value\(14));

-- Location: LCCOMB_X75_Y42_N26
\Delay_aud|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|Equal0~8_combout\ = (\Delay_aud|Sample_delay_value\(15) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(15) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(14) $ (!\Delay_aud|Sample_delay_value\(14))))) # (!\Delay_aud|Sample_delay_value\(15) & 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(15) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(14) $ (!\Delay_aud|Sample_delay_value\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|Sample_delay_value\(15),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(14),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(15),
	datad => \Delay_aud|Sample_delay_value\(14),
	combout => \Delay_aud|Equal0~8_combout\);

-- Location: IOIBUF_X115_Y16_N8
\SW[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);

-- Location: FF_X76_Y45_N31
\Delay_aud|Sample_delay_value[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \SW[9]~input_o\,
	sload => VCC,
	ena => \Delay_aud|Sample_delay_value[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|Sample_delay_value\(8));

-- Location: LCCOMB_X76_Y42_N24
\Delay_aud|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|Equal0~5_combout\ = (\Delay_aud|Sample_delay_value\(9) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(9) & (\Delay_aud|Sample_delay_value\(8) $ 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(8))))) # (!\Delay_aud|Sample_delay_value\(9) & (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(9) & 
-- (\Delay_aud|Sample_delay_value\(8) $ (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|Sample_delay_value\(9),
	datab => \Delay_aud|Sample_delay_value\(8),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(8),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(9),
	combout => \Delay_aud|Equal0~5_combout\);

-- Location: LCCOMB_X75_Y42_N24
\Delay_aud|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|Equal0~9_combout\ = (\Delay_aud|Equal0~6_combout\ & (\Delay_aud|Equal0~7_combout\ & (\Delay_aud|Equal0~8_combout\ & \Delay_aud|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|Equal0~6_combout\,
	datab => \Delay_aud|Equal0~7_combout\,
	datac => \Delay_aud|Equal0~8_combout\,
	datad => \Delay_aud|Equal0~5_combout\,
	combout => \Delay_aud|Equal0~9_combout\);

-- Location: IOIBUF_X115_Y14_N8
\SW[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(17),
	o => \SW[17]~input_o\);

-- Location: FF_X74_Y45_N31
\Delay_aud|Sample_delay_value[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \SW[17]~input_o\,
	sload => VCC,
	ena => \Delay_aud|Sample_delay_value[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|Sample_delay_value\(16));

-- Location: IOIBUF_X115_Y13_N8
\SW[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: FF_X76_Y45_N19
\Delay_aud|Sample_delay_value[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \SW[3]~input_o\,
	sload => VCC,
	ena => \Delay_aud|Sample_delay_value[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|Sample_delay_value\(2));

-- Location: IOIBUF_X115_Y18_N8
\SW[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: LCCOMB_X76_Y45_N0
\Delay_aud|Sample_delay_value[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|Sample_delay_value[3]~feeder_combout\ = \SW[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SW[4]~input_o\,
	combout => \Delay_aud|Sample_delay_value[3]~feeder_combout\);

-- Location: FF_X76_Y45_N1
\Delay_aud|Sample_delay_value[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|Sample_delay_value[3]~feeder_combout\,
	ena => \Delay_aud|Sample_delay_value[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|Sample_delay_value\(3));

-- Location: LCCOMB_X76_Y43_N0
\Delay_aud|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|Equal0~1_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & (\Delay_aud|Sample_delay_value\(2) & (\Delay_aud|Sample_delay_value\(3) $ 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3))))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & (!\Delay_aud|Sample_delay_value\(2) & 
-- (\Delay_aud|Sample_delay_value\(3) $ (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datab => \Delay_aud|Sample_delay_value\(2),
	datac => \Delay_aud|Sample_delay_value\(3),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	combout => \Delay_aud|Equal0~1_combout\);

-- Location: IOIBUF_X115_Y4_N22
\SW[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

-- Location: LCCOMB_X76_Y45_N8
\Delay_aud|Sample_delay_value[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|Sample_delay_value[7]~feeder_combout\ = \SW[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SW[8]~input_o\,
	combout => \Delay_aud|Sample_delay_value[7]~feeder_combout\);

-- Location: FF_X76_Y45_N9
\Delay_aud|Sample_delay_value[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|Sample_delay_value[7]~feeder_combout\,
	ena => \Delay_aud|Sample_delay_value[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|Sample_delay_value\(7));

-- Location: LCCOMB_X76_Y43_N4
\Delay_aud|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|Equal0~3_combout\ = (\Delay_aud|Sample_delay_value\(6) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(6) & (\Delay_aud|Sample_delay_value\(7) $ 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(7))))) # (!\Delay_aud|Sample_delay_value\(6) & (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(6) & 
-- (\Delay_aud|Sample_delay_value\(7) $ (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|Sample_delay_value\(6),
	datab => \Delay_aud|Sample_delay_value\(7),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(7),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(6),
	combout => \Delay_aud|Equal0~3_combout\);

-- Location: IOIBUF_X115_Y14_N1
\SW[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: LCCOMB_X76_Y45_N4
\Delay_aud|Sample_delay_value[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|Sample_delay_value[0]~feeder_combout\ = \SW[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SW[1]~input_o\,
	combout => \Delay_aud|Sample_delay_value[0]~feeder_combout\);

-- Location: FF_X76_Y45_N5
\Delay_aud|Sample_delay_value[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|Sample_delay_value[0]~feeder_combout\,
	ena => \Delay_aud|Sample_delay_value[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|Sample_delay_value\(0));

-- Location: LCCOMB_X76_Y43_N2
\Delay_aud|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|Equal0~0_combout\ = (\Delay_aud|Sample_delay_value\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & (\Delay_aud|Sample_delay_value\(0) $ 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))))) # (!\Delay_aud|Sample_delay_value\(1) & (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- (\Delay_aud|Sample_delay_value\(0) $ (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|Sample_delay_value\(1),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datac => \Delay_aud|Sample_delay_value\(0),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	combout => \Delay_aud|Equal0~0_combout\);

-- Location: LCCOMB_X76_Y43_N14
\Delay_aud|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|Equal0~4_combout\ = (\Delay_aud|Equal0~2_combout\ & (\Delay_aud|Equal0~1_combout\ & (\Delay_aud|Equal0~3_combout\ & \Delay_aud|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|Equal0~2_combout\,
	datab => \Delay_aud|Equal0~1_combout\,
	datac => \Delay_aud|Equal0~3_combout\,
	datad => \Delay_aud|Equal0~0_combout\,
	combout => \Delay_aud|Equal0~4_combout\);

-- Location: LCCOMB_X75_Y42_N30
\Delay_aud|Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|Equal0~10_combout\ = (\Delay_aud|Equal0~9_combout\ & (\Delay_aud|Equal0~4_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(16) $ (!\Delay_aud|Sample_delay_value\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(16),
	datab => \Delay_aud|Equal0~9_combout\,
	datac => \Delay_aud|Sample_delay_value\(16),
	datad => \Delay_aud|Equal0~4_combout\,
	combout => \Delay_aud|Equal0~10_combout\);

-- Location: IOIBUF_X115_Y7_N15
\SW[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(12),
	o => \SW[12]~input_o\);

-- Location: FF_X76_Y45_N13
\Delay_aud|Sample_delay_value[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \SW[12]~input_o\,
	sload => VCC,
	ena => \Delay_aud|Sample_delay_value[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|Sample_delay_value\(11));

-- Location: IOIBUF_X115_Y4_N15
\SW[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(10),
	o => \SW[10]~input_o\);

-- Location: LCCOMB_X74_Y45_N28
\Delay_aud|Sample_delay_value[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|Sample_delay_value[9]~feeder_combout\ = \SW[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SW[10]~input_o\,
	combout => \Delay_aud|Sample_delay_value[9]~feeder_combout\);

-- Location: FF_X74_Y45_N29
\Delay_aud|Sample_delay_value[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|Sample_delay_value[9]~feeder_combout\,
	ena => \Delay_aud|Sample_delay_value[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|Sample_delay_value\(9));

-- Location: IOIBUF_X115_Y15_N1
\SW[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

-- Location: FF_X76_Y45_N27
\Delay_aud|Sample_delay_value[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \SW[7]~input_o\,
	sload => VCC,
	ena => \Delay_aud|Sample_delay_value[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|Sample_delay_value\(6));

-- Location: IOIBUF_X115_Y10_N1
\SW[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: FF_X76_Y45_N25
\Delay_aud|Sample_delay_value[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \SW[6]~input_o\,
	sload => VCC,
	ena => \Delay_aud|Sample_delay_value[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|Sample_delay_value\(5));

-- Location: IOIBUF_X115_Y11_N8
\SW[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

-- Location: FF_X76_Y45_N15
\Delay_aud|Sample_delay_value[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \SW[5]~input_o\,
	sload => VCC,
	ena => \Delay_aud|Sample_delay_value[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|Sample_delay_value\(4));

-- Location: LCCOMB_X76_Y45_N2
\Delay_aud|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|LessThan0~2_combout\ = (\Delay_aud|Sample_delay_value\(6)) # ((\Delay_aud|Sample_delay_value\(7)) # ((\Delay_aud|Sample_delay_value\(8)) # (\Delay_aud|Sample_delay_value\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|Sample_delay_value\(6),
	datab => \Delay_aud|Sample_delay_value\(7),
	datac => \Delay_aud|Sample_delay_value\(8),
	datad => \Delay_aud|Sample_delay_value\(5),
	combout => \Delay_aud|LessThan0~2_combout\);

-- Location: IOIBUF_X115_Y13_N1
\SW[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(16),
	o => \SW[16]~input_o\);

-- Location: FF_X76_Y45_N23
\Delay_aud|Sample_delay_value[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \SW[16]~input_o\,
	sload => VCC,
	ena => \Delay_aud|Sample_delay_value[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|Sample_delay_value\(15));

-- Location: LCCOMB_X76_Y44_N24
\Delay_aud|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|LessThan0~0_combout\ = (\Delay_aud|Sample_delay_value\(14)) # ((\Delay_aud|Sample_delay_value\(16)) # ((\Delay_aud|Sample_delay_value\(13)) # (\Delay_aud|Sample_delay_value\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|Sample_delay_value\(14),
	datab => \Delay_aud|Sample_delay_value\(16),
	datac => \Delay_aud|Sample_delay_value\(13),
	datad => \Delay_aud|Sample_delay_value\(15),
	combout => \Delay_aud|LessThan0~0_combout\);

-- Location: LCCOMB_X76_Y45_N14
\Delay_aud|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|LessThan0~3_combout\ = (\Delay_aud|LessThan0~1_combout\) # ((\Delay_aud|LessThan0~2_combout\) # ((\Delay_aud|Sample_delay_value\(4)) # (\Delay_aud|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|LessThan0~1_combout\,
	datab => \Delay_aud|LessThan0~2_combout\,
	datac => \Delay_aud|Sample_delay_value\(4),
	datad => \Delay_aud|LessThan0~0_combout\,
	combout => \Delay_aud|LessThan0~3_combout\);

-- Location: LCCOMB_X76_Y43_N10
\Delay_aud|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|LessThan0~5_combout\ = (!\Delay_aud|LessThan0~3_combout\ & ((\Delay_aud|LessThan0~4_combout\ & (!\Delay_aud|LessThan0~5_combout\ & !\Delay_aud|Sample_delay_value\(3))) # (!\Delay_aud|LessThan0~4_combout\ & ((!\Delay_aud|Sample_delay_value\(3)) 
-- # (!\Delay_aud|LessThan0~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|LessThan0~4_combout\,
	datab => \Delay_aud|LessThan0~5_combout\,
	datac => \Delay_aud|Sample_delay_value\(3),
	datad => \Delay_aud|LessThan0~3_combout\,
	combout => \Delay_aud|LessThan0~5_combout\);

-- Location: LCCOMB_X75_Y43_N18
\Delay_aud|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|Add0~2_combout\ = (\Delay_aud|Sample_delay_value\(2) & (!\Delay_aud|Add0~1\)) # (!\Delay_aud|Sample_delay_value\(2) & ((\Delay_aud|Add0~1\) # (GND)))
-- \Delay_aud|Add0~3\ = CARRY((!\Delay_aud|Add0~1\) # (!\Delay_aud|Sample_delay_value\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|Sample_delay_value\(2),
	datad => VCC,
	cin => \Delay_aud|Add0~1\,
	combout => \Delay_aud|Add0~2_combout\,
	cout => \Delay_aud|Add0~3\);

-- Location: LCCOMB_X75_Y43_N20
\Delay_aud|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|Add0~4_combout\ = ((\Delay_aud|LessThan0~5_combout\ $ (\Delay_aud|Sample_delay_value\(3) $ (\Delay_aud|Add0~3\)))) # (GND)
-- \Delay_aud|Add0~5\ = CARRY((\Delay_aud|LessThan0~5_combout\ & (\Delay_aud|Sample_delay_value\(3) & !\Delay_aud|Add0~3\)) # (!\Delay_aud|LessThan0~5_combout\ & ((\Delay_aud|Sample_delay_value\(3)) # (!\Delay_aud|Add0~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|LessThan0~5_combout\,
	datab => \Delay_aud|Sample_delay_value\(3),
	datad => VCC,
	cin => \Delay_aud|Add0~3\,
	combout => \Delay_aud|Add0~4_combout\,
	cout => \Delay_aud|Add0~5\);

-- Location: LCCOMB_X75_Y43_N22
\Delay_aud|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|Add0~6_combout\ = (\Delay_aud|Sample_delay_value\(4) & (!\Delay_aud|Add0~5\)) # (!\Delay_aud|Sample_delay_value\(4) & ((\Delay_aud|Add0~5\) # (GND)))
-- \Delay_aud|Add0~7\ = CARRY((!\Delay_aud|Add0~5\) # (!\Delay_aud|Sample_delay_value\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Delay_aud|Sample_delay_value\(4),
	datad => VCC,
	cin => \Delay_aud|Add0~5\,
	combout => \Delay_aud|Add0~6_combout\,
	cout => \Delay_aud|Add0~7\);

-- Location: LCCOMB_X75_Y43_N24
\Delay_aud|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|Add0~8_combout\ = (\Delay_aud|Sample_delay_value\(5) & (\Delay_aud|Add0~7\ $ (GND))) # (!\Delay_aud|Sample_delay_value\(5) & (!\Delay_aud|Add0~7\ & VCC))
-- \Delay_aud|Add0~9\ = CARRY((\Delay_aud|Sample_delay_value\(5) & !\Delay_aud|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Delay_aud|Sample_delay_value\(5),
	datad => VCC,
	cin => \Delay_aud|Add0~7\,
	combout => \Delay_aud|Add0~8_combout\,
	cout => \Delay_aud|Add0~9\);

-- Location: LCCOMB_X75_Y43_N28
\Delay_aud|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|Add0~12_combout\ = (\Delay_aud|Sample_delay_value\(7) & (\Delay_aud|Add0~11\ $ (GND))) # (!\Delay_aud|Sample_delay_value\(7) & (!\Delay_aud|Add0~11\ & VCC))
-- \Delay_aud|Add0~13\ = CARRY((\Delay_aud|Sample_delay_value\(7) & !\Delay_aud|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Delay_aud|Sample_delay_value\(7),
	datad => VCC,
	cin => \Delay_aud|Add0~11\,
	combout => \Delay_aud|Add0~12_combout\,
	cout => \Delay_aud|Add0~13\);

-- Location: LCCOMB_X75_Y42_N0
\Delay_aud|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|Add0~16_combout\ = (\Delay_aud|Sample_delay_value\(9) & (\Delay_aud|Add0~15\ $ (GND))) # (!\Delay_aud|Sample_delay_value\(9) & (!\Delay_aud|Add0~15\ & VCC))
-- \Delay_aud|Add0~17\ = CARRY((\Delay_aud|Sample_delay_value\(9) & !\Delay_aud|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Delay_aud|Sample_delay_value\(9),
	datad => VCC,
	cin => \Delay_aud|Add0~15\,
	combout => \Delay_aud|Add0~16_combout\,
	cout => \Delay_aud|Add0~17\);

-- Location: LCCOMB_X75_Y42_N2
\Delay_aud|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|Add0~18_combout\ = (\Delay_aud|Sample_delay_value\(10) & (!\Delay_aud|Add0~17\)) # (!\Delay_aud|Sample_delay_value\(10) & ((\Delay_aud|Add0~17\) # (GND)))
-- \Delay_aud|Add0~19\ = CARRY((!\Delay_aud|Add0~17\) # (!\Delay_aud|Sample_delay_value\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|Sample_delay_value\(10),
	datad => VCC,
	cin => \Delay_aud|Add0~17\,
	combout => \Delay_aud|Add0~18_combout\,
	cout => \Delay_aud|Add0~19\);

-- Location: LCCOMB_X75_Y42_N4
\Delay_aud|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|Add0~20_combout\ = (\Delay_aud|Sample_delay_value\(11) & (\Delay_aud|Add0~19\ $ (GND))) # (!\Delay_aud|Sample_delay_value\(11) & (!\Delay_aud|Add0~19\ & VCC))
-- \Delay_aud|Add0~21\ = CARRY((\Delay_aud|Sample_delay_value\(11) & !\Delay_aud|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Delay_aud|Sample_delay_value\(11),
	datad => VCC,
	cin => \Delay_aud|Add0~19\,
	combout => \Delay_aud|Add0~20_combout\,
	cout => \Delay_aud|Add0~21\);

-- Location: LCCOMB_X75_Y42_N8
\Delay_aud|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|Add0~24_combout\ = (\Delay_aud|Sample_delay_value\(13) & (\Delay_aud|Add0~23\ $ (GND))) # (!\Delay_aud|Sample_delay_value\(13) & (!\Delay_aud|Add0~23\ & VCC))
-- \Delay_aud|Add0~25\ = CARRY((\Delay_aud|Sample_delay_value\(13) & !\Delay_aud|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Delay_aud|Sample_delay_value\(13),
	datad => VCC,
	cin => \Delay_aud|Add0~23\,
	combout => \Delay_aud|Add0~24_combout\,
	cout => \Delay_aud|Add0~25\);

-- Location: LCCOMB_X75_Y42_N16
\Delay_aud|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|Add0~32_combout\ = !\Delay_aud|Add0~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Delay_aud|Add0~31\,
	combout => \Delay_aud|Add0~32_combout\);

-- Location: LCCOMB_X77_Y42_N16
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita16~combout\ = \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(16) $ 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita15~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(16),
	cin => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita15~COUT\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita16~combout\);

-- Location: FF_X77_Y42_N17
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita16~combout\,
	ena => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(16));

-- Location: LCCOMB_X76_Y43_N16
\Delay_aud|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|LessThan1~1_cout\ = CARRY((!\Delay_aud|Sample_delay_value\(0) & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|Sample_delay_value\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => VCC,
	cout => \Delay_aud|LessThan1~1_cout\);

-- Location: LCCOMB_X76_Y43_N18
\Delay_aud|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|LessThan1~3_cout\ = CARRY((\Delay_aud|Add0~0_combout\ & ((!\Delay_aud|LessThan1~1_cout\) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)))) # (!\Delay_aud|Add0~0_combout\ & 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & !\Delay_aud|LessThan1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|Add0~0_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => VCC,
	cin => \Delay_aud|LessThan1~1_cout\,
	cout => \Delay_aud|LessThan1~3_cout\);

-- Location: LCCOMB_X76_Y43_N20
\Delay_aud|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|LessThan1~5_cout\ = CARRY((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & ((!\Delay_aud|LessThan1~3_cout\) # (!\Delay_aud|Add0~2_combout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & (!\Delay_aud|Add0~2_combout\ & !\Delay_aud|LessThan1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datab => \Delay_aud|Add0~2_combout\,
	datad => VCC,
	cin => \Delay_aud|LessThan1~3_cout\,
	cout => \Delay_aud|LessThan1~5_cout\);

-- Location: LCCOMB_X76_Y43_N22
\Delay_aud|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|LessThan1~7_cout\ = CARRY((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & (\Delay_aud|Add0~4_combout\ & !\Delay_aud|LessThan1~5_cout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & ((\Delay_aud|Add0~4_combout\) # (!\Delay_aud|LessThan1~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datab => \Delay_aud|Add0~4_combout\,
	datad => VCC,
	cin => \Delay_aud|LessThan1~5_cout\,
	cout => \Delay_aud|LessThan1~7_cout\);

-- Location: LCCOMB_X76_Y43_N24
\Delay_aud|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|LessThan1~9_cout\ = CARRY((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & ((!\Delay_aud|LessThan1~7_cout\) # (!\Delay_aud|Add0~6_combout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & (!\Delay_aud|Add0~6_combout\ & !\Delay_aud|LessThan1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datab => \Delay_aud|Add0~6_combout\,
	datad => VCC,
	cin => \Delay_aud|LessThan1~7_cout\,
	cout => \Delay_aud|LessThan1~9_cout\);

-- Location: LCCOMB_X76_Y43_N26
\Delay_aud|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|LessThan1~11_cout\ = CARRY((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & (\Delay_aud|Add0~8_combout\ & !\Delay_aud|LessThan1~9_cout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & ((\Delay_aud|Add0~8_combout\) # (!\Delay_aud|LessThan1~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datab => \Delay_aud|Add0~8_combout\,
	datad => VCC,
	cin => \Delay_aud|LessThan1~9_cout\,
	cout => \Delay_aud|LessThan1~11_cout\);

-- Location: LCCOMB_X76_Y43_N28
\Delay_aud|LessThan1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|LessThan1~13_cout\ = CARRY((\Delay_aud|Add0~10_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(6) & !\Delay_aud|LessThan1~11_cout\)) # (!\Delay_aud|Add0~10_combout\ & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(6)) # (!\Delay_aud|LessThan1~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|Add0~10_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(6),
	datad => VCC,
	cin => \Delay_aud|LessThan1~11_cout\,
	cout => \Delay_aud|LessThan1~13_cout\);

-- Location: LCCOMB_X76_Y43_N30
\Delay_aud|LessThan1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|LessThan1~15_cout\ = CARRY((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(7) & (\Delay_aud|Add0~12_combout\ & !\Delay_aud|LessThan1~13_cout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(7) & ((\Delay_aud|Add0~12_combout\) # (!\Delay_aud|LessThan1~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(7),
	datab => \Delay_aud|Add0~12_combout\,
	datad => VCC,
	cin => \Delay_aud|LessThan1~13_cout\,
	cout => \Delay_aud|LessThan1~15_cout\);

-- Location: LCCOMB_X76_Y42_N0
\Delay_aud|LessThan1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|LessThan1~17_cout\ = CARRY((\Delay_aud|Add0~14_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(8) & !\Delay_aud|LessThan1~15_cout\)) # (!\Delay_aud|Add0~14_combout\ & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(8)) # (!\Delay_aud|LessThan1~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|Add0~14_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(8),
	datad => VCC,
	cin => \Delay_aud|LessThan1~15_cout\,
	cout => \Delay_aud|LessThan1~17_cout\);

-- Location: LCCOMB_X76_Y42_N2
\Delay_aud|LessThan1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|LessThan1~19_cout\ = CARRY((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(9) & (\Delay_aud|Add0~16_combout\ & !\Delay_aud|LessThan1~17_cout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(9) & ((\Delay_aud|Add0~16_combout\) # (!\Delay_aud|LessThan1~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(9),
	datab => \Delay_aud|Add0~16_combout\,
	datad => VCC,
	cin => \Delay_aud|LessThan1~17_cout\,
	cout => \Delay_aud|LessThan1~19_cout\);

-- Location: LCCOMB_X76_Y42_N4
\Delay_aud|LessThan1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|LessThan1~21_cout\ = CARRY((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(10) & ((!\Delay_aud|LessThan1~19_cout\) # (!\Delay_aud|Add0~18_combout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(10) & (!\Delay_aud|Add0~18_combout\ & !\Delay_aud|LessThan1~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(10),
	datab => \Delay_aud|Add0~18_combout\,
	datad => VCC,
	cin => \Delay_aud|LessThan1~19_cout\,
	cout => \Delay_aud|LessThan1~21_cout\);

-- Location: LCCOMB_X76_Y42_N6
\Delay_aud|LessThan1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|LessThan1~23_cout\ = CARRY((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(11) & (\Delay_aud|Add0~20_combout\ & !\Delay_aud|LessThan1~21_cout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(11) & ((\Delay_aud|Add0~20_combout\) # (!\Delay_aud|LessThan1~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(11),
	datab => \Delay_aud|Add0~20_combout\,
	datad => VCC,
	cin => \Delay_aud|LessThan1~21_cout\,
	cout => \Delay_aud|LessThan1~23_cout\);

-- Location: LCCOMB_X76_Y42_N8
\Delay_aud|LessThan1~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|LessThan1~25_cout\ = CARRY((\Delay_aud|Add0~22_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(12) & !\Delay_aud|LessThan1~23_cout\)) # (!\Delay_aud|Add0~22_combout\ & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(12)) # (!\Delay_aud|LessThan1~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|Add0~22_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(12),
	datad => VCC,
	cin => \Delay_aud|LessThan1~23_cout\,
	cout => \Delay_aud|LessThan1~25_cout\);

-- Location: LCCOMB_X76_Y42_N10
\Delay_aud|LessThan1~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|LessThan1~27_cout\ = CARRY((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(13) & (\Delay_aud|Add0~24_combout\ & !\Delay_aud|LessThan1~25_cout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(13) & ((\Delay_aud|Add0~24_combout\) # (!\Delay_aud|LessThan1~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(13),
	datab => \Delay_aud|Add0~24_combout\,
	datad => VCC,
	cin => \Delay_aud|LessThan1~25_cout\,
	cout => \Delay_aud|LessThan1~27_cout\);

-- Location: LCCOMB_X76_Y42_N12
\Delay_aud|LessThan1~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|LessThan1~29_cout\ = CARRY((\Delay_aud|Add0~26_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(14) & !\Delay_aud|LessThan1~27_cout\)) # (!\Delay_aud|Add0~26_combout\ & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(14)) # (!\Delay_aud|LessThan1~27_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|Add0~26_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(14),
	datad => VCC,
	cin => \Delay_aud|LessThan1~27_cout\,
	cout => \Delay_aud|LessThan1~29_cout\);

-- Location: LCCOMB_X76_Y42_N14
\Delay_aud|LessThan1~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|LessThan1~31_cout\ = CARRY((\Delay_aud|Add0~28_combout\ & ((!\Delay_aud|LessThan1~29_cout\) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(15)))) # (!\Delay_aud|Add0~28_combout\ & 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(15) & !\Delay_aud|LessThan1~29_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|Add0~28_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(15),
	datad => VCC,
	cin => \Delay_aud|LessThan1~29_cout\,
	cout => \Delay_aud|LessThan1~31_cout\);

-- Location: LCCOMB_X76_Y42_N16
\Delay_aud|LessThan1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|LessThan1~32_combout\ = (\Delay_aud|Add0~30_combout\ & (!\Delay_aud|LessThan1~31_cout\ & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(16))) # (!\Delay_aud|Add0~30_combout\ & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(16)) # (!\Delay_aud|LessThan1~31_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|Add0~30_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(16),
	cin => \Delay_aud|LessThan1~31_cout\,
	combout => \Delay_aud|LessThan1~32_combout\);

-- Location: LCCOMB_X75_Y45_N10
\Delay_aud|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|Selector2~0_combout\ = (!\Delay_aud|Add0~32_combout\ & !\Delay_aud|LessThan1~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Delay_aud|Add0~32_combout\,
	datad => \Delay_aud|LessThan1~32_combout\,
	combout => \Delay_aud|Selector2~0_combout\);

-- Location: LCCOMB_X75_Y45_N2
\Delay_aud|Selector2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|Selector2~1_combout\ = (\Delay_aud|currentState.Write_Read~q\ & (((!\Delay_aud|Equal0~10_combout\ & \Delay_aud|currentState.Only_read~q\)) # (!\Delay_aud|Selector2~0_combout\))) # (!\Delay_aud|currentState.Write_Read~q\ & 
-- (!\Delay_aud|Equal0~10_combout\ & (\Delay_aud|currentState.Only_read~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|currentState.Write_Read~q\,
	datab => \Delay_aud|Equal0~10_combout\,
	datac => \Delay_aud|currentState.Only_read~q\,
	datad => \Delay_aud|Selector2~0_combout\,
	combout => \Delay_aud|Selector2~1_combout\);

-- Location: FF_X75_Y45_N3
\Delay_aud|currentState.Only_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|Selector2~1_combout\,
	clrn => \INST_DELAY_RESET|oRESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|currentState.Only_read~q\);

-- Location: LCCOMB_X74_Y45_N24
\Delay_aud|write_fifo~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|write_fifo~0_combout\ = !\Delay_aud|currentState.Only_read~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Delay_aud|currentState.Only_read~q\,
	combout => \Delay_aud|write_fifo~0_combout\);

-- Location: FF_X74_Y45_N25
\Delay_aud|write_fifo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|write_fifo~0_combout\,
	ena => \INST_DELAY_RESET|oRESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|write_fifo~q\);

-- Location: LCCOMB_X74_Y43_N16
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~1_combout\ = (\Delay_aud|write_fifo~q\ & \AUDIO_CODEC_INST|RL_DATA_OUT_VALID~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Delay_aud|write_fifo~q\,
	datac => \AUDIO_CODEC_INST|RL_DATA_OUT_VALID~q\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~1_combout\);

-- Location: LCCOMB_X77_Y43_N14
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(6)) # ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5)) # 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(6),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout\);

-- Location: LCCOMB_X75_Y45_N30
\Delay_aud|currentState.Write_untillfull~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|currentState.Write_untillfull~0_combout\ = (\Delay_aud|currentState.Write_untillfull~q\) # (\Delay_aud|Equal0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Delay_aud|currentState.Write_untillfull~q\,
	datad => \Delay_aud|Equal0~10_combout\,
	combout => \Delay_aud|currentState.Write_untillfull~0_combout\);

-- Location: FF_X75_Y45_N31
\Delay_aud|currentState.Write_untillfull\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|currentState.Write_untillfull~0_combout\,
	clrn => \INST_DELAY_RESET|oRESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|currentState.Write_untillfull~q\);

-- Location: IOIBUF_X115_Y5_N15
\SW[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(11),
	o => \SW[11]~input_o\);

-- Location: LCCOMB_X76_Y45_N10
\Delay_aud|Sample_delay_value[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|Sample_delay_value[10]~feeder_combout\ = \SW[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SW[11]~input_o\,
	combout => \Delay_aud|Sample_delay_value[10]~feeder_combout\);

-- Location: FF_X76_Y45_N11
\Delay_aud|Sample_delay_value[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|Sample_delay_value[10]~feeder_combout\,
	ena => \Delay_aud|Sample_delay_value[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|Sample_delay_value\(10));

-- Location: LCCOMB_X76_Y45_N18
\Delay_aud|Add1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|Add1~3_combout\ = (\Delay_aud|Sample_delay_value\(2) & (\Delay_aud|Add1~2\ & VCC)) # (!\Delay_aud|Sample_delay_value\(2) & (!\Delay_aud|Add1~2\))
-- \Delay_aud|Add1~4\ = CARRY((!\Delay_aud|Sample_delay_value\(2) & !\Delay_aud|Add1~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Delay_aud|Sample_delay_value\(2),
	datad => VCC,
	cin => \Delay_aud|Add1~2\,
	combout => \Delay_aud|Add1~3_combout\,
	cout => \Delay_aud|Add1~4\);

-- Location: LCCOMB_X76_Y45_N22
\Delay_aud|Add1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|Add1~7_combout\ = (\Delay_aud|Sample_delay_value\(4) & (\Delay_aud|Add1~6\ & VCC)) # (!\Delay_aud|Sample_delay_value\(4) & (!\Delay_aud|Add1~6\))
-- \Delay_aud|Add1~8\ = CARRY((!\Delay_aud|Sample_delay_value\(4) & !\Delay_aud|Add1~6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Delay_aud|Sample_delay_value\(4),
	datad => VCC,
	cin => \Delay_aud|Add1~6\,
	combout => \Delay_aud|Add1~7_combout\,
	cout => \Delay_aud|Add1~8\);

-- Location: LCCOMB_X76_Y45_N24
\Delay_aud|Add1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|Add1~9_combout\ = (\Delay_aud|Sample_delay_value\(5) & ((GND) # (!\Delay_aud|Add1~8\))) # (!\Delay_aud|Sample_delay_value\(5) & (\Delay_aud|Add1~8\ $ (GND)))
-- \Delay_aud|Add1~10\ = CARRY((\Delay_aud|Sample_delay_value\(5)) # (!\Delay_aud|Add1~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Delay_aud|Sample_delay_value\(5),
	datad => VCC,
	cin => \Delay_aud|Add1~8\,
	combout => \Delay_aud|Add1~9_combout\,
	cout => \Delay_aud|Add1~10\);

-- Location: LCCOMB_X76_Y45_N28
\Delay_aud|Add1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|Add1~13_combout\ = (\Delay_aud|Sample_delay_value\(7) & ((GND) # (!\Delay_aud|Add1~12\))) # (!\Delay_aud|Sample_delay_value\(7) & (\Delay_aud|Add1~12\ $ (GND)))
-- \Delay_aud|Add1~14\ = CARRY((\Delay_aud|Sample_delay_value\(7)) # (!\Delay_aud|Add1~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Delay_aud|Sample_delay_value\(7),
	datad => VCC,
	cin => \Delay_aud|Add1~12\,
	combout => \Delay_aud|Add1~13_combout\,
	cout => \Delay_aud|Add1~14\);

-- Location: LCCOMB_X76_Y45_N30
\Delay_aud|Add1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|Add1~15_combout\ = (\Delay_aud|Sample_delay_value\(8) & (\Delay_aud|Add1~14\ & VCC)) # (!\Delay_aud|Sample_delay_value\(8) & (!\Delay_aud|Add1~14\))
-- \Delay_aud|Add1~16\ = CARRY((!\Delay_aud|Sample_delay_value\(8) & !\Delay_aud|Add1~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|Sample_delay_value\(8),
	datad => VCC,
	cin => \Delay_aud|Add1~14\,
	combout => \Delay_aud|Add1~15_combout\,
	cout => \Delay_aud|Add1~16\);

-- Location: LCCOMB_X76_Y44_N2
\Delay_aud|Add1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|Add1~19_combout\ = (\Delay_aud|Sample_delay_value\(10) & (\Delay_aud|Add1~18\ & VCC)) # (!\Delay_aud|Sample_delay_value\(10) & (!\Delay_aud|Add1~18\))
-- \Delay_aud|Add1~20\ = CARRY((!\Delay_aud|Sample_delay_value\(10) & !\Delay_aud|Add1~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Delay_aud|Sample_delay_value\(10),
	datad => VCC,
	cin => \Delay_aud|Add1~18\,
	combout => \Delay_aud|Add1~19_combout\,
	cout => \Delay_aud|Add1~20\);

-- Location: LCCOMB_X76_Y44_N4
\Delay_aud|Add1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|Add1~21_combout\ = (\Delay_aud|Sample_delay_value\(11) & ((GND) # (!\Delay_aud|Add1~20\))) # (!\Delay_aud|Sample_delay_value\(11) & (\Delay_aud|Add1~20\ $ (GND)))
-- \Delay_aud|Add1~22\ = CARRY((\Delay_aud|Sample_delay_value\(11)) # (!\Delay_aud|Add1~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|Sample_delay_value\(11),
	datad => VCC,
	cin => \Delay_aud|Add1~20\,
	combout => \Delay_aud|Add1~21_combout\,
	cout => \Delay_aud|Add1~22\);

-- Location: LCCOMB_X76_Y44_N6
\Delay_aud|Add1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|Add1~23_combout\ = (\Delay_aud|Sample_delay_value\(12) & (\Delay_aud|Add1~22\ & VCC)) # (!\Delay_aud|Sample_delay_value\(12) & (!\Delay_aud|Add1~22\))
-- \Delay_aud|Add1~24\ = CARRY((!\Delay_aud|Sample_delay_value\(12) & !\Delay_aud|Add1~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Delay_aud|Sample_delay_value\(12),
	datad => VCC,
	cin => \Delay_aud|Add1~22\,
	combout => \Delay_aud|Add1~23_combout\,
	cout => \Delay_aud|Add1~24\);

-- Location: LCCOMB_X76_Y44_N14
\Delay_aud|Add1~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|Add1~31_combout\ = (\Delay_aud|Sample_delay_value\(16) & (\Delay_aud|Add1~30\ & VCC)) # (!\Delay_aud|Sample_delay_value\(16) & (!\Delay_aud|Add1~30\))
-- \Delay_aud|Add1~32\ = CARRY((!\Delay_aud|Sample_delay_value\(16) & !\Delay_aud|Add1~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Delay_aud|Sample_delay_value\(16),
	datad => VCC,
	cin => \Delay_aud|Add1~30\,
	combout => \Delay_aud|Add1~31_combout\,
	cout => \Delay_aud|Add1~32\);

-- Location: LCCOMB_X76_Y44_N16
\Delay_aud|Add1~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|Add1~33_combout\ = \Delay_aud|Add1~32\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Delay_aud|Add1~32\,
	combout => \Delay_aud|Add1~33_combout\);

-- Location: LCCOMB_X77_Y45_N16
\Delay_aud|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|LessThan2~1_cout\ = CARRY((\Delay_aud|Sample_delay_value\(0) & !\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|Sample_delay_value\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => VCC,
	cout => \Delay_aud|LessThan2~1_cout\);

-- Location: LCCOMB_X77_Y45_N18
\Delay_aud|LessThan2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|LessThan2~3_cout\ = CARRY((\Delay_aud|Add1~1_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & !\Delay_aud|LessThan2~1_cout\)) # (!\Delay_aud|Add1~1_combout\ & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # (!\Delay_aud|LessThan2~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|Add1~1_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => VCC,
	cin => \Delay_aud|LessThan2~1_cout\,
	cout => \Delay_aud|LessThan2~3_cout\);

-- Location: LCCOMB_X77_Y45_N20
\Delay_aud|LessThan2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|LessThan2~5_cout\ = CARRY((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & (\Delay_aud|Add1~3_combout\ & !\Delay_aud|LessThan2~3_cout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & ((\Delay_aud|Add1~3_combout\) # (!\Delay_aud|LessThan2~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datab => \Delay_aud|Add1~3_combout\,
	datad => VCC,
	cin => \Delay_aud|LessThan2~3_cout\,
	cout => \Delay_aud|LessThan2~5_cout\);

-- Location: LCCOMB_X77_Y45_N22
\Delay_aud|LessThan2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|LessThan2~7_cout\ = CARRY((\Delay_aud|Add1~5_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & !\Delay_aud|LessThan2~5_cout\)) # (!\Delay_aud|Add1~5_combout\ & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # (!\Delay_aud|LessThan2~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|Add1~5_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \Delay_aud|LessThan2~5_cout\,
	cout => \Delay_aud|LessThan2~7_cout\);

-- Location: LCCOMB_X77_Y45_N24
\Delay_aud|LessThan2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|LessThan2~9_cout\ = CARRY((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & (\Delay_aud|Add1~7_combout\ & !\Delay_aud|LessThan2~7_cout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & ((\Delay_aud|Add1~7_combout\) # (!\Delay_aud|LessThan2~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datab => \Delay_aud|Add1~7_combout\,
	datad => VCC,
	cin => \Delay_aud|LessThan2~7_cout\,
	cout => \Delay_aud|LessThan2~9_cout\);

-- Location: LCCOMB_X77_Y45_N26
\Delay_aud|LessThan2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|LessThan2~11_cout\ = CARRY((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & ((!\Delay_aud|LessThan2~9_cout\) # (!\Delay_aud|Add1~9_combout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & (!\Delay_aud|Add1~9_combout\ & !\Delay_aud|LessThan2~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datab => \Delay_aud|Add1~9_combout\,
	datad => VCC,
	cin => \Delay_aud|LessThan2~9_cout\,
	cout => \Delay_aud|LessThan2~11_cout\);

-- Location: LCCOMB_X77_Y45_N28
\Delay_aud|LessThan2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|LessThan2~13_cout\ = CARRY((\Delay_aud|Add1~11_combout\ & ((!\Delay_aud|LessThan2~11_cout\) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(6)))) # (!\Delay_aud|Add1~11_combout\ & 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(6) & !\Delay_aud|LessThan2~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|Add1~11_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(6),
	datad => VCC,
	cin => \Delay_aud|LessThan2~11_cout\,
	cout => \Delay_aud|LessThan2~13_cout\);

-- Location: LCCOMB_X77_Y45_N30
\Delay_aud|LessThan2~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|LessThan2~15_cout\ = CARRY((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(7) & ((!\Delay_aud|LessThan2~13_cout\) # (!\Delay_aud|Add1~13_combout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(7) & (!\Delay_aud|Add1~13_combout\ & !\Delay_aud|LessThan2~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(7),
	datab => \Delay_aud|Add1~13_combout\,
	datad => VCC,
	cin => \Delay_aud|LessThan2~13_cout\,
	cout => \Delay_aud|LessThan2~15_cout\);

-- Location: LCCOMB_X77_Y44_N0
\Delay_aud|LessThan2~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|LessThan2~17_cout\ = CARRY((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(8) & (\Delay_aud|Add1~15_combout\ & !\Delay_aud|LessThan2~15_cout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(8) & ((\Delay_aud|Add1~15_combout\) # (!\Delay_aud|LessThan2~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(8),
	datab => \Delay_aud|Add1~15_combout\,
	datad => VCC,
	cin => \Delay_aud|LessThan2~15_cout\,
	cout => \Delay_aud|LessThan2~17_cout\);

-- Location: LCCOMB_X77_Y44_N2
\Delay_aud|LessThan2~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|LessThan2~19_cout\ = CARRY((\Delay_aud|Add1~17_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(9) & !\Delay_aud|LessThan2~17_cout\)) # (!\Delay_aud|Add1~17_combout\ & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(9)) # (!\Delay_aud|LessThan2~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|Add1~17_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(9),
	datad => VCC,
	cin => \Delay_aud|LessThan2~17_cout\,
	cout => \Delay_aud|LessThan2~19_cout\);

-- Location: LCCOMB_X77_Y44_N4
\Delay_aud|LessThan2~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|LessThan2~21_cout\ = CARRY((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(10) & (\Delay_aud|Add1~19_combout\ & !\Delay_aud|LessThan2~19_cout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(10) & ((\Delay_aud|Add1~19_combout\) # (!\Delay_aud|LessThan2~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(10),
	datab => \Delay_aud|Add1~19_combout\,
	datad => VCC,
	cin => \Delay_aud|LessThan2~19_cout\,
	cout => \Delay_aud|LessThan2~21_cout\);

-- Location: LCCOMB_X77_Y44_N6
\Delay_aud|LessThan2~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|LessThan2~23_cout\ = CARRY((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(11) & ((!\Delay_aud|LessThan2~21_cout\) # (!\Delay_aud|Add1~21_combout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(11) & (!\Delay_aud|Add1~21_combout\ & !\Delay_aud|LessThan2~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(11),
	datab => \Delay_aud|Add1~21_combout\,
	datad => VCC,
	cin => \Delay_aud|LessThan2~21_cout\,
	cout => \Delay_aud|LessThan2~23_cout\);

-- Location: LCCOMB_X77_Y44_N8
\Delay_aud|LessThan2~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|LessThan2~25_cout\ = CARRY((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(12) & (\Delay_aud|Add1~23_combout\ & !\Delay_aud|LessThan2~23_cout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(12) & ((\Delay_aud|Add1~23_combout\) # (!\Delay_aud|LessThan2~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(12),
	datab => \Delay_aud|Add1~23_combout\,
	datad => VCC,
	cin => \Delay_aud|LessThan2~23_cout\,
	cout => \Delay_aud|LessThan2~25_cout\);

-- Location: LCCOMB_X77_Y44_N10
\Delay_aud|LessThan2~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|LessThan2~27_cout\ = CARRY((\Delay_aud|Add1~25_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(13) & !\Delay_aud|LessThan2~25_cout\)) # (!\Delay_aud|Add1~25_combout\ & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(13)) # (!\Delay_aud|LessThan2~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|Add1~25_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(13),
	datad => VCC,
	cin => \Delay_aud|LessThan2~25_cout\,
	cout => \Delay_aud|LessThan2~27_cout\);

-- Location: LCCOMB_X77_Y44_N12
\Delay_aud|LessThan2~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|LessThan2~29_cout\ = CARRY((\Delay_aud|Add1~27_combout\ & ((!\Delay_aud|LessThan2~27_cout\) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(14)))) # (!\Delay_aud|Add1~27_combout\ & 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(14) & !\Delay_aud|LessThan2~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|Add1~27_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(14),
	datad => VCC,
	cin => \Delay_aud|LessThan2~27_cout\,
	cout => \Delay_aud|LessThan2~29_cout\);

-- Location: LCCOMB_X77_Y44_N14
\Delay_aud|LessThan2~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|LessThan2~31_cout\ = CARRY((\Delay_aud|Add1~29_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(15) & !\Delay_aud|LessThan2~29_cout\)) # (!\Delay_aud|Add1~29_combout\ & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(15)) # (!\Delay_aud|LessThan2~29_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|Add1~29_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(15),
	datad => VCC,
	cin => \Delay_aud|LessThan2~29_cout\,
	cout => \Delay_aud|LessThan2~31_cout\);

-- Location: LCCOMB_X77_Y44_N16
\Delay_aud|LessThan2~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|LessThan2~32_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(16) & (!\Delay_aud|LessThan2~31_cout\ & \Delay_aud|Add1~31_combout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(16) & ((\Delay_aud|Add1~31_combout\) # (!\Delay_aud|LessThan2~31_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(16),
	datad => \Delay_aud|Add1~31_combout\,
	cin => \Delay_aud|LessThan2~31_cout\,
	combout => \Delay_aud|LessThan2~32_combout\);

-- Location: LCCOMB_X76_Y44_N26
\Delay_aud|Selector1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|Selector1~1_combout\ = (!\Delay_aud|Add1~33_combout\ & \Delay_aud|LessThan2~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Delay_aud|Add1~33_combout\,
	datad => \Delay_aud|LessThan2~32_combout\,
	combout => \Delay_aud|Selector1~1_combout\);

-- Location: LCCOMB_X75_Y45_N4
\Delay_aud|Selector1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|Selector1~2_combout\ = (\Delay_aud|Selector1~0_combout\ & ((\Delay_aud|Selector1~1_combout\) # ((!\Delay_aud|Equal0~10_combout\ & \Delay_aud|currentState.Only_write~q\)))) # (!\Delay_aud|Selector1~0_combout\ & (!\Delay_aud|Equal0~10_combout\ & 
-- (\Delay_aud|currentState.Only_write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|Selector1~0_combout\,
	datab => \Delay_aud|Equal0~10_combout\,
	datac => \Delay_aud|currentState.Only_write~q\,
	datad => \Delay_aud|Selector1~1_combout\,
	combout => \Delay_aud|Selector1~2_combout\);

-- Location: FF_X75_Y45_N5
\Delay_aud|currentState.Only_write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|Selector1~2_combout\,
	clrn => \INST_DELAY_RESET|oRESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|currentState.Only_write~q\);

-- Location: LCCOMB_X74_Y45_N26
\Delay_aud|read_fifo~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|read_fifo~2_combout\ = (\Delay_aud|currentState.Write_untillfull~q\ & !\Delay_aud|currentState.Only_write~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Delay_aud|currentState.Write_untillfull~q\,
	datad => \Delay_aud|currentState.Only_write~q\,
	combout => \Delay_aud|read_fifo~2_combout\);

-- Location: FF_X74_Y45_N27
\Delay_aud|read_fifo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|read_fifo~2_combout\,
	ena => \INST_DELAY_RESET|oRESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|read_fifo~q\);

-- Location: LCCOMB_X74_Y43_N28
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(15)) # 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(16)) # (!\Delay_aud|read_fifo~q\)) # (!\AUDIO_CODEC_INST|RL_DATA_OUT_VALID~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(15),
	datab => \AUDIO_CODEC_INST|RL_DATA_OUT_VALID~q\,
	datac => \Delay_aud|read_fifo~q\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(16),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LCCOMB_X77_Y43_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(13)) # 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(14)) # ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(12)) # 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(13),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(14),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(12),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(11),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: LCCOMB_X77_Y43_N8
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\) # 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout\) # ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\) # 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4_combout\);

-- Location: LCCOMB_X77_Y43_N6
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~5_combout\ = ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4_combout\) # (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~5_combout\);

-- Location: LCCOMB_X74_Y43_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~6_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~1_combout\) # ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & 
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~1_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~5_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~6_combout\);

-- Location: FF_X74_Y43_N1
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q\);

-- Location: LCCOMB_X74_Y43_N10
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\ = (\Delay_aud|read_fifo~q\ & (\AUDIO_CODEC_INST|RL_DATA_OUT_VALID~q\ & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|read_fifo~q\,
	datac => \AUDIO_CODEC_INST|RL_DATA_OUT_VALID~q\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\);

-- Location: FF_X52_Y15_N17
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	ena => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

-- Location: LCCOMB_X52_Y15_N18
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\)) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # (GND)))
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY((!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1),
	datad => VCC,
	cin => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	cout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: FF_X52_Y15_N19
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	ena => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1));

-- Location: LCCOMB_X52_Y15_N20
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $ (GND))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ & VCC))
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- !\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2),
	datad => VCC,
	cin => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	cout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: FF_X52_Y15_N21
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	ena => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2));

-- Location: LCCOMB_X52_Y15_N22
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\)) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # (GND)))
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY((!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3),
	datad => VCC,
	cin => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	cout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: LCCOMB_X52_Y15_N24
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ $ (GND))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ & VCC))
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- !\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4),
	datad => VCC,
	cin => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	cout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: FF_X52_Y15_N25
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	ena => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4));

-- Location: LCCOMB_X52_Y15_N26
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\)) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\) # (GND)))
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT\ = CARRY((!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5),
	datad => VCC,
	cin => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\,
	cout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT\);

-- Location: LCCOMB_X52_Y15_N28
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT\ $ (GND))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT\ & VCC))
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT\ = CARRY((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6) & 
-- !\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6),
	datad => VCC,
	cin => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout\,
	cout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT\);

-- Location: FF_X52_Y15_N29
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout\,
	ena => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(6));

-- Location: LCCOMB_X52_Y15_N30
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT\)) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT\) # (GND)))
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT\ = CARRY((!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT\) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7),
	datad => VCC,
	cin => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout\,
	cout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT\);

-- Location: LCCOMB_X52_Y14_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT\ $ (GND))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT\ & VCC))
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT\ = CARRY((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8) & 
-- !\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8),
	datad => VCC,
	cin => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~combout\,
	cout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT\);

-- Location: LCCOMB_X52_Y14_N2
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT\)) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT\) # (GND)))
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT\ = CARRY((!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT\) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9),
	datad => VCC,
	cin => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~combout\,
	cout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT\);

-- Location: FF_X52_Y14_N3
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~combout\,
	ena => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(9));

-- Location: LCCOMB_X52_Y14_N4
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT\ $ (GND))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT\ & VCC))
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~COUT\ = CARRY((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10) & 
-- !\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10),
	datad => VCC,
	cin => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~combout\,
	cout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~COUT\);

-- Location: FF_X52_Y14_N5
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~combout\,
	ena => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(10));

-- Location: LCCOMB_X52_Y14_N6
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~COUT\)) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~COUT\) # (GND)))
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~COUT\ = CARRY((!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~COUT\) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11),
	datad => VCC,
	cin => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~COUT\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~combout\,
	cout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~COUT\);

-- Location: LCCOMB_X52_Y14_N8
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12~combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~COUT\ $ (GND))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~COUT\ & VCC))
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12~COUT\ = CARRY((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12) & 
-- !\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12),
	datad => VCC,
	cin => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~COUT\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12~combout\,
	cout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12~COUT\);

-- Location: FF_X52_Y14_N9
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12~combout\,
	ena => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(12));

-- Location: LCCOMB_X52_Y14_N10
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita13~combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(13) & 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12~COUT\)) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(13) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12~COUT\) # (GND)))
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita13~COUT\ = CARRY((!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12~COUT\) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(13),
	datad => VCC,
	cin => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12~COUT\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita13~combout\,
	cout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita13~COUT\);

-- Location: FF_X52_Y14_N11
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita13~combout\,
	ena => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(13));

-- Location: LCCOMB_X52_Y14_N18
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b[0]~feeder_combout\ = \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(13),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b[0]~feeder_combout\);

-- Location: FF_X52_Y14_N19
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b[0]~feeder_combout\,
	ena => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0));

-- Location: LCCOMB_X52_Y14_N12
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita14~combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(14) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita13~COUT\ $ (GND))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(14) & 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita13~COUT\ & VCC))
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita14~COUT\ = CARRY((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(14) & 
-- !\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita13~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(14),
	datad => VCC,
	cin => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita13~COUT\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita14~combout\,
	cout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita14~COUT\);

-- Location: FF_X52_Y14_N13
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita14~combout\,
	ena => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(14));

-- Location: LCCOMB_X52_Y14_N24
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b[1]~feeder_combout\ = \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(14),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b[1]~feeder_combout\);

-- Location: FF_X52_Y14_N25
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b[1]~feeder_combout\,
	ena => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1));

-- Location: LCCOMB_X73_Y43_N16
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) $ (VCC)
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0),
	datad => VCC,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: FF_X73_Y43_N17
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	ena => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: LCCOMB_X73_Y43_N18
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1),
	datad => VCC,
	cin => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X73_Y43_N19
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	ena => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: LCCOMB_X73_Y43_N20
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- !\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2),
	datad => VCC,
	cin => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X73_Y43_N21
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	ena => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: LCCOMB_X73_Y43_N22
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY((!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3),
	datad => VCC,
	cin => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: LCCOMB_X73_Y43_N24
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ $ (GND))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & VCC))
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- !\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4),
	datad => VCC,
	cin => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X73_Y43_N25
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	ena => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: LCCOMB_X73_Y43_N26
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\)) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\) # (GND)))
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ = CARRY((!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5),
	datad => VCC,
	cin => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	cout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\);

-- Location: LCCOMB_X73_Y43_N28
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ $ (GND))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ & VCC))
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\ = CARRY((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
-- !\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6),
	datad => VCC,
	cin => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout\,
	cout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\);

-- Location: FF_X73_Y43_N29
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout\,
	ena => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6));

-- Location: LCCOMB_X73_Y43_N30
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\)) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\) # (GND)))
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT\ = CARRY((!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7),
	datad => VCC,
	cin => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout\,
	cout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT\);

-- Location: LCCOMB_X73_Y42_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT\ $ (GND))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT\ & VCC))
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT\ = CARRY((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
-- !\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8),
	datad => VCC,
	cin => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout\,
	cout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT\);

-- Location: FF_X73_Y42_N1
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout\,
	ena => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8));

-- Location: LCCOMB_X73_Y42_N2
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT\)) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT\) # (GND)))
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT\ = CARRY((!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT\) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9),
	datad => VCC,
	cin => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout\,
	cout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT\);

-- Location: FF_X73_Y42_N3
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout\,
	ena => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9));

-- Location: LCCOMB_X73_Y42_N4
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT\ $ (GND))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT\ & VCC))
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT\ = CARRY((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
-- !\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10),
	datad => VCC,
	cin => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~combout\,
	cout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT\);

-- Location: FF_X73_Y42_N5
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~combout\,
	ena => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10));

-- Location: LCCOMB_X73_Y42_N6
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT\)) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT\) # (GND)))
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT\ = CARRY((!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT\) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11),
	datad => VCC,
	cin => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~combout\,
	cout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT\);

-- Location: LCCOMB_X73_Y42_N8
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT\ $ (GND))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT\ & VCC))
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~COUT\ = CARRY((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12) & 
-- !\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12),
	datad => VCC,
	cin => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~combout\,
	cout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~COUT\);

-- Location: FF_X73_Y42_N9
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~combout\,
	ena => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(12));

-- Location: LCCOMB_X73_Y42_N12
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita14~combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(14) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita13~COUT\ $ (GND))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(14) & 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita13~COUT\ & VCC))
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita14~COUT\ = CARRY((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(14) & 
-- !\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita13~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(14),
	datad => VCC,
	cin => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita13~COUT\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita14~combout\,
	cout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita14~COUT\);

-- Location: LCCOMB_X73_Y42_N14
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita15~combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(15) & 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita14~COUT\)) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(15) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita14~COUT\) # (GND)))
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita15~COUT\ = CARRY((!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita14~COUT\) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(15),
	datad => VCC,
	cin => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita14~COUT\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita15~combout\,
	cout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita15~COUT\);

-- Location: FF_X73_Y42_N15
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita15~combout\,
	ena => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(15));

-- Location: LCCOMB_X74_Y42_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w[3]~1_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(16) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\ & \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(16),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(15),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w[3]~1_combout\);

-- Location: FF_X73_Y42_N13
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita14~combout\,
	ena => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(14));

-- Location: LCCOMB_X74_Y42_N30
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3856w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3856w\(3) = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(13) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w[3]~1_combout\ & !\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(13),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w[3]~1_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(14),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3856w\(3));

-- Location: FF_X73_Y43_N23
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	ena => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: FF_X73_Y43_N27
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	ena => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: FF_X73_Y43_N31
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout\,
	ena => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7));

-- Location: FF_X73_Y42_N7
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~combout\,
	ena => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11));

-- Location: FF_X52_Y15_N23
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	ena => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3));

-- Location: FF_X52_Y15_N27
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\,
	ena => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5));

-- Location: FF_X52_Y15_N31
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout\,
	ena => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(7));

-- Location: FF_X52_Y14_N1
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~combout\,
	ena => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(8));

-- Location: FF_X52_Y14_N7
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~combout\,
	ena => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(11));

-- Location: M9K_X78_Y7_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a363\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 25,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3856w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3856w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a363_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a363_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a363_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a363_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y14_N4
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~4_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a415~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a363~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a415~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a363~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~4_combout\);

-- Location: LCCOMB_X74_Y42_N28
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w[3]~0_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(13) & 
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(13),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(14),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w[3]~0_combout\);

-- Location: LCCOMB_X74_Y42_N8
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w\(3) = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(16) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w[3]~0_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\ & 
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(16),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w[3]~0_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(15),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w\(3));

-- Location: M9K_X64_Y7_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a389\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 25,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a389_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a389_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a389_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a389_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y14_N30
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~5_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a389~portbdataout\))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a337~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a337~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a389~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~5_combout\);

-- Location: LCCOMB_X63_Y14_N20
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~6_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~4_combout\) # ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~5_combout\ & 
-- !\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~4_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~5_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~6_combout\);

-- Location: LCCOMB_X74_Y42_N14
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3826w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3826w\(3) = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(16) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w[3]~0_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\ & 
-- !\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(16),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w[3]~0_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(15),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3826w\(3));

-- Location: M9K_X64_Y31_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a285\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 25,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3826w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3826w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a285_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a285_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a285_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a285_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y30_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~1_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a311~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a285~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a311~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a285~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~1_combout\);

-- Location: LCCOMB_X52_Y14_N14
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita15~combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(15) & 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita14~COUT\)) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(15) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita14~COUT\) # (GND)))
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita15~COUT\ = CARRY((!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita14~COUT\) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(15),
	datad => VCC,
	cin => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita14~COUT\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita15~combout\,
	cout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita15~COUT\);

-- Location: FF_X52_Y14_N15
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita15~combout\,
	ena => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(15));

-- Location: FF_X52_Y14_N27
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(15),
	sload => VCC,
	ena => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2));

-- Location: LCCOMB_X74_Y42_N24
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w[3]~0_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(16) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\ & !\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(16),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(15),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w[3]~0_combout\);

-- Location: LCCOMB_X74_Y42_N20
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3805w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3805w\(3) = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(13) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w[3]~0_combout\ & !\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(13),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w[3]~0_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(14),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3805w\(3));

-- Location: M9K_X64_Y32_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a233\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 25,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3805w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3805w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a233_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a233_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a233_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a233_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y35_N20
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~2_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a259~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a233~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a259~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a233~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~2_combout\);

-- Location: LCCOMB_X63_Y30_N30
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~3_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~1_combout\) # (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~1_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~2_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~3_combout\);

-- Location: LCCOMB_X52_Y14_N16
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita16~combout\ = \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(16) $ 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita15~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(16),
	cin => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita15~COUT\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita16~combout\);

-- Location: FF_X52_Y14_N17
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita16~combout\,
	ena => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(16));

-- Location: FF_X77_Y46_N5
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(16),
	sload => VCC,
	ena => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3));

-- Location: LCCOMB_X74_Y42_N4
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3736w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3736w\(3) = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(16) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w[3]~0_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\ & 
-- !\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(16),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w[3]~0_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(15),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3736w\(3));

-- Location: M9K_X78_Y12_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a77\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 25,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3736w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3736w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a77_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a77_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a77_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a77_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y13_N20
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~2_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1))))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a77~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a25~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a25~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a77~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~2_combout\);

-- Location: LCCOMB_X73_Y42_N16
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita16~combout\ = \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(16) $ 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita15~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(16),
	cin => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita15~COUT\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita16~combout\);

-- Location: FF_X73_Y42_N17
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita16~combout\,
	ena => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(16));

-- Location: LCCOMB_X73_Y42_N24
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w[3]~0_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(15) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\ & !\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(15),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(16),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w[3]~0_combout\);

-- Location: LCCOMB_X73_Y42_N30
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3726w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3726w\(3) = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(13) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w[3]~0_combout\ & !\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(13),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w[3]~0_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(14),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3726w\(3));

-- Location: M9K_X78_Y18_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a51\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 25,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3726w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3726w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a51_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a51_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a51_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a51_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y13_N2
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~3_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~2_combout\ & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a103~portbdataout\) # ((!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~2_combout\ & (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a51~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a103~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~2_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a51~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~3_combout\);

-- Location: LCCOMB_X77_Y13_N4
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~0_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~1_combout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~1_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~3_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~0_combout\);

-- Location: LCCOMB_X63_Y29_N24
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~7_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~0_combout\) # 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~6_combout\) # 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~6_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~3_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~0_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~7_combout\);

-- Location: LCCOMB_X65_Y37_N6
\AUDIO_CODEC_INST|adcLOUT[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcLOUT[12]~feeder_combout\ = \AUDIO_CODEC_INST|AUDIO_buffer_out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \AUDIO_CODEC_INST|AUDIO_buffer_out\(11),
	combout => \AUDIO_CODEC_INST|adcLOUT[12]~feeder_combout\);

-- Location: FF_X65_Y37_N7
\AUDIO_CODEC_INST|adcLOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|adcLOUT[12]~feeder_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	ena => \AUDIO_CODEC_INST|adcLOUT[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcLOUT\(12));

-- Location: FF_X68_Y37_N21
\dacLIN_SIG[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \AUDIO_CODEC_INST|adcLOUT\(12),
	clrn => \INST_DELAY_RESET|oRESET~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => dacLIN_SIG(12));

-- Location: LCCOMB_X65_Y37_N12
\AUDIO_CODEC_INST|adcLOUT[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcLOUT[11]~feeder_combout\ = \AUDIO_CODEC_INST|AUDIO_buffer_out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \AUDIO_CODEC_INST|AUDIO_buffer_out\(10),
	combout => \AUDIO_CODEC_INST|adcLOUT[11]~feeder_combout\);

-- Location: FF_X65_Y37_N13
\AUDIO_CODEC_INST|adcLOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|adcLOUT[11]~feeder_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	ena => \AUDIO_CODEC_INST|adcLOUT[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcLOUT\(11));

-- Location: FF_X68_Y37_N19
\dacLIN_SIG[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \AUDIO_CODEC_INST|adcLOUT\(11),
	clrn => \INST_DELAY_RESET|oRESET~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => dacLIN_SIG(11));

-- Location: LCCOMB_X65_Y37_N2
\AUDIO_CODEC_INST|adcLOUT[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcLOUT[10]~feeder_combout\ = \AUDIO_CODEC_INST|AUDIO_buffer_out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \AUDIO_CODEC_INST|AUDIO_buffer_out\(9),
	combout => \AUDIO_CODEC_INST|adcLOUT[10]~feeder_combout\);

-- Location: FF_X65_Y37_N3
\AUDIO_CODEC_INST|adcLOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|adcLOUT[10]~feeder_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	ena => \AUDIO_CODEC_INST|adcLOUT[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcLOUT\(10));

-- Location: FF_X68_Y37_N17
\dacLIN_SIG[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \AUDIO_CODEC_INST|adcLOUT\(10),
	clrn => \INST_DELAY_RESET|oRESET~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => dacLIN_SIG(10));

-- Location: FF_X65_Y37_N25
\AUDIO_CODEC_INST|adcLOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \AUDIO_CODEC_INST|AUDIO_buffer_out\(8),
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	sload => VCC,
	ena => \AUDIO_CODEC_INST|adcLOUT[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcLOUT\(9));

-- Location: FF_X68_Y37_N15
\dacLIN_SIG[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \AUDIO_CODEC_INST|adcLOUT\(9),
	clrn => \INST_DELAY_RESET|oRESET~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => dacLIN_SIG(9));

-- Location: LCCOMB_X74_Y42_N12
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w[3]~0_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(13) & 
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(13),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(14),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w[3]~0_combout\);

-- Location: LCCOMB_X74_Y42_N18
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w\(3) = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(15) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\ & (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(16) & 
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(15),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(16),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w[3]~0_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w\(3));

-- Location: M9K_X37_Y54_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a202\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 20,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a202_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a202_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a202_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a202_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X74_Y42_N6
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3776w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3776w\(3) = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(16) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w[3]~0_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\ & 
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(16),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w[3]~0_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(15),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3776w\(3));

-- Location: M9K_X37_Y69_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a176\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 20,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3776w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3776w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a176_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a176_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a176_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a176_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X73_Y42_N18
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w[3]~0_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(15) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\ & !\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(15),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(16),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w[3]~0_combout\);

-- Location: LCCOMB_X73_Y42_N22
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3756w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3756w\(3) = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(13) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w[3]~0_combout\ & !\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(13),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w[3]~0_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(14),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3756w\(3));

-- Location: M9K_X51_Y65_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a124\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 20,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3756w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3756w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a124_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a124_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a124_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a124_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y58_N6
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~20_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0)) # ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a176~portbdataout\)))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a124~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a176~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a124~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~20_combout\);

-- Location: LCCOMB_X38_Y58_N4
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~21_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~20_combout\ & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a202~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~20_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a150~portbdataout\)))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a150~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a202~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~20_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~21_combout\);

-- Location: M9K_X37_Y60_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a46\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 20,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3726w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3726w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a46_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a46_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a46_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a46_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X74_Y42_N2
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w\(3) = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(15) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\ & (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(16) & 
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(15),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(16),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w[3]~0_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w\(3));

-- Location: M9K_X37_Y72_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a98\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 20,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a98_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a98_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a98_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a98_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y58_N28
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~23_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~22_combout\ & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a98~portbdataout\)) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0)))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~22_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a46~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~22_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a46~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a98~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~23_combout\);

-- Location: LCCOMB_X38_Y58_N30
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[20]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[20]~44_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[20]~43_combout\ & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3)) # ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~21_combout\)))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[20]~43_combout\ & (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[20]~43_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~21_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~23_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[20]~44_combout\);

-- Location: M9K_X64_Y12_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a201\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 19,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a201_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a201_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a201_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a201_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X73_Y42_N20
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3766w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3766w\(3) = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(13) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w[3]~0_combout\ & !\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(13),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3786w[3]~0_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(14),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3766w\(3));

-- Location: M9K_X64_Y19_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a149\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 19,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3766w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3766w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a149_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a149_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a149_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a149_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y14_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~25_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~24_combout\ & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a201~portbdataout\) # ((!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~24_combout\ & (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a149~portbdataout\ & 
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~24_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a201~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a149~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~25_combout\);

-- Location: M9K_X64_Y15_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a357\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 19,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3856w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3856w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a357_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a357_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a357_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a357_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X74_Y42_N26
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w\(3) = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(15) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(16) & 
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(15),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(16),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w[3]~0_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w\(3));

-- Location: M9K_X64_Y21_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a409\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 19,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a409_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a409_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a409_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a409_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y14_N24
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[19]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[19]~48_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a409~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a357~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a357~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a409~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[19]~48_combout\);

-- Location: LCCOMB_X74_Y42_N16
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w\(3) = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(15) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(16) & 
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(15),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(16),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w[3]~0_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w\(3));

-- Location: M9K_X64_Y2_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a305\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 19,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a305_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a305_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a305_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a305_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y14_N28
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[19]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[19]~46_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a305~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a279~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a279~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a305~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[19]~46_combout\);

-- Location: LCCOMB_X63_Y14_N14
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[19]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[19]~49_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[19]~48_combout\)))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[19]~47_combout\) # ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[19]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[19]~47_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[19]~48_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[19]~46_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[19]~49_combout\);

-- Location: LCCOMB_X74_Y42_N22
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3846w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3846w\(3) = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(13) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w[3]~1_combout\ & !\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(13),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w[3]~1_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(14),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3846w\(3));

-- Location: M9K_X64_Y5_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a331\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 19,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3846w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3846w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a331_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a331_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a331_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a331_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y14_N22
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[19]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[19]~45_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a383~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a331~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a383~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a331~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[19]~45_combout\);

-- Location: LCCOMB_X63_Y14_N8
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[19]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[19]~50_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[19]~49_combout\) # ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & 
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[19]~45_combout\)))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[19]~49_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[19]~45_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[19]~50_combout\);

-- Location: LCCOMB_X63_Y14_N18
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[19]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[19]~51_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[19]~50_combout\ & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~25_combout\) # (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[19]~50_combout\ & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~27_combout\ & 
-- ((!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~27_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~25_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[19]~50_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[19]~51_combout\);

-- Location: LCCOMB_X63_Y37_N18
\AUDIO_CODEC_INST|adcLOUT[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcLOUT[6]~feeder_combout\ = \AUDIO_CODEC_INST|AUDIO_buffer_out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \AUDIO_CODEC_INST|AUDIO_buffer_out\(5),
	combout => \AUDIO_CODEC_INST|adcLOUT[6]~feeder_combout\);

-- Location: FF_X63_Y37_N19
\AUDIO_CODEC_INST|adcLOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|adcLOUT[6]~feeder_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	ena => \AUDIO_CODEC_INST|adcLOUT[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcLOUT\(6));

-- Location: FF_X68_Y37_N9
\dacLIN_SIG[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \AUDIO_CODEC_INST|adcLOUT\(6),
	clrn => \INST_DELAY_RESET|oRESET~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => dacLIN_SIG(6));

-- Location: FF_X63_Y37_N25
\AUDIO_CODEC_INST|adcLOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \AUDIO_CODEC_INST|AUDIO_buffer_out\(6),
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	sload => VCC,
	ena => \AUDIO_CODEC_INST|adcLOUT[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcLOUT\(7));

-- Location: FF_X68_Y37_N11
\dacLIN_SIG[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \AUDIO_CODEC_INST|adcLOUT\(7),
	clrn => \INST_DELAY_RESET|oRESET~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => dacLIN_SIG(7));

-- Location: M9K_X15_Y8_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a381\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 17,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3866w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a381_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a381_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a381_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a381_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y2_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a329\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 17,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3846w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3846w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a329_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a329_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a329_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a329_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X43_Y13_N28
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[17]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[17]~60_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a381~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a329~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a381~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a329~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[17]~60_combout\);

-- Location: M9K_X37_Y1_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a303\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 17,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a303_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a303_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a303_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a303_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y1_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a277\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 17,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3826w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3826w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a277_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a277_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a277_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a277_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X43_Y13_N18
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[17]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[17]~61_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a303~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a277~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a303~portbdataout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a277~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[17]~61_combout\);

-- Location: LCCOMB_X74_Y42_N10
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3816w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3816w\(3) = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(13) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w[3]~0_combout\ & !\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(13),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3836w[3]~0_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(14),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3816w\(3));

-- Location: M9K_X15_Y9_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a251\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 17,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3816w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3816w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a251_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a251_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a251_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a251_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y11_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a225\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 17,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3805w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3805w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a225_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a225_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a225_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a225_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X43_Y13_N4
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[17]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[17]~62_combout\ = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a251~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a225~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a251~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a225~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[17]~62_combout\);

-- Location: M9K_X15_Y12_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a407\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 17,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3876w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a407_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a407_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a407_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a407_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y9_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a355\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 17,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3856w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3856w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a355_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a355_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a355_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a355_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X43_Y13_N6
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[17]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[17]~63_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a407~portbdataout\)) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a355~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a407~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a355~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[17]~63_combout\);

-- Location: LCCOMB_X43_Y13_N8
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[17]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[17]~64_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[17]~63_combout\)))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[17]~61_combout\) # ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[17]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[17]~61_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[17]~62_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[17]~63_combout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[17]~64_combout\);

-- Location: LCCOMB_X43_Y13_N2
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[17]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[17]~65_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[17]~64_combout\) # ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2) & 
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[17]~60_combout\)))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(2),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[17]~60_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[17]~64_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[17]~65_combout\);

-- Location: LCCOMB_X73_Y42_N28
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3709w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3709w\(3) = (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(13) & 
-- (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w[3]~0_combout\ & !\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(13),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3746w[3]~0_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(14),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3709w\(3));

-- Location: M9K_X15_Y17_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 17,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3709w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3709w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a17_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a17_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a17_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y9_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a69\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 17,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3736w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3736w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a69_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a69_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a69_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a69_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X43_Y13_N20
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~34_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1))))) # (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a69~portbdataout\))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1) & (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a17~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a17~portbdataout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(1),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a69~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~34_combout\);

-- Location: M9K_X51_Y17_N0
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a43\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 26,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 17,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 26,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3726w\(3),
	portbre => VCC,
	clk0 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|decode3|w_anode3726w\(3),
	ena1 => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a43_PORTADATAIN_bus\,
	portaaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a43_PORTAADDR_bus\,
	portbaddr => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a43_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a43_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X43_Y13_N14
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~35_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~34_combout\ & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a95~portbdataout\) # ((!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~34_combout\ & (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0) & 
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a43~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a95~portbdataout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~34_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(0),
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a43~portbdataout\,
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~35_combout\);

-- Location: LCCOMB_X43_Y13_N24
\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[17]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[17]~66_combout\ = (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[17]~65_combout\ & 
-- ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~33_combout\) # ((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3))))) # 
-- (!\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[17]~65_combout\ & (((\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~35_combout\ & 
-- !\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~33_combout\,
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[17]~65_combout\,
	datac => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|_~35_combout\,
	datad => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|address_reg_b\(3),
	combout => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[17]~66_combout\);

-- Location: LCCOMB_X63_Y37_N26
\AUDIO_CODEC_INST|adcLOUT[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcLOUT[4]~feeder_combout\ = \AUDIO_CODEC_INST|AUDIO_buffer_out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \AUDIO_CODEC_INST|AUDIO_buffer_out\(3),
	combout => \AUDIO_CODEC_INST|adcLOUT[4]~feeder_combout\);

-- Location: FF_X63_Y37_N27
\AUDIO_CODEC_INST|adcLOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|adcLOUT[4]~feeder_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	ena => \AUDIO_CODEC_INST|adcLOUT[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcLOUT\(4));

-- Location: FF_X68_Y37_N5
\dacLIN_SIG[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \AUDIO_CODEC_INST|adcLOUT\(4),
	clrn => \INST_DELAY_RESET|oRESET~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => dacLIN_SIG(4));

-- Location: LCCOMB_X63_Y37_N28
\AUDIO_CODEC_INST|adcLOUT[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcLOUT[3]~feeder_combout\ = \AUDIO_CODEC_INST|AUDIO_buffer_out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \AUDIO_CODEC_INST|AUDIO_buffer_out\(2),
	combout => \AUDIO_CODEC_INST|adcLOUT[3]~feeder_combout\);

-- Location: FF_X63_Y37_N29
\AUDIO_CODEC_INST|adcLOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|adcLOUT[3]~feeder_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	ena => \AUDIO_CODEC_INST|adcLOUT[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcLOUT\(3));

-- Location: FF_X68_Y37_N3
\dacLIN_SIG[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \AUDIO_CODEC_INST|adcLOUT\(3),
	clrn => \INST_DELAY_RESET|oRESET~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => dacLIN_SIG(3));

-- Location: LCCOMB_X63_Y37_N10
\AUDIO_CODEC_INST|adcLOUT[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|adcLOUT[2]~feeder_combout\ = \AUDIO_CODEC_INST|AUDIO_buffer_out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \AUDIO_CODEC_INST|AUDIO_buffer_out\(1),
	combout => \AUDIO_CODEC_INST|adcLOUT[2]~feeder_combout\);

-- Location: FF_X63_Y37_N11
\AUDIO_CODEC_INST|adcLOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|adcLOUT[2]~feeder_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	ena => \AUDIO_CODEC_INST|adcLOUT[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|adcLOUT\(2));

-- Location: FF_X68_Y37_N1
\dacLIN_SIG[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \AUDIO_CODEC_INST|adcLOUT\(2),
	clrn => \INST_DELAY_RESET|oRESET~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => dacLIN_SIG(2));

-- Location: LCCOMB_X68_Y37_N28
\Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~28_combout\ = dacLIN_SIG(15) $ (\Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~7_combout\ $ (!\Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => dacLIN_SIG(15),
	datab => \Delay_aud|MemFIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|mux4|result_node[25]~7_combout\,
	cin => \Add0~27\,
	combout => \Add0~28_combout\);

-- Location: LCCOMB_X69_Y37_N8
\AUDIO_CODEC_INST|AUDIO_buffer_in~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUDIO_CODEC_INST|AUDIO_buffer_in~4_combout\ = (\AUDIO_CODEC_INST|AUDIO_buffer_in~3_combout\) # ((!\SW[0]~input_o\ & (\AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\ & \Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \AUDIO_CODEC_INST|AUDIO_buffer_in~3_combout\,
	datac => \AUDIO_CODEC_INST|AUDIO_buffer_in~0_combout\,
	datad => \Add0~28_combout\,
	combout => \AUDIO_CODEC_INST|AUDIO_buffer_in~4_combout\);

-- Location: FF_X69_Y37_N9
\AUDIO_CODEC_INST|AUDIO_buffer_in[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \AUDIO_CODEC_INST|AUDIO_buffer_in~4_combout\,
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|AUDIO_buffer_in\(15));

-- Location: FF_X69_Y37_N23
\AUDIO_CODEC_INST|dacData\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \AUDIO_CODEC_INST|AUDIO_buffer_in\(15),
	clrn => \AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUDIO_CODEC_INST|dacData~q\);

-- Location: LCCOMB_X61_Y37_N24
\AUD_DACDAT~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \AUD_DACDAT~reg0feeder_combout\ = \AUDIO_CODEC_INST|dacData~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \AUDIO_CODEC_INST|dacData~q\,
	combout => \AUD_DACDAT~reg0feeder_combout\);

-- Location: FF_X61_Y37_N25
\AUD_DACDAT~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \AUD_DACDAT~reg0feeder_combout\,
	clrn => \INST_DELAY_RESET|oRESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUD_DACDAT~reg0_q\);

-- Location: IOIBUF_X0_Y69_N8
\AUD_ADCLRCK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => AUD_ADCLRCK,
	o => \AUD_ADCLRCK~input_o\);

-- Location: IOIBUF_X0_Y60_N15
\AUD_BCLK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => AUD_BCLK,
	o => \AUD_BCLK~input_o\);

-- Location: IOIBUF_X0_Y66_N15
\AUD_DACLRCK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => AUD_DACLRCK,
	o => \AUD_DACLRCK~input_o\);
END structure;


