{ "memories": [
  {"ports": "1r1w", "width":  64, "depth":  512, "mux": 2, "type": "2rf"},
  {"ports": "1r1w", "width":  32, "depth":  1024, "mux": 2, "type": "2sram"},
  {"ports": "1r1w", "width":  64, "depth":  512, "mux": 2, "mask": 1, "type": "2rf"},
  {"ports": "1r1w", "width":  32, "depth":  1024, "mux": 2, "mask": 1, "type": "2sram"},
  {"ports": "1r1w", "width":  64, "depth":  512, "mux": 2, "mask": 8, "type": "2rf"},
  {"ports": "1r1w", "width":  32, "depth":  1024, "mux": 2, "mask": 8, "type": "2sram"},
  {"ports": "1rw", "width":  128, "depth":  1024, "mux": 2, "adbanks": 2, "awbanks": 2, "type": "1rf"},
  {"ports": "1rw", "width":  32, "depth":  128, "mux": 2, "type": "1sram"},
  {"ports": "1rw", "width":  128, "depth":  1024, "mux": 2, "mask": 1, "adbanks": 2, "awbanks": 2, "type": "1rf"},
  {"ports": "1rw", "width":  32, "depth":  128, "mux": 2, "mask": 1, "type": "1sram"},
  {"ports": "1rw", "width":  128, "depth":  1024, "mux": 2, "mask": 8, "adbanks": 2, "awbanks": 2, "type": "1rf"},
  {"ports": "1rw", "width":  32, "depth":  128, "mux": 2, "mask": 8, "type": "1sram"}
  ]
}
