-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_13u_config9_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    layer8_out_dout : IN STD_LOGIC_VECTOR (129 downto 0);
    layer8_out_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
    layer8_out_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
    layer8_out_empty_n : IN STD_LOGIC;
    layer8_out_read : OUT STD_LOGIC;
    layer9_out_din : OUT STD_LOGIC_VECTOR (207 downto 0);
    layer9_out_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    layer9_out_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    layer9_out_full_n : IN STD_LOGIC;
    layer9_out_write : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC );
end;


architecture behav of myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_13u_config9_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv5_18 : STD_LOGIC_VECTOR (4 downto 0) := "11000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101110";
    constant ap_const_lv32_77 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110111";
    constant ap_const_lv32_78 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111000";
    constant ap_const_lv32_81 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_45 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000101";
    constant ap_const_lv32_46 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000110";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_59 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011001";
    constant ap_const_lv32_5A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011010";
    constant ap_const_lv32_63 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100011";
    constant ap_const_lv32_64 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100100";
    constant ap_const_lv32_6D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101101";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal internal_ap_ready : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal icmp_ln55_reg_1789 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln55_2_reg_1793 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op255_write_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln109_fu_247_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal sY_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pY_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pX_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal sX_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_39 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_38 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_37 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_36 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_35 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_34 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_33 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_32 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_31 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_30 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_29 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_28 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_27 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_26 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_25 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_24 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_23 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_22 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_21 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_20 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_19 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_18 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_17 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_16 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_15 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_14 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_9_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_9_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_9_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_8_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_8_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_8_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_8_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_7_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_7_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_7_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_7_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_6_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_6_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_6_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_6_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_5_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_5_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_5_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_5_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_4_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_4_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_4_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_4_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_3_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_3_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_3_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_3_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_2_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_2_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_2_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_2_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_1_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_1_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_1_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_1_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_2_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_2_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_2_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_2_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_1_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_1_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_1_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_1_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal layer8_out_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal layer9_out_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln55_fu_263_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln55_2_fu_305_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_fu_317_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln80_fu_371_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_storemerge_phi_fu_232_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln86_fu_401_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge_reg_229 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln80_fu_365_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln76_fu_311_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln91_fu_337_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln115_fu_425_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln115_5_fu_449_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln115_6_fu_459_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln115_7_fu_469_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln115_8_fu_479_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln115_9_fu_489_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln115_1_fu_499_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln115_2_fu_509_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln115_3_fu_519_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln115_10_fu_529_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln115_11_fu_539_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln115_s_fu_429_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln115_4_fu_439_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal indvar_flatten_fu_212 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln109_fu_253_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal icmp_ln55_5_fu_287_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_6_fu_293_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln55_fu_299_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_4_fu_277_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln91_fu_329_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln86_fu_387_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln86_fu_393_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln65_fu_939_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_fu_945_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_24_fu_959_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_24_fu_965_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_fu_951_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_24_fu_971_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln65_25_fu_979_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_25_fu_985_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_26_fu_999_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_26_fu_1005_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_27_fu_1019_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_27_fu_1025_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_26_fu_1011_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_27_fu_1031_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln65_28_fu_1039_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_28_fu_1045_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_29_fu_1059_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_29_fu_1065_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_30_fu_1079_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_30_fu_1085_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_29_fu_1071_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_30_fu_1091_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln65_31_fu_1099_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_31_fu_1105_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_32_fu_1119_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_32_fu_1125_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_33_fu_1139_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_33_fu_1145_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_32_fu_1131_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_33_fu_1151_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln65_34_fu_1159_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_34_fu_1165_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_35_fu_1179_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_35_fu_1185_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_36_fu_1199_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_36_fu_1205_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_35_fu_1191_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_36_fu_1211_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln65_37_fu_1219_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_37_fu_1225_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_38_fu_1239_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_38_fu_1245_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_39_fu_1259_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_39_fu_1265_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_38_fu_1251_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_39_fu_1271_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln65_40_fu_1279_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_40_fu_1285_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_41_fu_1299_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_41_fu_1305_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_42_fu_1319_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_42_fu_1325_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_41_fu_1311_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_42_fu_1331_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln65_43_fu_1339_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_43_fu_1345_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_44_fu_1359_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_44_fu_1365_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_45_fu_1379_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_45_fu_1385_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_44_fu_1371_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_45_fu_1391_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln65_46_fu_1399_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_46_fu_1405_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_47_fu_1419_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_47_fu_1425_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_48_fu_1439_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_48_fu_1445_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_47_fu_1431_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_48_fu_1451_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln65_49_fu_1459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_49_fu_1465_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_50_fu_1479_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_50_fu_1485_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_51_fu_1499_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_51_fu_1505_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_50_fu_1491_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_51_fu_1511_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln65_52_fu_1519_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_52_fu_1525_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_53_fu_1539_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_53_fu_1545_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_54_fu_1559_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_54_fu_1565_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_53_fu_1551_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_54_fu_1571_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln65_55_fu_1579_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_55_fu_1585_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_56_fu_1599_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_56_fu_1605_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_57_fu_1619_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_57_fu_1625_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_56_fu_1611_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_57_fu_1631_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln65_58_fu_1639_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_58_fu_1645_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_59_fu_1659_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_59_fu_1665_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_60_fu_1679_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_60_fu_1685_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_59_fu_1671_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_60_fu_1691_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln65_61_fu_1699_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_61_fu_1705_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_61_fu_1711_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_58_fu_1651_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_55_fu_1591_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_52_fu_1531_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_49_fu_1471_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_46_fu_1411_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_43_fu_1351_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_40_fu_1291_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_37_fu_1231_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_34_fu_1171_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_31_fu_1111_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_28_fu_1051_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_25_fu_991_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_8_fu_1719_p26 : STD_LOGIC_VECTOR (201 downto 0);
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_262 : BOOLEAN;
    signal ap_condition_383 : BOOLEAN;
    signal ap_condition_270 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_13u_config9_s_void_pooling2d_cl_Bew IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (9 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component myproject_flow_control_loop_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;



begin
    void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_9_U : component myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_13u_config9_s_void_pooling2d_cl_Bew
    generic map (
        DataWidth => 10,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv3_5,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_9_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_9_we0,
        d0 => trunc_ln115_fu_425_p1,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_9_q0);

    void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_8_U : component myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_13u_config9_s_void_pooling2d_cl_Bew
    generic map (
        DataWidth => 10,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv3_5,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_8_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_8_we0,
        d0 => void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_8_d0,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_8_q0);

    void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_7_U : component myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_13u_config9_s_void_pooling2d_cl_Bew
    generic map (
        DataWidth => 10,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv3_5,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_7_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_7_we0,
        d0 => void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_7_d0,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_7_q0);

    void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_6_U : component myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_13u_config9_s_void_pooling2d_cl_Bew
    generic map (
        DataWidth => 10,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv3_5,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_6_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_6_we0,
        d0 => void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_6_d0,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_6_q0);

    void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_5_U : component myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_13u_config9_s_void_pooling2d_cl_Bew
    generic map (
        DataWidth => 10,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv3_5,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_5_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_5_we0,
        d0 => void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_5_d0,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_5_q0);

    void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_4_U : component myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_13u_config9_s_void_pooling2d_cl_Bew
    generic map (
        DataWidth => 10,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv3_5,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_4_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_4_we0,
        d0 => void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_4_d0,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_4_q0);

    void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_3_U : component myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_13u_config9_s_void_pooling2d_cl_Bew
    generic map (
        DataWidth => 10,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv3_5,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_3_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_3_we0,
        d0 => void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_3_d0,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_3_q0);

    void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_2_U : component myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_13u_config9_s_void_pooling2d_cl_Bew
    generic map (
        DataWidth => 10,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv3_5,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_2_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_2_we0,
        d0 => void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_2_d0,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_2_q0);

    void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_1_U : component myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_13u_config9_s_void_pooling2d_cl_Bew
    generic map (
        DataWidth => 10,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv3_5,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_1_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_1_we0,
        d0 => void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_1_d0,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_1_q0);

    void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_U : component myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_13u_config9_s_void_pooling2d_cl_Bew
    generic map (
        DataWidth => 10,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv3_5,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_we0,
        d0 => void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_d0,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_2_U : component myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_13u_config9_s_void_pooling2d_cl_Bew
    generic map (
        DataWidth => 10,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv3_5,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_2_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_2_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_2_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_2_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_1_U : component myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_13u_config9_s_void_pooling2d_cl_Bew
    generic map (
        DataWidth => 10,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv3_5,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_1_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_1_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_1_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_1_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_U : component myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_13u_config9_s_void_pooling2d_cl_Bew
    generic map (
        DataWidth => 10,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv3_5,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_q0);

    flow_control_loop_pipe_U : component myproject_flow_control_loop_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => real_start,
        ap_ready => internal_ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_continue);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((real_start = ap_const_logic_1) and (internal_ap_ready = ap_const_logic_0))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten_fu_212_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_262)) then
                if ((icmp_ln109_fu_247_p2 = ap_const_lv1_0)) then 
                    indvar_flatten_fu_212 <= add_ln109_fu_253_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_212 <= ap_const_lv5_0;
                end if;
            end if; 
        end if;
    end process;

    pX_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_383)) then
                if ((icmp_ln76_fu_317_p2 = ap_const_lv1_1)) then 
                    pX_1 <= ap_const_lv32_0;
                elsif ((icmp_ln76_fu_317_p2 = ap_const_lv1_0)) then 
                    pX_1 <= add_ln76_fu_311_p2;
                end if;
            end if; 
        end if;
    end process;

    pY_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_270)) then
                if ((icmp_ln80_fu_371_p2 = ap_const_lv1_1)) then 
                    pY_1 <= ap_const_lv32_0;
                elsif ((icmp_ln80_fu_371_p2 = ap_const_lv1_0)) then 
                    pY_1 <= add_ln80_fu_365_p2;
                end if;
            end if; 
        end if;
    end process;

    sX_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_383)) then
                if ((icmp_ln76_fu_317_p2 = ap_const_lv1_1)) then 
                    sX_1 <= ap_const_lv32_0;
                elsif ((icmp_ln76_fu_317_p2 = ap_const_lv1_0)) then 
                    sX_1 <= add_ln91_fu_337_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln109_fu_247_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln55_fu_263_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln55_2_reg_1793 <= and_ln55_2_fu_305_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln109_fu_247_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln55_reg_1789 <= icmp_ln55_fu_263_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_14 <= layer8_out_dout(129 downto 120);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_15 <= layer8_out_dout(119 downto 110);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_16 <= layer8_out_dout(109 downto 100);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_17 <= layer8_out_dout(99 downto 90);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_18 <= layer8_out_dout(89 downto 80);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_19 <= layer8_out_dout(79 downto 70);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_20 <= layer8_out_dout(69 downto 60);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_21 <= layer8_out_dout(59 downto 50);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_22 <= layer8_out_dout(49 downto 40);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_23 <= layer8_out_dout(39 downto 30);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_24 <= layer8_out_dout(29 downto 20);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_25 <= layer8_out_dout(19 downto 10);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_26 <= trunc_ln115_fu_425_p1;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_27 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_28 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_1_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_29 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_2_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_30 <= void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_31 <= void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_1_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_32 <= void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_2_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_33 <= void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_3_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_34 <= void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_4_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_35 <= void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_5_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_36 <= void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_6_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_37 <= void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_7_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_38 <= void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_8_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_39 <= void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_9_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln109_fu_247_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (icmp_ln76_fu_317_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                sY_1 <= ap_phi_mux_storemerge_phi_fu_232_p4;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln109_fu_253_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv5_1));
    add_ln76_fu_311_p2 <= std_logic_vector(unsigned(pX_1) + unsigned(ap_const_lv32_1));
    add_ln80_fu_365_p2 <= std_logic_vector(unsigned(pY_1) + unsigned(ap_const_lv32_1));
    add_ln86_fu_401_p2 <= std_logic_vector(unsigned(sY_1) + unsigned(select_ln86_fu_393_p3));
    add_ln91_fu_337_p2 <= std_logic_vector(unsigned(sX_1) + unsigned(select_ln91_fu_329_p3));
    and_ln55_2_fu_305_p2 <= (icmp_ln55_4_fu_277_p2 and and_ln55_fu_299_p2);
    and_ln55_fu_299_p2 <= (icmp_ln55_6_fu_293_p2 and icmp_ln55_5_fu_287_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_done_reg, layer8_out_empty_n, layer9_out_full_n, ap_predicate_op255_write_state2, ap_start_int)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((layer8_out_empty_n = ap_const_logic_0) or ((ap_predicate_op255_write_state2 = ap_const_boolean_1) and (layer9_out_full_n = ap_const_logic_0)))) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_done_reg, layer8_out_empty_n, layer9_out_full_n, ap_predicate_op255_write_state2, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((layer8_out_empty_n = ap_const_logic_0) or ((ap_predicate_op255_write_state2 = ap_const_boolean_1) and (layer9_out_full_n = ap_const_logic_0)))) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_done_reg, layer8_out_empty_n, layer9_out_full_n, ap_predicate_op255_write_state2, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((layer8_out_empty_n = ap_const_logic_0) or ((ap_predicate_op255_write_state2 = ap_const_boolean_1) and (layer9_out_full_n = ap_const_logic_0)))) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(layer8_out_empty_n, layer9_out_full_n, ap_predicate_op255_write_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((layer8_out_empty_n = ap_const_logic_0) or ((ap_predicate_op255_write_state2 = ap_const_boolean_1) and (layer9_out_full_n = ap_const_logic_0)));
    end process;


    ap_condition_262_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_262 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_270_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_247_p2, ap_block_pp0_stage0_11001, icmp_ln76_fu_317_p2, ap_start_int)
    begin
                ap_condition_270 <= ((icmp_ln109_fu_247_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (icmp_ln76_fu_317_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_383_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_247_p2, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_383 <= ((icmp_ln109_fu_247_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, icmp_ln109_fu_247_p2, ap_start_int)
    begin
        if (((icmp_ln109_fu_247_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_done_reg, ap_block_pp0_stage0_subdone, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_storemerge_phi_fu_232_p4_assign_proc : process(icmp_ln109_fu_247_p2, icmp_ln76_fu_317_p2, icmp_ln80_fu_371_p2, add_ln86_fu_401_p2, ap_phi_reg_pp0_iter0_storemerge_reg_229)
    begin
        if (((icmp_ln109_fu_247_p2 = ap_const_lv1_0) and (icmp_ln76_fu_317_p2 = ap_const_lv1_1))) then
            if ((icmp_ln80_fu_371_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_storemerge_phi_fu_232_p4 <= ap_const_lv32_0;
            elsif ((icmp_ln80_fu_371_p2 = ap_const_lv1_0)) then 
                ap_phi_mux_storemerge_phi_fu_232_p4 <= add_ln86_fu_401_p2;
            else 
                ap_phi_mux_storemerge_phi_fu_232_p4 <= ap_phi_reg_pp0_iter0_storemerge_reg_229;
            end if;
        else 
            ap_phi_mux_storemerge_phi_fu_232_p4 <= ap_phi_reg_pp0_iter0_storemerge_reg_229;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_storemerge_reg_229 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_predicate_op255_write_state2_assign_proc : process(icmp_ln55_reg_1789, and_ln55_2_reg_1793)
    begin
                ap_predicate_op255_write_state2 <= ((ap_const_lv1_1 = and_ln55_2_reg_1793) and (icmp_ln55_reg_1789 = ap_const_lv1_1));
    end process;

    ap_ready <= internal_ap_ready;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, indvar_flatten_fu_212, ap_loop_init, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_212;
        end if; 
    end process;

    icmp_ln109_fu_247_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv5_18) else "0";
    icmp_ln55_4_fu_277_p2 <= "1" when (sY_1 = ap_const_lv32_1) else "0";
    icmp_ln55_5_fu_287_p2 <= "1" when (signed(pY_1) > signed(ap_const_lv32_0)) else "0";
    icmp_ln55_6_fu_293_p2 <= "1" when (signed(pX_1) > signed(ap_const_lv32_0)) else "0";
    icmp_ln55_fu_263_p2 <= "1" when (sX_1 = ap_const_lv32_1) else "0";
    icmp_ln65_24_fu_959_p2 <= "1" when (unsigned(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_26) < unsigned(trunc_ln115_fu_425_p1)) else "0";
    icmp_ln65_25_fu_979_p2 <= "1" when (unsigned(select_ln65_fu_951_p3) < unsigned(select_ln65_24_fu_971_p3)) else "0";
    icmp_ln65_26_fu_999_p2 <= "1" when (unsigned(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_38) < unsigned(void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_8_q0)) else "0";
    icmp_ln65_27_fu_1019_p2 <= "1" when (unsigned(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_25) < unsigned(trunc_ln115_5_fu_449_p4)) else "0";
    icmp_ln65_28_fu_1039_p2 <= "1" when (unsigned(select_ln65_26_fu_1011_p3) < unsigned(select_ln65_27_fu_1031_p3)) else "0";
    icmp_ln65_29_fu_1059_p2 <= "1" when (unsigned(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_37) < unsigned(void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_7_q0)) else "0";
    icmp_ln65_30_fu_1079_p2 <= "1" when (unsigned(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_24) < unsigned(trunc_ln115_6_fu_459_p4)) else "0";
    icmp_ln65_31_fu_1099_p2 <= "1" when (unsigned(select_ln65_29_fu_1071_p3) < unsigned(select_ln65_30_fu_1091_p3)) else "0";
    icmp_ln65_32_fu_1119_p2 <= "1" when (unsigned(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_36) < unsigned(void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_6_q0)) else "0";
    icmp_ln65_33_fu_1139_p2 <= "1" when (unsigned(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_23) < unsigned(trunc_ln115_7_fu_469_p4)) else "0";
    icmp_ln65_34_fu_1159_p2 <= "1" when (unsigned(select_ln65_32_fu_1131_p3) < unsigned(select_ln65_33_fu_1151_p3)) else "0";
    icmp_ln65_35_fu_1179_p2 <= "1" when (unsigned(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_35) < unsigned(void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_5_q0)) else "0";
    icmp_ln65_36_fu_1199_p2 <= "1" when (unsigned(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_22) < unsigned(trunc_ln115_8_fu_479_p4)) else "0";
    icmp_ln65_37_fu_1219_p2 <= "1" when (unsigned(select_ln65_35_fu_1191_p3) < unsigned(select_ln65_36_fu_1211_p3)) else "0";
    icmp_ln65_38_fu_1239_p2 <= "1" when (unsigned(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_34) < unsigned(void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_4_q0)) else "0";
    icmp_ln65_39_fu_1259_p2 <= "1" when (unsigned(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_21) < unsigned(trunc_ln115_9_fu_489_p4)) else "0";
    icmp_ln65_40_fu_1279_p2 <= "1" when (unsigned(select_ln65_38_fu_1251_p3) < unsigned(select_ln65_39_fu_1271_p3)) else "0";
    icmp_ln65_41_fu_1299_p2 <= "1" when (unsigned(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_33) < unsigned(void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_3_q0)) else "0";
    icmp_ln65_42_fu_1319_p2 <= "1" when (unsigned(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_20) < unsigned(trunc_ln115_1_fu_499_p4)) else "0";
    icmp_ln65_43_fu_1339_p2 <= "1" when (unsigned(select_ln65_41_fu_1311_p3) < unsigned(select_ln65_42_fu_1331_p3)) else "0";
    icmp_ln65_44_fu_1359_p2 <= "1" when (unsigned(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_32) < unsigned(void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_2_q0)) else "0";
    icmp_ln65_45_fu_1379_p2 <= "1" when (unsigned(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_19) < unsigned(trunc_ln115_2_fu_509_p4)) else "0";
    icmp_ln65_46_fu_1399_p2 <= "1" when (unsigned(select_ln65_44_fu_1371_p3) < unsigned(select_ln65_45_fu_1391_p3)) else "0";
    icmp_ln65_47_fu_1419_p2 <= "1" when (unsigned(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_31) < unsigned(void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_1_q0)) else "0";
    icmp_ln65_48_fu_1439_p2 <= "1" when (unsigned(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_18) < unsigned(trunc_ln115_3_fu_519_p4)) else "0";
    icmp_ln65_49_fu_1459_p2 <= "1" when (unsigned(select_ln65_47_fu_1431_p3) < unsigned(select_ln65_48_fu_1451_p3)) else "0";
    icmp_ln65_50_fu_1479_p2 <= "1" when (unsigned(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_30) < unsigned(void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_q0)) else "0";
    icmp_ln65_51_fu_1499_p2 <= "1" when (unsigned(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_17) < unsigned(trunc_ln115_10_fu_529_p4)) else "0";
    icmp_ln65_52_fu_1519_p2 <= "1" when (unsigned(select_ln65_50_fu_1491_p3) < unsigned(select_ln65_51_fu_1511_p3)) else "0";
    icmp_ln65_53_fu_1539_p2 <= "1" when (unsigned(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_29) < unsigned(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_2_q0)) else "0";
    icmp_ln65_54_fu_1559_p2 <= "1" when (unsigned(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_16) < unsigned(trunc_ln115_11_fu_539_p4)) else "0";
    icmp_ln65_55_fu_1579_p2 <= "1" when (unsigned(select_ln65_53_fu_1551_p3) < unsigned(select_ln65_54_fu_1571_p3)) else "0";
    icmp_ln65_56_fu_1599_p2 <= "1" when (unsigned(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_28) < unsigned(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_1_q0)) else "0";
    icmp_ln65_57_fu_1619_p2 <= "1" when (unsigned(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_15) < unsigned(trunc_ln115_s_fu_429_p4)) else "0";
    icmp_ln65_58_fu_1639_p2 <= "1" when (unsigned(select_ln65_56_fu_1611_p3) < unsigned(select_ln65_57_fu_1631_p3)) else "0";
    icmp_ln65_59_fu_1659_p2 <= "1" when (unsigned(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_27) < unsigned(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_q0)) else "0";
    icmp_ln65_60_fu_1679_p2 <= "1" when (unsigned(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_14) < unsigned(trunc_ln115_4_fu_439_p4)) else "0";
    icmp_ln65_61_fu_1699_p2 <= "1" when (unsigned(select_ln65_59_fu_1671_p3) < unsigned(select_ln65_60_fu_1691_p3)) else "0";
    icmp_ln65_fu_939_p2 <= "1" when (unsigned(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_39) < unsigned(void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_9_q0)) else "0";
    icmp_ln76_fu_317_p2 <= "1" when (add_ln76_fu_311_p2 = ap_const_lv32_6) else "0";
    icmp_ln80_fu_371_p2 <= "1" when (add_ln80_fu_365_p2 = ap_const_lv32_4) else "0";
    icmp_ln86_fu_387_p2 <= "1" when (sY_1 = ap_const_lv32_1) else "0";

    layer8_out_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, layer8_out_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer8_out_blk_n <= layer8_out_empty_n;
        else 
            layer8_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    layer8_out_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer8_out_read <= ap_const_logic_1;
        else 
            layer8_out_read <= ap_const_logic_0;
        end if; 
    end process;


    layer9_out_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, layer9_out_full_n, ap_predicate_op255_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op255_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer9_out_blk_n <= layer9_out_full_n;
        else 
            layer9_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    layer9_out_din <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_fu_1719_p26),208));

    layer9_out_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op255_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op255_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer9_out_write <= ap_const_logic_1;
        else 
            layer9_out_write <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_1_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_1_d0 <= layer8_out_dout(119 downto 110);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_1_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_2_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_2_d0 <= layer8_out_dout(109 downto 100);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_2_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_2_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_d0 <= layer8_out_dout(129 downto 120);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_we0 <= ap_const_logic_0;
        end if; 
    end process;


    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_full_n = ap_const_logic_0) and (start_once_reg = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    select_ln65_24_fu_971_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_26 when (xor_ln65_24_fu_965_p2(0) = '1') else 
        trunc_ln115_fu_425_p1;
    select_ln65_25_fu_991_p3 <= 
        select_ln65_fu_951_p3 when (xor_ln65_25_fu_985_p2(0) = '1') else 
        select_ln65_24_fu_971_p3;
    select_ln65_26_fu_1011_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_38 when (xor_ln65_26_fu_1005_p2(0) = '1') else 
        void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_8_q0;
    select_ln65_27_fu_1031_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_25 when (xor_ln65_27_fu_1025_p2(0) = '1') else 
        trunc_ln115_5_fu_449_p4;
    select_ln65_28_fu_1051_p3 <= 
        select_ln65_26_fu_1011_p3 when (xor_ln65_28_fu_1045_p2(0) = '1') else 
        select_ln65_27_fu_1031_p3;
    select_ln65_29_fu_1071_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_37 when (xor_ln65_29_fu_1065_p2(0) = '1') else 
        void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_7_q0;
    select_ln65_30_fu_1091_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_24 when (xor_ln65_30_fu_1085_p2(0) = '1') else 
        trunc_ln115_6_fu_459_p4;
    select_ln65_31_fu_1111_p3 <= 
        select_ln65_29_fu_1071_p3 when (xor_ln65_31_fu_1105_p2(0) = '1') else 
        select_ln65_30_fu_1091_p3;
    select_ln65_32_fu_1131_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_36 when (xor_ln65_32_fu_1125_p2(0) = '1') else 
        void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_6_q0;
    select_ln65_33_fu_1151_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_23 when (xor_ln65_33_fu_1145_p2(0) = '1') else 
        trunc_ln115_7_fu_469_p4;
    select_ln65_34_fu_1171_p3 <= 
        select_ln65_32_fu_1131_p3 when (xor_ln65_34_fu_1165_p2(0) = '1') else 
        select_ln65_33_fu_1151_p3;
    select_ln65_35_fu_1191_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_35 when (xor_ln65_35_fu_1185_p2(0) = '1') else 
        void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_5_q0;
    select_ln65_36_fu_1211_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_22 when (xor_ln65_36_fu_1205_p2(0) = '1') else 
        trunc_ln115_8_fu_479_p4;
    select_ln65_37_fu_1231_p3 <= 
        select_ln65_35_fu_1191_p3 when (xor_ln65_37_fu_1225_p2(0) = '1') else 
        select_ln65_36_fu_1211_p3;
    select_ln65_38_fu_1251_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_34 when (xor_ln65_38_fu_1245_p2(0) = '1') else 
        void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_4_q0;
    select_ln65_39_fu_1271_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_21 when (xor_ln65_39_fu_1265_p2(0) = '1') else 
        trunc_ln115_9_fu_489_p4;
    select_ln65_40_fu_1291_p3 <= 
        select_ln65_38_fu_1251_p3 when (xor_ln65_40_fu_1285_p2(0) = '1') else 
        select_ln65_39_fu_1271_p3;
    select_ln65_41_fu_1311_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_33 when (xor_ln65_41_fu_1305_p2(0) = '1') else 
        void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_3_q0;
    select_ln65_42_fu_1331_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_20 when (xor_ln65_42_fu_1325_p2(0) = '1') else 
        trunc_ln115_1_fu_499_p4;
    select_ln65_43_fu_1351_p3 <= 
        select_ln65_41_fu_1311_p3 when (xor_ln65_43_fu_1345_p2(0) = '1') else 
        select_ln65_42_fu_1331_p3;
    select_ln65_44_fu_1371_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_32 when (xor_ln65_44_fu_1365_p2(0) = '1') else 
        void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_2_q0;
    select_ln65_45_fu_1391_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_19 when (xor_ln65_45_fu_1385_p2(0) = '1') else 
        trunc_ln115_2_fu_509_p4;
    select_ln65_46_fu_1411_p3 <= 
        select_ln65_44_fu_1371_p3 when (xor_ln65_46_fu_1405_p2(0) = '1') else 
        select_ln65_45_fu_1391_p3;
    select_ln65_47_fu_1431_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_31 when (xor_ln65_47_fu_1425_p2(0) = '1') else 
        void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_1_q0;
    select_ln65_48_fu_1451_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_18 when (xor_ln65_48_fu_1445_p2(0) = '1') else 
        trunc_ln115_3_fu_519_p4;
    select_ln65_49_fu_1471_p3 <= 
        select_ln65_47_fu_1431_p3 when (xor_ln65_49_fu_1465_p2(0) = '1') else 
        select_ln65_48_fu_1451_p3;
    select_ln65_50_fu_1491_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_30 when (xor_ln65_50_fu_1485_p2(0) = '1') else 
        void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_q0;
    select_ln65_51_fu_1511_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_17 when (xor_ln65_51_fu_1505_p2(0) = '1') else 
        trunc_ln115_10_fu_529_p4;
    select_ln65_52_fu_1531_p3 <= 
        select_ln65_50_fu_1491_p3 when (xor_ln65_52_fu_1525_p2(0) = '1') else 
        select_ln65_51_fu_1511_p3;
    select_ln65_53_fu_1551_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_29 when (xor_ln65_53_fu_1545_p2(0) = '1') else 
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_2_q0;
    select_ln65_54_fu_1571_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_16 when (xor_ln65_54_fu_1565_p2(0) = '1') else 
        trunc_ln115_11_fu_539_p4;
    select_ln65_55_fu_1591_p3 <= 
        select_ln65_53_fu_1551_p3 when (xor_ln65_55_fu_1585_p2(0) = '1') else 
        select_ln65_54_fu_1571_p3;
    select_ln65_56_fu_1611_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_28 when (xor_ln65_56_fu_1605_p2(0) = '1') else 
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_1_q0;
    select_ln65_57_fu_1631_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_15 when (xor_ln65_57_fu_1625_p2(0) = '1') else 
        trunc_ln115_s_fu_429_p4;
    select_ln65_58_fu_1651_p3 <= 
        select_ln65_56_fu_1611_p3 when (xor_ln65_58_fu_1645_p2(0) = '1') else 
        select_ln65_57_fu_1631_p3;
    select_ln65_59_fu_1671_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_27 when (xor_ln65_59_fu_1665_p2(0) = '1') else 
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_q0;
    select_ln65_60_fu_1691_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_14 when (xor_ln65_60_fu_1685_p2(0) = '1') else 
        trunc_ln115_4_fu_439_p4;
    select_ln65_61_fu_1711_p3 <= 
        select_ln65_59_fu_1671_p3 when (xor_ln65_61_fu_1705_p2(0) = '1') else 
        select_ln65_60_fu_1691_p3;
    select_ln65_fu_951_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_39 when (xor_ln65_fu_945_p2(0) = '1') else 
        void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_9_q0;
    select_ln86_fu_393_p3 <= 
        ap_const_lv32_FFFFFFFF when (icmp_ln86_fu_387_p2(0) = '1') else 
        ap_const_lv32_1;
    select_ln91_fu_329_p3 <= 
        ap_const_lv32_FFFFFFFF when (icmp_ln55_fu_263_p2(0) = '1') else 
        ap_const_lv32_1;
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((real_start = ap_const_logic_1) and (start_once_reg = ap_const_logic_0))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_8_fu_1719_p26 <= ((((((((((((((((((((((((select_ln65_61_fu_1711_p3 & ap_const_lv6_0) & select_ln65_58_fu_1651_p3) & ap_const_lv6_0) & select_ln65_55_fu_1591_p3) & ap_const_lv6_0) & select_ln65_52_fu_1531_p3) & ap_const_lv6_0) & select_ln65_49_fu_1471_p3) & ap_const_lv6_0) & select_ln65_46_fu_1411_p3) & ap_const_lv6_0) & select_ln65_43_fu_1351_p3) & ap_const_lv6_0) & select_ln65_40_fu_1291_p3) & ap_const_lv6_0) & select_ln65_37_fu_1231_p3) & ap_const_lv6_0) & select_ln65_34_fu_1171_p3) & ap_const_lv6_0) & select_ln65_31_fu_1111_p3) & ap_const_lv6_0) & select_ln65_28_fu_1051_p3) & ap_const_lv6_0) & select_ln65_25_fu_991_p3);
    trunc_ln115_10_fu_529_p4 <= layer8_out_dout(99 downto 90);
    trunc_ln115_11_fu_539_p4 <= layer8_out_dout(109 downto 100);
    trunc_ln115_1_fu_499_p4 <= layer8_out_dout(69 downto 60);
    trunc_ln115_2_fu_509_p4 <= layer8_out_dout(79 downto 70);
    trunc_ln115_3_fu_519_p4 <= layer8_out_dout(89 downto 80);
    trunc_ln115_4_fu_439_p4 <= layer8_out_dout(129 downto 120);
    trunc_ln115_5_fu_449_p4 <= layer8_out_dout(19 downto 10);
    trunc_ln115_6_fu_459_p4 <= layer8_out_dout(29 downto 20);
    trunc_ln115_7_fu_469_p4 <= layer8_out_dout(39 downto 30);
    trunc_ln115_8_fu_479_p4 <= layer8_out_dout(49 downto 40);
    trunc_ln115_9_fu_489_p4 <= layer8_out_dout(59 downto 50);
    trunc_ln115_fu_425_p1 <= layer8_out_dout(10 - 1 downto 0);
    trunc_ln115_s_fu_429_p4 <= layer8_out_dout(119 downto 110);

    void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_1_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_1_d0 <= layer8_out_dout(89 downto 80);

    void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_1_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_2_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_2_d0 <= layer8_out_dout(79 downto 70);

    void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_2_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_2_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_3_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_3_d0 <= layer8_out_dout(69 downto 60);

    void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_3_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_3_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_4_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_4_d0 <= layer8_out_dout(59 downto 50);

    void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_4_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_4_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_5_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_5_d0 <= layer8_out_dout(49 downto 40);

    void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_5_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_5_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_6_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_6_d0 <= layer8_out_dout(39 downto 30);

    void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_6_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_6_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_7_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_7_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_7_d0 <= layer8_out_dout(29 downto 20);

    void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_7_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_7_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_8_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_8_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_8_d0 <= layer8_out_dout(19 downto 10);

    void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_8_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_8_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_9_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_9_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_9_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_9_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_d0 <= layer8_out_dout(99 downto 90);

    void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_we0 <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln65_24_fu_965_p2 <= (icmp_ln65_24_fu_959_p2 xor ap_const_lv1_1);
    xor_ln65_25_fu_985_p2 <= (icmp_ln65_25_fu_979_p2 xor ap_const_lv1_1);
    xor_ln65_26_fu_1005_p2 <= (icmp_ln65_26_fu_999_p2 xor ap_const_lv1_1);
    xor_ln65_27_fu_1025_p2 <= (icmp_ln65_27_fu_1019_p2 xor ap_const_lv1_1);
    xor_ln65_28_fu_1045_p2 <= (icmp_ln65_28_fu_1039_p2 xor ap_const_lv1_1);
    xor_ln65_29_fu_1065_p2 <= (icmp_ln65_29_fu_1059_p2 xor ap_const_lv1_1);
    xor_ln65_30_fu_1085_p2 <= (icmp_ln65_30_fu_1079_p2 xor ap_const_lv1_1);
    xor_ln65_31_fu_1105_p2 <= (icmp_ln65_31_fu_1099_p2 xor ap_const_lv1_1);
    xor_ln65_32_fu_1125_p2 <= (icmp_ln65_32_fu_1119_p2 xor ap_const_lv1_1);
    xor_ln65_33_fu_1145_p2 <= (icmp_ln65_33_fu_1139_p2 xor ap_const_lv1_1);
    xor_ln65_34_fu_1165_p2 <= (icmp_ln65_34_fu_1159_p2 xor ap_const_lv1_1);
    xor_ln65_35_fu_1185_p2 <= (icmp_ln65_35_fu_1179_p2 xor ap_const_lv1_1);
    xor_ln65_36_fu_1205_p2 <= (icmp_ln65_36_fu_1199_p2 xor ap_const_lv1_1);
    xor_ln65_37_fu_1225_p2 <= (icmp_ln65_37_fu_1219_p2 xor ap_const_lv1_1);
    xor_ln65_38_fu_1245_p2 <= (icmp_ln65_38_fu_1239_p2 xor ap_const_lv1_1);
    xor_ln65_39_fu_1265_p2 <= (icmp_ln65_39_fu_1259_p2 xor ap_const_lv1_1);
    xor_ln65_40_fu_1285_p2 <= (icmp_ln65_40_fu_1279_p2 xor ap_const_lv1_1);
    xor_ln65_41_fu_1305_p2 <= (icmp_ln65_41_fu_1299_p2 xor ap_const_lv1_1);
    xor_ln65_42_fu_1325_p2 <= (icmp_ln65_42_fu_1319_p2 xor ap_const_lv1_1);
    xor_ln65_43_fu_1345_p2 <= (icmp_ln65_43_fu_1339_p2 xor ap_const_lv1_1);
    xor_ln65_44_fu_1365_p2 <= (icmp_ln65_44_fu_1359_p2 xor ap_const_lv1_1);
    xor_ln65_45_fu_1385_p2 <= (icmp_ln65_45_fu_1379_p2 xor ap_const_lv1_1);
    xor_ln65_46_fu_1405_p2 <= (icmp_ln65_46_fu_1399_p2 xor ap_const_lv1_1);
    xor_ln65_47_fu_1425_p2 <= (icmp_ln65_47_fu_1419_p2 xor ap_const_lv1_1);
    xor_ln65_48_fu_1445_p2 <= (icmp_ln65_48_fu_1439_p2 xor ap_const_lv1_1);
    xor_ln65_49_fu_1465_p2 <= (icmp_ln65_49_fu_1459_p2 xor ap_const_lv1_1);
    xor_ln65_50_fu_1485_p2 <= (icmp_ln65_50_fu_1479_p2 xor ap_const_lv1_1);
    xor_ln65_51_fu_1505_p2 <= (icmp_ln65_51_fu_1499_p2 xor ap_const_lv1_1);
    xor_ln65_52_fu_1525_p2 <= (icmp_ln65_52_fu_1519_p2 xor ap_const_lv1_1);
    xor_ln65_53_fu_1545_p2 <= (icmp_ln65_53_fu_1539_p2 xor ap_const_lv1_1);
    xor_ln65_54_fu_1565_p2 <= (icmp_ln65_54_fu_1559_p2 xor ap_const_lv1_1);
    xor_ln65_55_fu_1585_p2 <= (icmp_ln65_55_fu_1579_p2 xor ap_const_lv1_1);
    xor_ln65_56_fu_1605_p2 <= (icmp_ln65_56_fu_1599_p2 xor ap_const_lv1_1);
    xor_ln65_57_fu_1625_p2 <= (icmp_ln65_57_fu_1619_p2 xor ap_const_lv1_1);
    xor_ln65_58_fu_1645_p2 <= (icmp_ln65_58_fu_1639_p2 xor ap_const_lv1_1);
    xor_ln65_59_fu_1665_p2 <= (icmp_ln65_59_fu_1659_p2 xor ap_const_lv1_1);
    xor_ln65_60_fu_1685_p2 <= (icmp_ln65_60_fu_1679_p2 xor ap_const_lv1_1);
    xor_ln65_61_fu_1705_p2 <= (icmp_ln65_61_fu_1699_p2 xor ap_const_lv1_1);
    xor_ln65_fu_945_p2 <= (icmp_ln65_fu_939_p2 xor ap_const_lv1_1);
end behav;
