// Seed: 1112571314
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  parameter id_5 = 1;
  wire id_6;
  tri id_7, id_8 = 1;
  logic [1 : -1] id_9 = id_9;
  logic [-1 : -1] id_10;
  assign id_4 = id_9;
  wire id_11;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  input wire id_12;
  output uwire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  module_0 modCall_1 (
      id_2,
      id_13,
      id_10,
      id_5
  );
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_11 = 1;
  assign id_11 = -1'b0;
  wire id_14;
endmodule
