

================================================================
== Vivado HLS Report for 'Filter2D'
================================================================
* Date:           Fri Jul 12 17:42:47 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        edge_detector
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z015clg485-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.67|     5.716|        0.83|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2087179|  2087179|  2087179|  2087179|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_height  |  2087178|  2087178|      1929|          -|          -|  1082|    no    |
        | + loop_width  |     1926|     1926|         6|          1|          1|  1922|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|    346|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      0|     65|
|Memory           |        3|      -|      0|      0|
|Multiplexer      |        -|      -|      -|     31|
|Register         |        0|      -|    368|     64|
+-----------------+---------+-------+-------+-------+
|Total            |        3|      0|    368|    506|
+-----------------+---------+-------+-------+-------+
|Available        |      200|    160|  93600|  46800|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        1|      0|   ~0  |      1|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+---+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +--------------------------+----------------------+---------+-------+---+----+
    |edge_detector_muxhbi_U44  |edge_detector_muxhbi  |        0|      0|  0|  13|
    |edge_detector_muxhbi_U45  |edge_detector_muxhbi  |        0|      0|  0|  13|
    |edge_detector_muxhbi_U46  |edge_detector_muxhbi  |        0|      0|  0|  13|
    |edge_detector_muxhbi_U47  |edge_detector_muxhbi  |        0|      0|  0|  13|
    |edge_detector_muxhbi_U48  |edge_detector_muxhbi  |        0|      0|  0|  13|
    +--------------------------+----------------------+---------+-------+---+----+
    |Total                     |                      |        0|      0|  0|  65|
    +--------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |k_buf_0_val_3_U  |Filter2D102_k_bufeOg  |        1|  0|   0|  1920|    8|     1|        15360|
    |k_buf_0_val_4_U  |Filter2D102_k_bufeOg  |        1|  0|   0|  1920|    8|     1|        15360|
    |k_buf_0_val_5_U  |Filter2D102_k_bufeOg  |        1|  0|   0|  1920|    8|     1|        15360|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total            |                      |        3|  0|   0|  5760|   24|     3|        46080|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |ImagLoc_x_fu_372_p2                |     +    |      0|  0|  12|           2|          12|
    |i_V_fu_278_p2                      |     +    |      0|  0|  11|          11|           1|
    |j_V_fu_350_p2                      |     +    |      0|  0|  11|          11|           1|
    |p_Val2_4_fu_851_p2                 |     +    |      0|  0|   8|           8|           8|
    |p_Val2_s_fu_793_p2                 |     +    |      0|  0|   8|          11|          11|
    |sum_V_1_2_fu_700_p2                |     +    |      0|  0|  10|          10|          10|
    |tmp16_fu_684_p2                    |     +    |      0|  0|   9|           9|           9|
    |tmp18_fu_777_p2                    |     +    |      0|  0|   8|          11|          11|
    |tmp19_fu_783_p2                    |     +    |      0|  0|  10|          10|          10|
    |tmp20_fu_807_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp21_fu_847_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp_31_fu_679_p2                   |     +    |      0|  0|   8|           8|           8|
    |tmp_32_fu_728_p2                   |     +    |      0|  0|   8|           8|           8|
    |p_assign_1_fu_412_p2               |     -    |      0|  0|  12|           1|          12|
    |p_assign_2_fu_432_p2               |     -    |      0|  0|  12|          10|          12|
    |r_V_10_2_1_fu_746_p2               |     -    |      0|  0|  10|           1|          10|
    |r_V_10_2_2_fu_763_p2               |     -    |      0|  0|   9|           1|           9|
    |r_V_10_2_fu_714_p2                 |     -    |      0|  0|   9|           1|           9|
    |row_assign_8_2_t_fu_334_p2         |     -    |      0|  0|   4|           3|           2|
    |ap_block_pp0                       |    and   |      0|  0|   1|           1|           1|
    |ap_block_state8_pp0_stage0_iter5   |    and   |      0|  0|   1|           1|           1|
    |ap_condition_763                   |    and   |      0|  0|   1|           1|           1|
    |ap_enable_state4_pp0_iter1_stage0  |    and   |      0|  0|   1|           1|           1|
    |ap_enable_state5_pp0_iter2_stage0  |    and   |      0|  0|   1|           1|           1|
    |ap_predicate_op101_load_state5     |    and   |      0|  0|   1|           1|           1|
    |ap_predicate_op104_read_state5     |    and   |      0|  0|   1|           1|           1|
    |ap_predicate_op105_store_state5    |    and   |      0|  0|   1|           1|           1|
    |ap_predicate_op107_store_state5    |    and   |      0|  0|   1|           1|           1|
    |ap_predicate_op113_store_state5    |    and   |      0|  0|   1|           1|           1|
    |ap_predicate_op86_load_state4      |    and   |      0|  0|   1|           1|           1|
    |or_cond_i_fu_481_p2                |    and   |      0|  0|   1|           1|           1|
    |or_cond_i_i_fu_398_p2              |    and   |      0|  0|   1|           1|           1|
    |overflow_fu_866_p2                 |    and   |      0|  0|   1|           1|           1|
    |sel_tmp8_fu_458_p2                 |    and   |      0|  0|   1|           1|           1|
    |exitcond460_i_fu_344_p2            |   icmp   |      0|  0|   5|          11|           8|
    |exitcond461_i_fu_272_p2            |   icmp   |      0|  0|   5|          11|          11|
    |icmp2_fu_366_p2                    |   icmp   |      0|  0|   5|          10|           1|
    |icmp_fu_306_p2                     |   icmp   |      0|  0|   5|          10|           1|
    |not_i_i_fu_861_p2                  |   icmp   |      0|  0|   2|           3|           1|
    |tmp_142_1_fu_318_p2                |   icmp   |      0|  0|   5|          11|           1|
    |tmp_17_fu_312_p2                   |   icmp   |      0|  0|   5|          11|           1|
    |tmp_18_fu_324_p2                   |   icmp   |      0|  0|   5|          11|          11|
    |tmp_22_fu_392_p2                   |   icmp   |      0|  0|   5|          12|          11|
    |tmp_24_fu_426_p2                   |   icmp   |      0|  0|   5|          12|          11|
    |tmp_s_fu_284_p2                    |   icmp   |      0|  0|   5|          11|          11|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   1|           1|           1|
    |ap_block_state1                    |    or    |      0|  0|   1|           1|           1|
    |ap_block_state5_pp0_stage0_iter2   |    or    |      0|  0|   1|           1|           1|
    |brmerge_fu_476_p2                  |    or    |      0|  0|   1|           1|           1|
    |sel_tmp7_fu_452_p2                 |    or    |      0|  0|   1|           1|           1|
    |tmp_8_i_i_fu_880_p2                |    or    |      0|  0|   1|           1|           1|
    |col_buf_0_val_0_0_fu_531_p3        |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_1_0_fu_550_p3        |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_2_0_fu_569_p3        |  select  |      0|  0|   8|           1|           8|
    |p_Val2_6_fu_885_p3                 |  select  |      0|  0|   8|           1|           8|
    |p_assign_5_fu_438_p3               |  select  |      0|  0|  12|           1|          12|
    |p_mux_i_i_cast_fu_872_p3           |  select  |      0|  0|   2|           1|           2|
    |p_p2_i_i_fu_418_p3                 |  select  |      0|  0|  12|           1|          12|
    |src_kernel_win_0_va_18_fu_623_p3   |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_19_fu_641_p3   |  select  |      0|  0|   8|           1|           8|
    |x_fu_464_p3                        |  select  |      0|  0|  12|           1|          12|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |col_assign_1_fu_514_p2             |    xor   |      0|  0|   2|           2|           2|
    |rev_fu_386_p2                      |    xor   |      0|  0|   2|           1|           2|
    |tmp_22_not_fu_446_p2               |    xor   |      0|  0|   2|           1|           2|
    |tmp_98_0_not_fu_290_p2             |    xor   |      0|  0|   2|           1|           2|
    |tmp_i_i_fu_856_p2                  |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 346|         283|         346|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |   4|          5|    1|          5|
    |ap_done                    |   3|          2|    1|          2|
    |ap_enable_reg_pp0_iter3    |   3|          2|    1|          2|
    |ap_enable_reg_pp0_iter5    |   3|          2|    1|          2|
    |k_buf_0_val_4_d1           |   3|          3|    8|         24|
    |k_buf_0_val_5_d1           |   3|          3|    8|         24|
    |p_dst_data_stream_V_blk_n  |   3|          2|    1|          2|
    |p_src_data_stream_V_blk_n  |   3|          2|    1|          2|
    |t_V_3_reg_261              |   3|          2|   11|         22|
    |t_V_reg_250                |   3|          2|   11|         22|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  31|         25|   44|        107|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   4|   0|    4|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |   1|   0|    1|          0|
    |brmerge_reg_1027                    |   1|   0|    1|          0|
    |brmerge_reg_1027_pp0_iter1_reg      |   1|   0|    1|          0|
    |exitcond460_i_reg_1004              |   1|   0|    1|          0|
    |i_V_reg_961                         |  11|   0|   11|          0|
    |icmp_reg_975                        |   1|   0|    1|          0|
    |k_buf_0_val_3_addr_reg_1038         |  11|   0|   11|          0|
    |k_buf_0_val_4_addr_reg_1044         |  11|   0|   11|          0|
    |k_buf_0_val_5_addr_reg_1050         |  11|   0|   11|          0|
    |or_cond_i_i_reg_1013                |   1|   0|    1|          0|
    |or_cond_i_i_reg_1013_pp0_iter1_reg  |   1|   0|    1|          0|
    |or_cond_i_reg_1034                  |   1|   0|    1|          0|
    |p_Result_s_reg_1079                 |   1|   0|    1|          0|
    |p_Val2_6_reg_1095                   |   8|   0|    8|          0|
    |right_border_buf_0_14_fu_152        |   8|   0|    8|          0|
    |right_border_buf_0_15_fu_156        |   8|   0|    8|          0|
    |right_border_buf_0_16_fu_160        |   8|   0|    8|          0|
    |right_border_buf_0_17_fu_164        |   8|   0|    8|          0|
    |right_border_buf_0_18_fu_168        |   8|   0|    8|          0|
    |right_border_buf_0_s_fu_148         |   8|   0|    8|          0|
    |row_assign_8_2_t_reg_999            |   2|   0|    2|          0|
    |src_kernel_win_0_va_15_fu_136       |   8|   0|    8|          0|
    |src_kernel_win_0_va_16_fu_140       |   8|   0|    8|          0|
    |src_kernel_win_0_va_17_fu_144       |   8|   0|    8|          0|
    |src_kernel_win_0_va_18_reg_1056     |   8|   0|    8|          0|
    |src_kernel_win_0_va_19_reg_1062     |   8|   0|    8|          0|
    |src_kernel_win_0_va_fu_132          |   8|   0|    8|          0|
    |t_V_3_reg_261                       |  11|   0|   11|          0|
    |t_V_reg_250                         |  11|   0|   11|          0|
    |tmp20_reg_1085                      |   8|   0|    8|          0|
    |tmp_142_1_reg_984                   |   1|   0|    1|          0|
    |tmp_17_reg_980                      |   1|   0|    1|          0|
    |tmp_18_reg_988                      |   1|   0|    1|          0|
    |tmp_34_reg_994                      |   2|   0|    2|          0|
    |tmp_36_reg_1090                     |   3|   0|    3|          0|
    |tmp_40_reg_1022                     |   2|   0|    2|          0|
    |tmp_40_reg_1022_pp0_iter1_reg       |   2|   0|    2|          0|
    |tmp_45_reg_1069                     |   7|   0|    8|          1|
    |tmp_46_reg_1074                     |   8|   0|    8|          0|
    |tmp_98_0_not_reg_970                |   1|   0|    1|          0|
    |tmp_s_reg_966                       |   1|   0|    1|          0|
    |x_reg_1017                          |  12|   0|   12|          0|
    |exitcond460_i_reg_1004              |  64|  32|    1|          0|
    |or_cond_i_reg_1034                  |  64|  32|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 368|  64|  243|          1|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |       Filter2D      | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |       Filter2D      | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |       Filter2D      | return value |
|ap_done                      | out |    1| ap_ctrl_hs |       Filter2D      | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs |       Filter2D      | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |       Filter2D      | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |       Filter2D      | return value |
|p_src_data_stream_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_read     | out |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_dst_data_stream_V_din      | out |    8|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_full_n   |  in |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_write    | out |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
+-----------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond461_i)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	9  / (exitcond460_i)
	6  / (!exitcond460_i)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	3  / true
9 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va = alloca i8"   --->   Operation 10 'alloca' 'src_kernel_win_0_va' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_15 = alloca i8"   --->   Operation 11 'alloca' 'src_kernel_win_0_va_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_16 = alloca i8"   --->   Operation 12 'alloca' 'src_kernel_win_0_va_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_17 = alloca i8"   --->   Operation 13 'alloca' 'src_kernel_win_0_va_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%right_border_buf_0_s = alloca i8"   --->   Operation 14 'alloca' 'right_border_buf_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%right_border_buf_0_14 = alloca i8"   --->   Operation 15 'alloca' 'right_border_buf_0_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%right_border_buf_0_15 = alloca i8"   --->   Operation 16 'alloca' 'right_border_buf_0_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%right_border_buf_0_16 = alloca i8"   --->   Operation 17 'alloca' 'right_border_buf_0_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%right_border_buf_0_17 = alloca i8"   --->   Operation 18 'alloca' 'right_border_buf_0_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%right_border_buf_0_18 = alloca i8"   --->   Operation 19 'alloca' 'right_border_buf_0_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str226, i32 0, i32 0, [1 x i8]* @p_str227, [1 x i8]* @p_str228, [1 x i8]* @p_str229, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str230, [1 x i8]* @p_str231)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str198, i32 0, i32 0, [1 x i8]* @p_str199, [1 x i8]* @p_str200, [1 x i8]* @p_str201, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str202, [1 x i8]* @p_str203)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.77ns)   --->   "%k_buf_0_val_3 = alloca [1920 x i8], align 1" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 22 'alloca' 'k_buf_0_val_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 23 [1/1] (2.77ns)   --->   "%k_buf_0_val_4 = alloca [1920 x i8], align 1" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 23 'alloca' 'k_buf_0_val_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 24 [1/1] (2.77ns)   --->   "%k_buf_0_val_5 = alloca [1920 x i8], align 1" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 24 'alloca' 'k_buf_0_val_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffe) nounwind" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:627->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 25 'specregionbegin' 'rbegin_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%rend_i_i_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i_i) nounwind" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:627->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 26 'specregionend' 'rend_i_i_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.46ns)   --->   "br label %0" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.68>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%t_V = phi i11 [ 0, %arrayctor.loop.i.0 ], [ %i_V, %5 ]"   --->   Operation 28 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.88ns)   --->   "%exitcond461_i = icmp eq i11 %t_V, -966" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 29 'icmp' 'exitcond461_i' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1082, i64 1082, i64 1082)"   --->   Operation 30 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.48ns)   --->   "%i_V = add i11 %t_V, 1" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 31 'add' 'i_V' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %exitcond461_i, label %"filter<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>.exit", label %1" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10) nounwind" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 33 'specloopname' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 34 'specregionbegin' 'tmp' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.88ns)   --->   "%tmp_s = icmp ult i11 %t_V, -968" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:492->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 35 'icmp' 'tmp_s' <Predicate = (!exitcond461_i)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.80ns)   --->   "%tmp_98_0_not = xor i1 %tmp_s, true" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:457->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 36 'xor' 'tmp_98_0_not' <Predicate = (!exitcond461_i)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_33 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %t_V, i32 1, i32 10)" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:466->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 37 'partselect' 'tmp_33' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.94ns)   --->   "%icmp = icmp ne i10 %tmp_33, 0" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:466->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 38 'icmp' 'icmp' <Predicate = (!exitcond461_i)> <Delay = 1.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.88ns)   --->   "%tmp_17 = icmp eq i11 %t_V, 1" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 39 'icmp' 'tmp_17' <Predicate = (!exitcond461_i)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.88ns)   --->   "%tmp_142_1 = icmp eq i11 %t_V, 0" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 40 'icmp' 'tmp_142_1' <Predicate = (!exitcond461_i)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.88ns)   --->   "%tmp_18 = icmp ugt i11 %t_V, -968" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:502->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 41 'icmp' 'tmp_18' <Predicate = (!exitcond461_i)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_34 = trunc i11 %t_V to i2" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 42 'trunc' 'tmp_34' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.63ns)   --->   "%row_assign_8_2_t = sub i2 -2, %tmp_34" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:493->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 43 'sub' 'row_assign_8_2_t' <Predicate = (!exitcond461_i)> <Delay = 0.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.46ns)   --->   "br label %2" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 44 'br' <Predicate = (!exitcond461_i)> <Delay = 0.46>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "ret void" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1306]   --->   Operation 45 'ret' <Predicate = (exitcond461_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.28>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%t_V_3 = phi i11 [ 0, %1 ], [ %j_V, %._crit_edge485.i ]"   --->   Operation 46 'phi' 't_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%t_V_4_cast = zext i11 %t_V_3 to i12" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 47 'zext' 't_V_4_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.88ns)   --->   "%exitcond460_i = icmp eq i11 %t_V_3, -126" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 48 'icmp' 'exitcond460_i' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (1.48ns)   --->   "%j_V = add i11 %t_V_3, 1" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 49 'add' 'j_V' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_35 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %t_V_3, i32 1, i32 10)" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 50 'partselect' 'tmp_35' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.94ns)   --->   "%icmp2 = icmp ne i10 %tmp_35, 0" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 51 'icmp' 'icmp2' <Predicate = (!exitcond460_i)> <Delay = 1.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (1.48ns)   --->   "%ImagLoc_x = add i12 -1, %t_V_4_cast" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:451->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 52 'add' 'ImagLoc_x' <Predicate = (!exitcond460_i)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 53 'bitselect' 'tmp_37' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_cond_i_i)   --->   "%rev = xor i1 %tmp_37, true" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 54 'xor' 'rev' <Predicate = (!exitcond460_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (1.82ns)   --->   "%tmp_22 = icmp slt i12 %ImagLoc_x, 1920" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 55 'icmp' 'tmp_22' <Predicate = (!exitcond460_i)> <Delay = 1.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_cond_i_i = and i1 %tmp_22, %rev" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 56 'and' 'or_cond_i_i' <Predicate = (!exitcond460_i)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 57 'bitselect' 'tmp_38' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.48ns)   --->   "%p_assign_1 = sub i12 1, %t_V_4_cast" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:142->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 58 'sub' 'p_assign_1' <Predicate = (!exitcond460_i)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.59ns)   --->   "%p_p2_i_i = select i1 %tmp_38, i12 %p_assign_1, i12 %ImagLoc_x" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 59 'select' 'p_p2_i_i' <Predicate = (!exitcond460_i)> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (1.82ns)   --->   "%tmp_24 = icmp slt i12 %p_p2_i_i, 1920" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 60 'icmp' 'tmp_24' <Predicate = (!exitcond460_i)> <Delay = 1.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (1.54ns)   --->   "%p_assign_2 = sub i12 -258, %p_p2_i_i" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 61 'sub' 'p_assign_2' <Predicate = (!exitcond460_i)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%p_assign_5 = select i1 %or_cond_i_i, i12 %ImagLoc_x, i12 %p_assign_2" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 62 'select' 'p_assign_5' <Predicate = (!exitcond460_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%tmp_22_not = xor i1 %tmp_22, true" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 63 'xor' 'tmp_22_not' <Predicate = (!exitcond460_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%sel_tmp7 = or i1 %tmp_37, %tmp_22_not" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 64 'or' 'sel_tmp7' <Predicate = (!exitcond460_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.80ns) (out node of the LUT)   --->   "%sel_tmp8 = and i1 %tmp_24, %sel_tmp7" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 65 'and' 'sel_tmp8' <Predicate = (!exitcond460_i)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.59ns) (out node of the LUT)   --->   "%x = select i1 %sel_tmp8, i12 %p_p2_i_i, i12 %p_assign_5" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 66 'select' 'x' <Predicate = (!exitcond460_i)> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_40 = trunc i12 %x to i2" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:493->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 67 'trunc' 'tmp_40' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.80ns)   --->   "%brmerge = or i1 %tmp_22, %tmp_98_0_not" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:457->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 68 'or' 'brmerge' <Predicate = (!exitcond460_i)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %or_cond_i_i, label %3, label %._crit_edge478.i_ifconv" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:465->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 69 'br' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %icmp, label %4, label %borderInterpolate.exit495.i.0" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:466->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 70 'br' <Predicate = (!exitcond460_i & or_cond_i_i)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %tmp_17, label %"operator().exit538.i.0", label %._crit_edge480.i.0" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 71 'br' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %tmp_142_1, label %"operator().exit538.i.1", label %._crit_edge480.i.1" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 72 'br' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %tmp_17, label %"operator().exit538.i.2", label %._crit_edge480.i.2" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 73 'br' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "br label %._crit_edge478.i_ifconv"   --->   Operation 74 'br' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader462.i.preheader.0, label %._crit_edge478.i_ifconv" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:475->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 75 'br' <Predicate = (!exitcond460_i & or_cond_i_i & icmp)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.80ns)   --->   "%or_cond_i = and i1 %icmp, %icmp2" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 76 'and' 'or_cond_i' <Predicate = (!exitcond460_i)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %or_cond_i, label %.preheader.0, label %._crit_edge485.i" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 77 'br' <Predicate = (!exitcond460_i)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.77>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %exitcond460_i, label %5, label %.critedge.i_ifconv" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%col_assign_cast8 = sext i12 %x to i32" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:634->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:472->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 79 'sext' 'col_assign_cast8' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_25 = zext i32 %col_assign_cast8 to i64" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 80 'zext' 'tmp_25' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%k_buf_0_val_3_addr = getelementptr [1920 x i8]* %k_buf_0_val_3, i64 0, i64 %tmp_25" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 81 'getelementptr' 'k_buf_0_val_3_addr' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_4 : Operation 82 [2/2] (2.77ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 82 'load' 'k_buf_0_val_3_load' <Predicate = (!exitcond460_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%k_buf_0_val_4_addr = getelementptr [1920 x i8]* %k_buf_0_val_4, i64 0, i64 %tmp_25" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 83 'getelementptr' 'k_buf_0_val_4_addr' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_4 : Operation 84 [2/2] (2.77ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 84 'load' 'k_buf_0_val_4_load' <Predicate = (!exitcond460_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%k_buf_0_val_5_addr = getelementptr [1920 x i8]* %k_buf_0_val_5, i64 0, i64 %tmp_25" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 85 'getelementptr' 'k_buf_0_val_5_addr' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_4 : Operation 86 [2/2] (2.77ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 86 'load' 'k_buf_0_val_5_load' <Predicate = (!exitcond460_i & brmerge)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>

State 5 <SV = 4> <Delay = 5.68>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%right_border_buf_0_19 = load i8* %right_border_buf_0_18"   --->   Operation 87 'load' 'right_border_buf_0_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1922, i64 1922, i64 1922)"   --->   Operation 88 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%right_border_buf_0_20 = load i8* %right_border_buf_0_s" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 89 'load' 'right_border_buf_0_20' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%right_border_buf_0_21 = load i8* %right_border_buf_0_14" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 90 'load' 'right_border_buf_0_21' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%right_border_buf_0_22 = load i8* %right_border_buf_0_15" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 91 'load' 'right_border_buf_0_22' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%right_border_buf_0_23 = load i8* %right_border_buf_0_16" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 92 'load' 'right_border_buf_0_23' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%right_border_buf_0_24 = load i8* %right_border_buf_0_17" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 93 'load' 'right_border_buf_0_24' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.80ns)   --->   "%col_assign_1 = xor i2 %tmp_40, -1" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:493->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 94 'xor' 'col_assign_1' <Predicate = (!exitcond460_i)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/2] (2.77ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 95 'load' 'k_buf_0_val_3_load' <Predicate = (!exitcond460_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 96 [1/1] (1.35ns)   --->   "%tmp_26 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_20, i8 %right_border_buf_0_21, i8 undef, i2 %col_assign_1)" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 96 'mux' 'tmp_26' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.44ns)   --->   "%col_buf_0_val_0_0 = select i1 %brmerge, i8 %k_buf_0_val_3_load, i8 %tmp_26" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 97 'select' 'col_buf_0_val_0_0' <Predicate = (!exitcond460_i)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 98 [1/2] (2.77ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 98 'load' 'k_buf_0_val_4_load' <Predicate = (!exitcond460_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 99 [1/1] (1.35ns)   --->   "%tmp_27 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_23, i8 %right_border_buf_0_24, i8 undef, i2 %col_assign_1)" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 99 'mux' 'tmp_27' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.44ns)   --->   "%col_buf_0_val_1_0 = select i1 %brmerge, i8 %k_buf_0_val_4_load, i8 %tmp_27" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 100 'select' 'col_buf_0_val_1_0' <Predicate = (!exitcond460_i)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 101 [1/2] (2.77ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 101 'load' 'k_buf_0_val_5_load' <Predicate = (!exitcond460_i & brmerge)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 102 [1/1] (1.35ns)   --->   "%tmp_28 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_19, i8 %right_border_buf_0_22, i8 undef, i2 %col_assign_1)" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 102 'mux' 'tmp_28' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.44ns)   --->   "%col_buf_0_val_2_0 = select i1 %brmerge, i8 %k_buf_0_val_5_load, i8 %tmp_28" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 103 'select' 'col_buf_0_val_2_0' <Predicate = (!exitcond460_i)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (2.91ns)   --->   "%tmp_49 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:468->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 104 'read' 'tmp_49' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp)> <Delay = 2.91> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 105 [1/1] (2.77ns)   --->   "store i8 %tmp_49, i8* %k_buf_0_val_5_addr, align 1" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:472->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 105 'store' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp & tmp_17)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "br label %._crit_edge480.i.0" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:473->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 106 'br' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp & tmp_17)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (2.77ns)   --->   "store i8 %tmp_49, i8* %k_buf_0_val_4_addr, align 1" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:472->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 107 'store' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp & tmp_142_1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "br label %._crit_edge480.i.1" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:473->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 108 'br' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp & tmp_142_1)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (2.77ns)   --->   "store i8 %tmp_49, i8* %k_buf_0_val_3_addr, align 1" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:472->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 109 'store' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp & tmp_17)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "br label %._crit_edge480.i.2" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:473->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 110 'br' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp & tmp_17)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%right_border_buf_0_25 = load i8* %right_border_buf_0_s" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 111 'load' 'right_border_buf_0_25' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%right_border_buf_0_26 = load i8* %right_border_buf_0_16" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 112 'load' 'right_border_buf_0_26' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (2.77ns)   --->   "store i8 %k_buf_0_val_4_load, i8* %k_buf_0_val_5_addr, align 1" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:489->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 113 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 114 [1/1] (2.77ns)   --->   "store i8 %k_buf_0_val_3_load, i8* %k_buf_0_val_4_addr, align 1" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:489->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 114 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 115 [1/1] (2.91ns)   --->   "%tmp_42 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:493->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 115 'read' 'tmp_42' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 2.91> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 116 [1/1] (2.77ns)   --->   "store i8 %tmp_42, i8* %k_buf_0_val_3_addr, align 1" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:493->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 116 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_18" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 117 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_26, i8* %right_border_buf_0_17" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 118 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_16" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 119 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_19, i8* %right_border_buf_0_15" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 120 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_25, i8* %right_border_buf_0_14" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 121 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_0_0, i8* %right_border_buf_0_s" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 122 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "br label %._crit_edge478.i_ifconv" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:495->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 123 'br' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (1.35ns)   --->   "%tmp_29 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %tmp_34)" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 124 'mux' 'tmp_29' <Predicate = (!exitcond460_i & tmp_18)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.44ns)   --->   "%src_kernel_win_0_va_18 = select i1 %tmp_18, i8 %tmp_29, i8 %col_buf_0_val_0_0" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 125 'select' 'src_kernel_win_0_va_18' <Predicate = (!exitcond460_i)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (1.35ns)   --->   "%tmp_30 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_8_2_t)" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 126 'mux' 'tmp_30' <Predicate = (!exitcond460_i & tmp_18)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.44ns)   --->   "%src_kernel_win_0_va_19 = select i1 %tmp_18, i8 %tmp_30, i8 %col_buf_0_val_2_0" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 127 'select' 'src_kernel_win_0_va_19' <Predicate = (!exitcond460_i)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.71>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str11) nounwind" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 128 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str11)" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 129 'specregionbegin' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:448->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 130 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str32) nounwind" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 131 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_20 = load i8* %src_kernel_win_0_va" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 132 'load' 'src_kernel_win_0_va_20' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_21 = load i8* %src_kernel_win_0_va_15" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 133 'load' 'src_kernel_win_0_va_21' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_22 = load i8* %src_kernel_win_0_va_16"   --->   Operation 134 'load' 'src_kernel_win_0_va_22' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_23 = load i8* %src_kernel_win_0_va_17"   --->   Operation 135 'load' 'src_kernel_win_0_va_23' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_184_0_cast_cast = zext i8 %src_kernel_win_0_va_23 to i9" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 136 'zext' 'tmp_184_0_cast_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%r_V_10_0_1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %src_kernel_win_0_va_22, i1 false)" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 137 'bitconcatenate' 'r_V_10_0_1' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_184_0_cast = zext i9 %r_V_10_0_1 to i10" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 138 'zext' 'tmp_184_0_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_184_0_2_cast_cas = zext i8 %src_kernel_win_0_va_19 to i9" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 139 'zext' 'tmp_184_0_2_cast_cas' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (1.30ns)   --->   "%tmp_31 = add i8 %src_kernel_win_0_va_23, %src_kernel_win_0_va_19" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 140 'add' 'tmp_31' <Predicate = (or_cond_i)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (1.30ns)   --->   "%tmp16 = add i9 %tmp_184_0_2_cast_cas, %tmp_184_0_cast_cast" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 141 'add' 'tmp16' <Predicate = (or_cond_i)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%tmp16_cast = zext i9 %tmp16 to i10" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 142 'zext' 'tmp16_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_43 = shl i8 %src_kernel_win_0_va_22, 1"   --->   Operation 143 'shl' 'tmp_43' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (1.36ns)   --->   "%sum_V_1_2 = add i10 %tmp_184_0_cast, %tmp16_cast" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 144 'add' 'sum_V_1_2' <Predicate = (or_cond_i)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%sum_V_1_2_cast = zext i10 %sum_V_1_2 to i11" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 145 'zext' 'sum_V_1_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%r_V_2_cast = zext i8 %src_kernel_win_0_va_21 to i9" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 146 'zext' 'r_V_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (1.30ns)   --->   "%r_V_10_2 = sub i9 0, %r_V_2_cast" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 147 'sub' 'r_V_10_2' <Predicate = (or_cond_i)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_184_2_cast_cast = sext i9 %r_V_10_2 to i10" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 148 'sext' 'tmp_184_2_cast_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_44 = trunc i9 %r_V_10_2 to i8" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 149 'trunc' 'tmp_44' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_32 = add i8 %tmp_31, %tmp_43" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 150 'add' 'tmp_32' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%p_shl = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %src_kernel_win_0_va_20, i1 false)" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 151 'bitconcatenate' 'p_shl' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i9 %p_shl to i10" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 152 'zext' 'p_shl_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (1.36ns)   --->   "%r_V_10_2_1 = sub i10 0, %p_shl_cast" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 153 'sub' 'r_V_10_2_1' <Predicate = (or_cond_i)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_184_2_1_cast = sext i10 %r_V_10_2_1 to i11" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 154 'sext' 'tmp_184_2_1_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_45 = trunc i10 %r_V_10_2_1 to i8" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 155 'trunc' 'tmp_45' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%r_V_2_2_cast = zext i8 %src_kernel_win_0_va_18 to i9" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 156 'zext' 'r_V_2_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (1.30ns)   --->   "%r_V_10_2_2 = sub i9 0, %r_V_2_2_cast" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 157 'sub' 'r_V_10_2_2' <Predicate = (or_cond_i)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_184_2_2_cast_cas = sext i9 %r_V_10_2_2 to i10" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 158 'sext' 'tmp_184_2_2_cast_cas' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_46 = trunc i9 %r_V_10_2_2 to i8" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 159 'trunc' 'tmp_46' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp18 = add i11 %sum_V_1_2_cast, %tmp_184_2_1_cast" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 160 'add' 'tmp18' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 161 [1/1] (1.36ns)   --->   "%tmp19 = add i10 %tmp_184_2_cast_cast, %tmp_184_2_2_cast_cas" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 161 'add' 'tmp19' <Predicate = (or_cond_i)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%tmp19_cast = sext i10 %tmp19 to i11" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 162 'sext' 'tmp19_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%p_Val2_s = add i11 %tmp18, %tmp19_cast" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 163 'add' 'p_Val2_s' <Predicate = (or_cond_i)> <Delay = 3.04> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_Val2_s, i32 10)" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 164 'bitselect' 'p_Result_s' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%tmp20 = add i8 %tmp_32, %tmp_44" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 165 'add' 'tmp20' <Predicate = (or_cond_i)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_36 = call i3 @_ssdm_op_PartSelect.i3.i11.i32.i32(i11 %p_Val2_s, i32 8, i32 10)" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 166 'partselect' 'tmp_36' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_24 = load i8* %src_kernel_win_0_va" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 167 'load' 'src_kernel_win_0_va_24' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_25 = load i8* %src_kernel_win_0_va_16" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 168 'load' 'src_kernel_win_0_va_25' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str11, i32 %tmp_19)" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:518->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 169 'specregionend' 'empty' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_25, i8* %src_kernel_win_0_va_17" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 170 'store' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_19, i8* %src_kernel_win_0_va_16" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 171 'store' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_24, i8* %src_kernel_win_0_va_15" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 172 'store' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_18, i8* %src_kernel_win_0_va" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 173 'store' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "br label %2" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 174 'br' <Predicate = (!exitcond460_i)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.77>
ST_7 : Operation 175 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp21 = add i8 %tmp_46, %tmp_45" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 175 'add' 'tmp21' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 176 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_4 = add i8 %tmp20, %tmp21" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 176 'add' 'p_Val2_4' <Predicate = (or_cond_i)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 177 [1/1] (0.80ns)   --->   "%tmp_i_i = xor i1 %p_Result_s, true" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 177 'xor' 'tmp_i_i' <Predicate = (or_cond_i)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 178 [1/1] (0.98ns)   --->   "%not_i_i = icmp ne i3 %tmp_36, 0" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 178 'icmp' 'not_i_i' <Predicate = (or_cond_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_6)   --->   "%overflow = and i1 %not_i_i, %tmp_i_i" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 179 'and' 'overflow' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_6)   --->   "%p_mux_i_i_cast = select i1 %tmp_i_i, i8 -1, i8 0" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 180 'select' 'p_mux_i_i_cast' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_6)   --->   "%tmp_8_i_i = or i1 %p_Result_s, %overflow" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 181 'or' 'tmp_8_i_i' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 182 [1/1] (0.81ns) (out node of the LUT)   --->   "%p_Val2_6 = select i1 %tmp_8_i_i, i8 %p_mux_i_i_cast, i8 %p_Val2_4" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 182 'select' 'p_Val2_6' <Predicate = (or_cond_i)> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.91>
ST_8 : Operation 183 [1/1] (2.91ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %p_Val2_6)" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:515->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 183 'write' <Predicate = (or_cond_i)> <Delay = 2.91> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "br label %._crit_edge485.i" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:516->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 184 'br' <Predicate = (or_cond_i)> <Delay = 0.00>

State 9 <SV = 5> <Delay = 0.00>
ST_9 : Operation 185 [1/1] (0.00ns)   --->   "%empty_85 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp)" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:519->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 185 'specregionend' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "br label %0" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 186 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
src_kernel_win_0_va    (alloca           ) [ 0011111111]
src_kernel_win_0_va_15 (alloca           ) [ 0011111111]
src_kernel_win_0_va_16 (alloca           ) [ 0011111111]
src_kernel_win_0_va_17 (alloca           ) [ 0011111111]
right_border_buf_0_s   (alloca           ) [ 0011111111]
right_border_buf_0_14  (alloca           ) [ 0011111111]
right_border_buf_0_15  (alloca           ) [ 0011111111]
right_border_buf_0_16  (alloca           ) [ 0011111111]
right_border_buf_0_17  (alloca           ) [ 0011111111]
right_border_buf_0_18  (alloca           ) [ 0011111111]
StgValue_20            (specinterface    ) [ 0000000000]
StgValue_21            (specinterface    ) [ 0000000000]
k_buf_0_val_3          (alloca           ) [ 0011111111]
k_buf_0_val_4          (alloca           ) [ 0011111111]
k_buf_0_val_5          (alloca           ) [ 0011111111]
rbegin_i_i             (specregionbegin  ) [ 0000000000]
rend_i_i_0             (specregionend    ) [ 0000000000]
StgValue_27            (br               ) [ 0111111111]
t_V                    (phi              ) [ 0010000000]
exitcond461_i          (icmp             ) [ 0011111111]
StgValue_30            (speclooptripcount) [ 0000000000]
i_V                    (add              ) [ 0111111111]
StgValue_32            (br               ) [ 0000000000]
StgValue_33            (specloopname     ) [ 0000000000]
tmp                    (specregionbegin  ) [ 0001111111]
tmp_s                  (icmp             ) [ 0001111110]
tmp_98_0_not           (xor              ) [ 0001111110]
tmp_33                 (partselect       ) [ 0000000000]
icmp                   (icmp             ) [ 0001111110]
tmp_17                 (icmp             ) [ 0001111110]
tmp_142_1              (icmp             ) [ 0001111110]
tmp_18                 (icmp             ) [ 0001111110]
tmp_34                 (trunc            ) [ 0001111110]
row_assign_8_2_t       (sub              ) [ 0001111110]
StgValue_44            (br               ) [ 0011111111]
StgValue_45            (ret              ) [ 0000000000]
t_V_3                  (phi              ) [ 0001000110]
t_V_4_cast             (zext             ) [ 0000000000]
exitcond460_i          (icmp             ) [ 0011111111]
j_V                    (add              ) [ 0011111111]
tmp_35                 (partselect       ) [ 0000000000]
icmp2                  (icmp             ) [ 0000000000]
ImagLoc_x              (add              ) [ 0000000000]
tmp_37                 (bitselect        ) [ 0000000000]
rev                    (xor              ) [ 0000000000]
tmp_22                 (icmp             ) [ 0000000000]
or_cond_i_i            (and              ) [ 0011111111]
tmp_38                 (bitselect        ) [ 0000000000]
p_assign_1             (sub              ) [ 0000000000]
p_p2_i_i               (select           ) [ 0000000000]
tmp_24                 (icmp             ) [ 0000000000]
p_assign_2             (sub              ) [ 0000000000]
p_assign_5             (select           ) [ 0000000000]
tmp_22_not             (xor              ) [ 0000000000]
sel_tmp7               (or               ) [ 0000000000]
sel_tmp8               (and              ) [ 0000000000]
x                      (select           ) [ 0001100000]
tmp_40                 (trunc            ) [ 0001110000]
brmerge                (or               ) [ 0001110000]
StgValue_69            (br               ) [ 0000000000]
StgValue_70            (br               ) [ 0000000000]
StgValue_71            (br               ) [ 0000000000]
StgValue_72            (br               ) [ 0000000000]
StgValue_73            (br               ) [ 0000000000]
StgValue_74            (br               ) [ 0000000000]
StgValue_75            (br               ) [ 0000000000]
or_cond_i              (and              ) [ 0001111110]
StgValue_77            (br               ) [ 0000000000]
StgValue_78            (br               ) [ 0000000000]
col_assign_cast8       (sext             ) [ 0000000000]
tmp_25                 (zext             ) [ 0000000000]
k_buf_0_val_3_addr     (getelementptr    ) [ 0001010000]
k_buf_0_val_4_addr     (getelementptr    ) [ 0001010000]
k_buf_0_val_5_addr     (getelementptr    ) [ 0001010000]
right_border_buf_0_19  (load             ) [ 0000000000]
StgValue_88            (speclooptripcount) [ 0000000000]
right_border_buf_0_20  (load             ) [ 0000000000]
right_border_buf_0_21  (load             ) [ 0000000000]
right_border_buf_0_22  (load             ) [ 0000000000]
right_border_buf_0_23  (load             ) [ 0000000000]
right_border_buf_0_24  (load             ) [ 0000000000]
col_assign_1           (xor              ) [ 0000000000]
k_buf_0_val_3_load     (load             ) [ 0000000000]
tmp_26                 (mux              ) [ 0000000000]
col_buf_0_val_0_0      (select           ) [ 0000000000]
k_buf_0_val_4_load     (load             ) [ 0000000000]
tmp_27                 (mux              ) [ 0000000000]
col_buf_0_val_1_0      (select           ) [ 0000000000]
k_buf_0_val_5_load     (load             ) [ 0000000000]
tmp_28                 (mux              ) [ 0000000000]
col_buf_0_val_2_0      (select           ) [ 0000000000]
tmp_49                 (read             ) [ 0000000000]
StgValue_105           (store            ) [ 0000000000]
StgValue_106           (br               ) [ 0000000000]
StgValue_107           (store            ) [ 0000000000]
StgValue_108           (br               ) [ 0000000000]
StgValue_109           (store            ) [ 0000000000]
StgValue_110           (br               ) [ 0000000000]
right_border_buf_0_25  (load             ) [ 0000000000]
right_border_buf_0_26  (load             ) [ 0000000000]
StgValue_113           (store            ) [ 0000000000]
StgValue_114           (store            ) [ 0000000000]
tmp_42                 (read             ) [ 0000000000]
StgValue_116           (store            ) [ 0000000000]
StgValue_117           (store            ) [ 0000000000]
StgValue_118           (store            ) [ 0000000000]
StgValue_119           (store            ) [ 0000000000]
StgValue_120           (store            ) [ 0000000000]
StgValue_121           (store            ) [ 0000000000]
StgValue_122           (store            ) [ 0000000000]
StgValue_123           (br               ) [ 0000000000]
tmp_29                 (mux              ) [ 0000000000]
src_kernel_win_0_va_18 (select           ) [ 0001001000]
tmp_30                 (mux              ) [ 0000000000]
src_kernel_win_0_va_19 (select           ) [ 0001001000]
StgValue_128           (specloopname     ) [ 0000000000]
tmp_19                 (specregionbegin  ) [ 0000000000]
StgValue_130           (specpipeline     ) [ 0000000000]
StgValue_131           (specloopname     ) [ 0000000000]
src_kernel_win_0_va_20 (load             ) [ 0000000000]
src_kernel_win_0_va_21 (load             ) [ 0000000000]
src_kernel_win_0_va_22 (load             ) [ 0000000000]
src_kernel_win_0_va_23 (load             ) [ 0000000000]
tmp_184_0_cast_cast    (zext             ) [ 0000000000]
r_V_10_0_1             (bitconcatenate   ) [ 0000000000]
tmp_184_0_cast         (zext             ) [ 0000000000]
tmp_184_0_2_cast_cas   (zext             ) [ 0000000000]
tmp_31                 (add              ) [ 0000000000]
tmp16                  (add              ) [ 0000000000]
tmp16_cast             (zext             ) [ 0000000000]
tmp_43                 (shl              ) [ 0000000000]
sum_V_1_2              (add              ) [ 0000000000]
sum_V_1_2_cast         (zext             ) [ 0000000000]
r_V_2_cast             (zext             ) [ 0000000000]
r_V_10_2               (sub              ) [ 0000000000]
tmp_184_2_cast_cast    (sext             ) [ 0000000000]
tmp_44                 (trunc            ) [ 0000000000]
tmp_32                 (add              ) [ 0000000000]
p_shl                  (bitconcatenate   ) [ 0000000000]
p_shl_cast             (zext             ) [ 0000000000]
r_V_10_2_1             (sub              ) [ 0000000000]
tmp_184_2_1_cast       (sext             ) [ 0000000000]
tmp_45                 (trunc            ) [ 0001000100]
r_V_2_2_cast           (zext             ) [ 0000000000]
r_V_10_2_2             (sub              ) [ 0000000000]
tmp_184_2_2_cast_cas   (sext             ) [ 0000000000]
tmp_46                 (trunc            ) [ 0001000100]
tmp18                  (add              ) [ 0000000000]
tmp19                  (add              ) [ 0000000000]
tmp19_cast             (sext             ) [ 0000000000]
p_Val2_s               (add              ) [ 0000000000]
p_Result_s             (bitselect        ) [ 0001000100]
tmp20                  (add              ) [ 0001000100]
tmp_36                 (partselect       ) [ 0001000100]
src_kernel_win_0_va_24 (load             ) [ 0000000000]
src_kernel_win_0_va_25 (load             ) [ 0000000000]
empty                  (specregionend    ) [ 0000000000]
StgValue_170           (store            ) [ 0000000000]
StgValue_171           (store            ) [ 0000000000]
StgValue_172           (store            ) [ 0000000000]
StgValue_173           (store            ) [ 0000000000]
StgValue_174           (br               ) [ 0011111111]
tmp21                  (add              ) [ 0000000000]
p_Val2_4               (add              ) [ 0000000000]
tmp_i_i                (xor              ) [ 0000000000]
not_i_i                (icmp             ) [ 0000000000]
overflow               (and              ) [ 0000000000]
p_mux_i_i_cast         (select           ) [ 0000000000]
tmp_8_i_i              (or               ) [ 0000000000]
p_Val2_6               (select           ) [ 0001000010]
StgValue_183           (write            ) [ 0000000000]
StgValue_184           (br               ) [ 0000000000]
empty_85               (specregionend    ) [ 0000000000]
StgValue_186           (br               ) [ 0111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_data_stream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_dst_data_stream_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str226"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str227"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str228"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str229"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str230"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str231"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str198"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str199"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str200"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str201"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str202"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str203"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffe"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="132" class="1004" name="src_kernel_win_0_va_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="src_kernel_win_0_va_15_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_15/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="src_kernel_win_0_va_16_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_16/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="src_kernel_win_0_va_17_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_17/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="right_border_buf_0_s_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_s/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="right_border_buf_0_14_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_14/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="right_border_buf_0_15_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_15/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="right_border_buf_0_16_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_16/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="right_border_buf_0_17_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_17/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="right_border_buf_0_18_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_18/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="k_buf_0_val_3_alloca_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_3/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="k_buf_0_val_4_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_4/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="k_buf_0_val_5_alloca_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_5/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="8" slack="0"/>
<pin id="187" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_49/5 tmp_42/5 "/>
</bind>
</comp>

<comp id="190" class="1004" name="StgValue_183_write_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="0" slack="0"/>
<pin id="192" dir="0" index="1" bw="8" slack="0"/>
<pin id="193" dir="0" index="2" bw="8" slack="1"/>
<pin id="194" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_183/8 "/>
</bind>
</comp>

<comp id="197" class="1004" name="k_buf_0_val_3_addr_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="32" slack="0"/>
<pin id="201" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_3_addr/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="11" slack="0"/>
<pin id="205" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="0" slack="1"/>
<pin id="243" dir="0" index="4" bw="11" slack="0"/>
<pin id="244" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="245" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="8" slack="0"/>
<pin id="246" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_3_load/4 StgValue_109/5 StgValue_116/5 "/>
</bind>
</comp>

<comp id="209" class="1004" name="k_buf_0_val_4_addr_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="32" slack="0"/>
<pin id="213" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_4_addr/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_access_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="11" slack="0"/>
<pin id="217" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="0" slack="1"/>
<pin id="238" dir="0" index="4" bw="11" slack="0"/>
<pin id="239" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="240" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="3" bw="8" slack="0"/>
<pin id="241" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_4_load/4 StgValue_107/5 StgValue_114/5 "/>
</bind>
</comp>

<comp id="221" class="1004" name="k_buf_0_val_5_addr_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="32" slack="0"/>
<pin id="225" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_5_addr/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_access_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="11" slack="0"/>
<pin id="229" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="0" slack="1"/>
<pin id="233" dir="0" index="4" bw="11" slack="0"/>
<pin id="234" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="235" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="3" bw="8" slack="0"/>
<pin id="236" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_5_load/4 StgValue_105/5 StgValue_113/5 "/>
</bind>
</comp>

<comp id="250" class="1005" name="t_V_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="11" slack="1"/>
<pin id="252" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="t_V_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="11" slack="0"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="261" class="1005" name="t_V_3_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="11" slack="1"/>
<pin id="263" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="t_V_3 (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="t_V_3_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="11" slack="0"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_3/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="exitcond461_i_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="11" slack="0"/>
<pin id="274" dir="0" index="1" bw="11" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond461_i/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="i_V_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="11" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_s_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="11" slack="0"/>
<pin id="286" dir="0" index="1" bw="11" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_98_0_not_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_98_0_not/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_33_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="10" slack="0"/>
<pin id="298" dir="0" index="1" bw="11" slack="0"/>
<pin id="299" dir="0" index="2" bw="1" slack="0"/>
<pin id="300" dir="0" index="3" bw="5" slack="0"/>
<pin id="301" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="icmp_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="10" slack="0"/>
<pin id="308" dir="0" index="1" bw="10" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_17_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="11" slack="0"/>
<pin id="314" dir="0" index="1" bw="11" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_142_1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="11" slack="0"/>
<pin id="320" dir="0" index="1" bw="11" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_142_1/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_18_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="11" slack="0"/>
<pin id="326" dir="0" index="1" bw="11" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_18/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_34_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="11" slack="0"/>
<pin id="332" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_34/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="row_assign_8_2_t_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="2" slack="0"/>
<pin id="336" dir="0" index="1" bw="2" slack="0"/>
<pin id="337" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="row_assign_8_2_t/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="t_V_4_cast_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="11" slack="0"/>
<pin id="342" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_V_4_cast/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="exitcond460_i_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="11" slack="0"/>
<pin id="346" dir="0" index="1" bw="11" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond460_i/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="j_V_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="11" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_35_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="10" slack="0"/>
<pin id="358" dir="0" index="1" bw="11" slack="0"/>
<pin id="359" dir="0" index="2" bw="1" slack="0"/>
<pin id="360" dir="0" index="3" bw="5" slack="0"/>
<pin id="361" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_35/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="icmp2_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="10" slack="0"/>
<pin id="368" dir="0" index="1" bw="10" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp2/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="ImagLoc_x_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="11" slack="0"/>
<pin id="375" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ImagLoc_x/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_37_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="12" slack="0"/>
<pin id="381" dir="0" index="2" bw="5" slack="0"/>
<pin id="382" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_37/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="rev_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_22_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="12" slack="0"/>
<pin id="394" dir="0" index="1" bw="12" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_22/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="or_cond_i_i_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i_i/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_38_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="12" slack="0"/>
<pin id="407" dir="0" index="2" bw="5" slack="0"/>
<pin id="408" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_38/3 "/>
</bind>
</comp>

<comp id="412" class="1004" name="p_assign_1_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="11" slack="0"/>
<pin id="415" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_1/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="p_p2_i_i_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="12" slack="0"/>
<pin id="421" dir="0" index="2" bw="12" slack="0"/>
<pin id="422" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i_i/3 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_24_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="12" slack="0"/>
<pin id="428" dir="0" index="1" bw="12" slack="0"/>
<pin id="429" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_24/3 "/>
</bind>
</comp>

<comp id="432" class="1004" name="p_assign_2_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="10" slack="0"/>
<pin id="434" dir="0" index="1" bw="12" slack="0"/>
<pin id="435" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_2/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="p_assign_5_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="12" slack="0"/>
<pin id="441" dir="0" index="2" bw="12" slack="0"/>
<pin id="442" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_5/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_22_not_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_22_not/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="sel_tmp7_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp7/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="sel_tmp8_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp8/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="x_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="12" slack="0"/>
<pin id="467" dir="0" index="2" bw="12" slack="0"/>
<pin id="468" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_40_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="12" slack="0"/>
<pin id="474" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_40/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="brmerge_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="1"/>
<pin id="479" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/3 "/>
</bind>
</comp>

<comp id="481" class="1004" name="or_cond_i_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="1"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="col_assign_cast8_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="12" slack="1"/>
<pin id="488" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="col_assign_cast8/4 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_25_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="12" slack="0"/>
<pin id="491" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="right_border_buf_0_19_load_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="8" slack="4"/>
<pin id="498" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_19/5 "/>
</bind>
</comp>

<comp id="499" class="1004" name="right_border_buf_0_20_load_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="8" slack="4"/>
<pin id="501" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_20/5 "/>
</bind>
</comp>

<comp id="502" class="1004" name="right_border_buf_0_21_load_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="8" slack="4"/>
<pin id="504" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_21/5 "/>
</bind>
</comp>

<comp id="505" class="1004" name="right_border_buf_0_22_load_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="8" slack="4"/>
<pin id="507" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_22/5 "/>
</bind>
</comp>

<comp id="508" class="1004" name="right_border_buf_0_23_load_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="8" slack="4"/>
<pin id="510" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_23/5 "/>
</bind>
</comp>

<comp id="511" class="1004" name="right_border_buf_0_24_load_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="8" slack="4"/>
<pin id="513" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_24/5 "/>
</bind>
</comp>

<comp id="514" class="1004" name="col_assign_1_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="2" slack="2"/>
<pin id="516" dir="0" index="1" bw="2" slack="0"/>
<pin id="517" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="col_assign_1/5 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_26_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="8" slack="0"/>
<pin id="521" dir="0" index="1" bw="8" slack="0"/>
<pin id="522" dir="0" index="2" bw="8" slack="0"/>
<pin id="523" dir="0" index="3" bw="1" slack="0"/>
<pin id="524" dir="0" index="4" bw="2" slack="0"/>
<pin id="525" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_26/5 "/>
</bind>
</comp>

<comp id="531" class="1004" name="col_buf_0_val_0_0_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="2"/>
<pin id="533" dir="0" index="1" bw="8" slack="0"/>
<pin id="534" dir="0" index="2" bw="8" slack="0"/>
<pin id="535" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_0_0/5 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_27_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="8" slack="0"/>
<pin id="540" dir="0" index="1" bw="8" slack="0"/>
<pin id="541" dir="0" index="2" bw="8" slack="0"/>
<pin id="542" dir="0" index="3" bw="1" slack="0"/>
<pin id="543" dir="0" index="4" bw="2" slack="0"/>
<pin id="544" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_27/5 "/>
</bind>
</comp>

<comp id="550" class="1004" name="col_buf_0_val_1_0_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="2"/>
<pin id="552" dir="0" index="1" bw="8" slack="0"/>
<pin id="553" dir="0" index="2" bw="8" slack="0"/>
<pin id="554" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_1_0/5 "/>
</bind>
</comp>

<comp id="557" class="1004" name="tmp_28_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="8" slack="0"/>
<pin id="559" dir="0" index="1" bw="8" slack="0"/>
<pin id="560" dir="0" index="2" bw="8" slack="0"/>
<pin id="561" dir="0" index="3" bw="1" slack="0"/>
<pin id="562" dir="0" index="4" bw="2" slack="0"/>
<pin id="563" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_28/5 "/>
</bind>
</comp>

<comp id="569" class="1004" name="col_buf_0_val_2_0_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="2"/>
<pin id="571" dir="0" index="1" bw="8" slack="0"/>
<pin id="572" dir="0" index="2" bw="8" slack="0"/>
<pin id="573" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_2_0/5 "/>
</bind>
</comp>

<comp id="576" class="1004" name="right_border_buf_0_25_load_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="8" slack="4"/>
<pin id="578" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_25/5 "/>
</bind>
</comp>

<comp id="579" class="1004" name="right_border_buf_0_26_load_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="8" slack="4"/>
<pin id="581" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_26/5 "/>
</bind>
</comp>

<comp id="582" class="1004" name="StgValue_117_store_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="8" slack="0"/>
<pin id="584" dir="0" index="1" bw="8" slack="4"/>
<pin id="585" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_117/5 "/>
</bind>
</comp>

<comp id="587" class="1004" name="StgValue_118_store_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="8" slack="0"/>
<pin id="589" dir="0" index="1" bw="8" slack="4"/>
<pin id="590" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_118/5 "/>
</bind>
</comp>

<comp id="592" class="1004" name="StgValue_119_store_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="8" slack="0"/>
<pin id="594" dir="0" index="1" bw="8" slack="4"/>
<pin id="595" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_119/5 "/>
</bind>
</comp>

<comp id="597" class="1004" name="StgValue_120_store_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="8" slack="0"/>
<pin id="599" dir="0" index="1" bw="8" slack="4"/>
<pin id="600" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_120/5 "/>
</bind>
</comp>

<comp id="602" class="1004" name="StgValue_121_store_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="8" slack="0"/>
<pin id="604" dir="0" index="1" bw="8" slack="4"/>
<pin id="605" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_121/5 "/>
</bind>
</comp>

<comp id="607" class="1004" name="StgValue_122_store_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="8" slack="0"/>
<pin id="609" dir="0" index="1" bw="8" slack="4"/>
<pin id="610" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_122/5 "/>
</bind>
</comp>

<comp id="612" class="1004" name="tmp_29_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="8" slack="0"/>
<pin id="614" dir="0" index="1" bw="8" slack="0"/>
<pin id="615" dir="0" index="2" bw="8" slack="0"/>
<pin id="616" dir="0" index="3" bw="8" slack="0"/>
<pin id="617" dir="0" index="4" bw="2" slack="3"/>
<pin id="618" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_29/5 "/>
</bind>
</comp>

<comp id="623" class="1004" name="src_kernel_win_0_va_18_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="3"/>
<pin id="625" dir="0" index="1" bw="8" slack="0"/>
<pin id="626" dir="0" index="2" bw="8" slack="0"/>
<pin id="627" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_18/5 "/>
</bind>
</comp>

<comp id="630" class="1004" name="tmp_30_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="8" slack="0"/>
<pin id="632" dir="0" index="1" bw="8" slack="0"/>
<pin id="633" dir="0" index="2" bw="8" slack="0"/>
<pin id="634" dir="0" index="3" bw="8" slack="0"/>
<pin id="635" dir="0" index="4" bw="2" slack="3"/>
<pin id="636" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_30/5 "/>
</bind>
</comp>

<comp id="641" class="1004" name="src_kernel_win_0_va_19_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="3"/>
<pin id="643" dir="0" index="1" bw="8" slack="0"/>
<pin id="644" dir="0" index="2" bw="8" slack="0"/>
<pin id="645" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_19/5 "/>
</bind>
</comp>

<comp id="648" class="1004" name="src_kernel_win_0_va_20_load_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="8" slack="5"/>
<pin id="650" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_20/6 "/>
</bind>
</comp>

<comp id="651" class="1004" name="src_kernel_win_0_va_21_load_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="8" slack="5"/>
<pin id="653" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_21/6 "/>
</bind>
</comp>

<comp id="654" class="1004" name="src_kernel_win_0_va_22_load_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="8" slack="5"/>
<pin id="656" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_22/6 "/>
</bind>
</comp>

<comp id="657" class="1004" name="src_kernel_win_0_va_23_load_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="8" slack="5"/>
<pin id="659" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_23/6 "/>
</bind>
</comp>

<comp id="660" class="1004" name="tmp_184_0_cast_cast_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="8" slack="0"/>
<pin id="662" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_184_0_cast_cast/6 "/>
</bind>
</comp>

<comp id="664" class="1004" name="r_V_10_0_1_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="9" slack="0"/>
<pin id="666" dir="0" index="1" bw="8" slack="0"/>
<pin id="667" dir="0" index="2" bw="1" slack="0"/>
<pin id="668" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_10_0_1/6 "/>
</bind>
</comp>

<comp id="672" class="1004" name="tmp_184_0_cast_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="9" slack="0"/>
<pin id="674" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_184_0_cast/6 "/>
</bind>
</comp>

<comp id="676" class="1004" name="tmp_184_0_2_cast_cas_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="8" slack="1"/>
<pin id="678" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_184_0_2_cast_cas/6 "/>
</bind>
</comp>

<comp id="679" class="1004" name="tmp_31_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="8" slack="0"/>
<pin id="681" dir="0" index="1" bw="8" slack="1"/>
<pin id="682" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_31/6 "/>
</bind>
</comp>

<comp id="684" class="1004" name="tmp16_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="8" slack="0"/>
<pin id="686" dir="0" index="1" bw="8" slack="0"/>
<pin id="687" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp16/6 "/>
</bind>
</comp>

<comp id="690" class="1004" name="tmp16_cast_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="9" slack="0"/>
<pin id="692" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp16_cast/6 "/>
</bind>
</comp>

<comp id="694" class="1004" name="tmp_43_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="8" slack="0"/>
<pin id="696" dir="0" index="1" bw="1" slack="0"/>
<pin id="697" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_43/6 "/>
</bind>
</comp>

<comp id="700" class="1004" name="sum_V_1_2_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="9" slack="0"/>
<pin id="702" dir="0" index="1" bw="9" slack="0"/>
<pin id="703" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_V_1_2/6 "/>
</bind>
</comp>

<comp id="706" class="1004" name="sum_V_1_2_cast_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="10" slack="0"/>
<pin id="708" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_V_1_2_cast/6 "/>
</bind>
</comp>

<comp id="710" class="1004" name="r_V_2_cast_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="8" slack="0"/>
<pin id="712" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_2_cast/6 "/>
</bind>
</comp>

<comp id="714" class="1004" name="r_V_10_2_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="0"/>
<pin id="716" dir="0" index="1" bw="8" slack="0"/>
<pin id="717" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_10_2/6 "/>
</bind>
</comp>

<comp id="720" class="1004" name="tmp_184_2_cast_cast_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="9" slack="0"/>
<pin id="722" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_184_2_cast_cast/6 "/>
</bind>
</comp>

<comp id="724" class="1004" name="tmp_44_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="9" slack="0"/>
<pin id="726" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_44/6 "/>
</bind>
</comp>

<comp id="728" class="1004" name="tmp_32_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="8" slack="0"/>
<pin id="730" dir="0" index="1" bw="8" slack="0"/>
<pin id="731" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_32/6 "/>
</bind>
</comp>

<comp id="734" class="1004" name="p_shl_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="9" slack="0"/>
<pin id="736" dir="0" index="1" bw="8" slack="0"/>
<pin id="737" dir="0" index="2" bw="1" slack="0"/>
<pin id="738" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/6 "/>
</bind>
</comp>

<comp id="742" class="1004" name="p_shl_cast_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="9" slack="0"/>
<pin id="744" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/6 "/>
</bind>
</comp>

<comp id="746" class="1004" name="r_V_10_2_1_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="0"/>
<pin id="748" dir="0" index="1" bw="9" slack="0"/>
<pin id="749" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_10_2_1/6 "/>
</bind>
</comp>

<comp id="752" class="1004" name="tmp_184_2_1_cast_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="10" slack="0"/>
<pin id="754" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_184_2_1_cast/6 "/>
</bind>
</comp>

<comp id="756" class="1004" name="tmp_45_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="10" slack="0"/>
<pin id="758" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_45/6 "/>
</bind>
</comp>

<comp id="760" class="1004" name="r_V_2_2_cast_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="8" slack="1"/>
<pin id="762" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_2_2_cast/6 "/>
</bind>
</comp>

<comp id="763" class="1004" name="r_V_10_2_2_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="0"/>
<pin id="765" dir="0" index="1" bw="8" slack="0"/>
<pin id="766" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_10_2_2/6 "/>
</bind>
</comp>

<comp id="769" class="1004" name="tmp_184_2_2_cast_cas_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="9" slack="0"/>
<pin id="771" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_184_2_2_cast_cas/6 "/>
</bind>
</comp>

<comp id="773" class="1004" name="tmp_46_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="9" slack="0"/>
<pin id="775" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_46/6 "/>
</bind>
</comp>

<comp id="777" class="1004" name="tmp18_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="10" slack="0"/>
<pin id="779" dir="0" index="1" bw="10" slack="0"/>
<pin id="780" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp18/6 "/>
</bind>
</comp>

<comp id="783" class="1004" name="tmp19_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="9" slack="0"/>
<pin id="785" dir="0" index="1" bw="9" slack="0"/>
<pin id="786" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp19/6 "/>
</bind>
</comp>

<comp id="789" class="1004" name="tmp19_cast_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="10" slack="0"/>
<pin id="791" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp19_cast/6 "/>
</bind>
</comp>

<comp id="793" class="1004" name="p_Val2_s_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="11" slack="0"/>
<pin id="795" dir="0" index="1" bw="10" slack="0"/>
<pin id="796" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s/6 "/>
</bind>
</comp>

<comp id="799" class="1004" name="p_Result_s_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="0"/>
<pin id="801" dir="0" index="1" bw="11" slack="0"/>
<pin id="802" dir="0" index="2" bw="5" slack="0"/>
<pin id="803" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/6 "/>
</bind>
</comp>

<comp id="807" class="1004" name="tmp20_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="8" slack="0"/>
<pin id="809" dir="0" index="1" bw="8" slack="0"/>
<pin id="810" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp20/6 "/>
</bind>
</comp>

<comp id="813" class="1004" name="tmp_36_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="3" slack="0"/>
<pin id="815" dir="0" index="1" bw="11" slack="0"/>
<pin id="816" dir="0" index="2" bw="5" slack="0"/>
<pin id="817" dir="0" index="3" bw="5" slack="0"/>
<pin id="818" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_36/6 "/>
</bind>
</comp>

<comp id="823" class="1004" name="src_kernel_win_0_va_24_load_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="8" slack="5"/>
<pin id="825" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_24/6 "/>
</bind>
</comp>

<comp id="826" class="1004" name="src_kernel_win_0_va_25_load_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="8" slack="5"/>
<pin id="828" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_25/6 "/>
</bind>
</comp>

<comp id="829" class="1004" name="StgValue_170_store_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="8" slack="0"/>
<pin id="831" dir="0" index="1" bw="8" slack="5"/>
<pin id="832" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_170/6 "/>
</bind>
</comp>

<comp id="834" class="1004" name="StgValue_171_store_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="8" slack="1"/>
<pin id="836" dir="0" index="1" bw="8" slack="5"/>
<pin id="837" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_171/6 "/>
</bind>
</comp>

<comp id="838" class="1004" name="StgValue_172_store_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="8" slack="0"/>
<pin id="840" dir="0" index="1" bw="8" slack="5"/>
<pin id="841" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_172/6 "/>
</bind>
</comp>

<comp id="843" class="1004" name="StgValue_173_store_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="8" slack="1"/>
<pin id="845" dir="0" index="1" bw="8" slack="5"/>
<pin id="846" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_173/6 "/>
</bind>
</comp>

<comp id="847" class="1004" name="tmp21_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="8" slack="1"/>
<pin id="849" dir="0" index="1" bw="8" slack="1"/>
<pin id="850" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp21/7 "/>
</bind>
</comp>

<comp id="851" class="1004" name="p_Val2_4_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="8" slack="1"/>
<pin id="853" dir="0" index="1" bw="8" slack="0"/>
<pin id="854" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_4/7 "/>
</bind>
</comp>

<comp id="856" class="1004" name="tmp_i_i_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1" slack="1"/>
<pin id="858" dir="0" index="1" bw="1" slack="0"/>
<pin id="859" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_i_i/7 "/>
</bind>
</comp>

<comp id="861" class="1004" name="not_i_i_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="3" slack="1"/>
<pin id="863" dir="0" index="1" bw="3" slack="0"/>
<pin id="864" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="not_i_i/7 "/>
</bind>
</comp>

<comp id="866" class="1004" name="overflow_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="1" slack="0"/>
<pin id="868" dir="0" index="1" bw="1" slack="0"/>
<pin id="869" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/7 "/>
</bind>
</comp>

<comp id="872" class="1004" name="p_mux_i_i_cast_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="1" slack="0"/>
<pin id="874" dir="0" index="1" bw="8" slack="0"/>
<pin id="875" dir="0" index="2" bw="8" slack="0"/>
<pin id="876" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_mux_i_i_cast/7 "/>
</bind>
</comp>

<comp id="880" class="1004" name="tmp_8_i_i_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="1" slack="1"/>
<pin id="882" dir="0" index="1" bw="1" slack="0"/>
<pin id="883" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_8_i_i/7 "/>
</bind>
</comp>

<comp id="885" class="1004" name="p_Val2_6_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="1" slack="0"/>
<pin id="887" dir="0" index="1" bw="8" slack="0"/>
<pin id="888" dir="0" index="2" bw="8" slack="0"/>
<pin id="889" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_6/7 "/>
</bind>
</comp>

<comp id="893" class="1005" name="src_kernel_win_0_va_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="8" slack="5"/>
<pin id="895" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va "/>
</bind>
</comp>

<comp id="900" class="1005" name="src_kernel_win_0_va_15_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="8" slack="5"/>
<pin id="902" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_15 "/>
</bind>
</comp>

<comp id="906" class="1005" name="src_kernel_win_0_va_16_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="8" slack="5"/>
<pin id="908" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_16 "/>
</bind>
</comp>

<comp id="913" class="1005" name="src_kernel_win_0_va_17_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="8" slack="5"/>
<pin id="915" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_17 "/>
</bind>
</comp>

<comp id="919" class="1005" name="right_border_buf_0_s_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="8" slack="4"/>
<pin id="921" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_s "/>
</bind>
</comp>

<comp id="926" class="1005" name="right_border_buf_0_14_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="8" slack="4"/>
<pin id="928" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_14 "/>
</bind>
</comp>

<comp id="932" class="1005" name="right_border_buf_0_15_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="8" slack="4"/>
<pin id="934" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_15 "/>
</bind>
</comp>

<comp id="938" class="1005" name="right_border_buf_0_16_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="8" slack="4"/>
<pin id="940" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_16 "/>
</bind>
</comp>

<comp id="945" class="1005" name="right_border_buf_0_17_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="8" slack="4"/>
<pin id="947" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_17 "/>
</bind>
</comp>

<comp id="951" class="1005" name="right_border_buf_0_18_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="8" slack="4"/>
<pin id="953" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_18 "/>
</bind>
</comp>

<comp id="957" class="1005" name="exitcond461_i_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="1" slack="1"/>
<pin id="959" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond461_i "/>
</bind>
</comp>

<comp id="961" class="1005" name="i_V_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="11" slack="0"/>
<pin id="963" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="966" class="1005" name="tmp_s_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="1" slack="1"/>
<pin id="968" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="970" class="1005" name="tmp_98_0_not_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="1" slack="1"/>
<pin id="972" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_98_0_not "/>
</bind>
</comp>

<comp id="975" class="1005" name="icmp_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="1" slack="1"/>
<pin id="977" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="980" class="1005" name="tmp_17_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="1" slack="1"/>
<pin id="982" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="984" class="1005" name="tmp_142_1_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="1" slack="1"/>
<pin id="986" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_142_1 "/>
</bind>
</comp>

<comp id="988" class="1005" name="tmp_18_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="1" slack="3"/>
<pin id="990" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="994" class="1005" name="tmp_34_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="2" slack="3"/>
<pin id="996" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="tmp_34 "/>
</bind>
</comp>

<comp id="999" class="1005" name="row_assign_8_2_t_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="2" slack="3"/>
<pin id="1001" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="row_assign_8_2_t "/>
</bind>
</comp>

<comp id="1004" class="1005" name="exitcond460_i_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="1" slack="1"/>
<pin id="1006" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond460_i "/>
</bind>
</comp>

<comp id="1008" class="1005" name="j_V_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="11" slack="0"/>
<pin id="1010" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="1013" class="1005" name="or_cond_i_i_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="1" slack="2"/>
<pin id="1015" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i_i "/>
</bind>
</comp>

<comp id="1017" class="1005" name="x_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="12" slack="1"/>
<pin id="1019" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="1022" class="1005" name="tmp_40_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="2" slack="2"/>
<pin id="1024" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="tmp_40 "/>
</bind>
</comp>

<comp id="1027" class="1005" name="brmerge_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="1" slack="1"/>
<pin id="1029" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="brmerge "/>
</bind>
</comp>

<comp id="1034" class="1005" name="or_cond_i_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="1" slack="3"/>
<pin id="1036" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i "/>
</bind>
</comp>

<comp id="1038" class="1005" name="k_buf_0_val_3_addr_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="11" slack="1"/>
<pin id="1040" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_3_addr "/>
</bind>
</comp>

<comp id="1044" class="1005" name="k_buf_0_val_4_addr_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="11" slack="1"/>
<pin id="1046" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_4_addr "/>
</bind>
</comp>

<comp id="1050" class="1005" name="k_buf_0_val_5_addr_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="11" slack="1"/>
<pin id="1052" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_5_addr "/>
</bind>
</comp>

<comp id="1056" class="1005" name="src_kernel_win_0_va_18_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="8" slack="1"/>
<pin id="1058" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_18 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="src_kernel_win_0_va_19_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="8" slack="1"/>
<pin id="1064" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_19 "/>
</bind>
</comp>

<comp id="1069" class="1005" name="tmp_45_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="8" slack="1"/>
<pin id="1071" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_45 "/>
</bind>
</comp>

<comp id="1074" class="1005" name="tmp_46_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="8" slack="1"/>
<pin id="1076" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_46 "/>
</bind>
</comp>

<comp id="1079" class="1005" name="p_Result_s_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="1" slack="1"/>
<pin id="1081" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="1085" class="1005" name="tmp20_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="8" slack="1"/>
<pin id="1087" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp20 "/>
</bind>
</comp>

<comp id="1090" class="1005" name="tmp_36_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="3" slack="1"/>
<pin id="1092" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="p_Val2_6_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="8" slack="1"/>
<pin id="1097" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="135"><net_src comp="4" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="4" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="4" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="4" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="4" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="4" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="4" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="40" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="40" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="40" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="98" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="0" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="130" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="2" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="88" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="208"><net_src comp="197" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="214"><net_src comp="88" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="220"><net_src comp="209" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="226"><net_src comp="88" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="232"><net_src comp="221" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="184" pin="2"/><net_sink comp="227" pin=4"/></net>

<net id="242"><net_src comp="184" pin="2"/><net_sink comp="215" pin=4"/></net>

<net id="247"><net_src comp="184" pin="2"/><net_sink comp="203" pin=4"/></net>

<net id="248"><net_src comp="215" pin="3"/><net_sink comp="227" pin=4"/></net>

<net id="249"><net_src comp="203" pin="3"/><net_sink comp="215" pin=4"/></net>

<net id="253"><net_src comp="48" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="250" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="48" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="276"><net_src comp="254" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="50" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="254" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="56" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="254" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="62" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="284" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="64" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="302"><net_src comp="66" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="254" pin="4"/><net_sink comp="296" pin=1"/></net>

<net id="304"><net_src comp="4" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="305"><net_src comp="68" pin="0"/><net_sink comp="296" pin=3"/></net>

<net id="310"><net_src comp="296" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="70" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="254" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="56" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="254" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="48" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="254" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="62" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="333"><net_src comp="254" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="338"><net_src comp="72" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="330" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="343"><net_src comp="265" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="348"><net_src comp="265" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="74" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="265" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="56" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="362"><net_src comp="66" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="265" pin="4"/><net_sink comp="356" pin=1"/></net>

<net id="364"><net_src comp="4" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="365"><net_src comp="68" pin="0"/><net_sink comp="356" pin=3"/></net>

<net id="370"><net_src comp="356" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="70" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="76" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="340" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="383"><net_src comp="78" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="372" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="80" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="390"><net_src comp="378" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="64" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="372" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="82" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="392" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="386" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="409"><net_src comp="78" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="372" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="80" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="416"><net_src comp="84" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="340" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="423"><net_src comp="404" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="412" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="372" pin="2"/><net_sink comp="418" pin=2"/></net>

<net id="430"><net_src comp="418" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="82" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="86" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="418" pin="3"/><net_sink comp="432" pin=1"/></net>

<net id="443"><net_src comp="398" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="372" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="445"><net_src comp="432" pin="2"/><net_sink comp="438" pin=2"/></net>

<net id="450"><net_src comp="392" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="64" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="378" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="446" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="426" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="452" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="469"><net_src comp="458" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="418" pin="3"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="438" pin="3"/><net_sink comp="464" pin=2"/></net>

<net id="475"><net_src comp="464" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="392" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="485"><net_src comp="366" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="492"><net_src comp="486" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="494"><net_src comp="489" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="495"><net_src comp="489" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="518"><net_src comp="92" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="526"><net_src comp="94" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="527"><net_src comp="499" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="528"><net_src comp="502" pin="1"/><net_sink comp="519" pin=2"/></net>

<net id="529"><net_src comp="96" pin="0"/><net_sink comp="519" pin=3"/></net>

<net id="530"><net_src comp="514" pin="2"/><net_sink comp="519" pin=4"/></net>

<net id="536"><net_src comp="203" pin="3"/><net_sink comp="531" pin=1"/></net>

<net id="537"><net_src comp="519" pin="5"/><net_sink comp="531" pin=2"/></net>

<net id="545"><net_src comp="94" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="546"><net_src comp="508" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="547"><net_src comp="511" pin="1"/><net_sink comp="538" pin=2"/></net>

<net id="548"><net_src comp="96" pin="0"/><net_sink comp="538" pin=3"/></net>

<net id="549"><net_src comp="514" pin="2"/><net_sink comp="538" pin=4"/></net>

<net id="555"><net_src comp="215" pin="3"/><net_sink comp="550" pin=1"/></net>

<net id="556"><net_src comp="538" pin="5"/><net_sink comp="550" pin=2"/></net>

<net id="564"><net_src comp="94" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="565"><net_src comp="496" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="566"><net_src comp="505" pin="1"/><net_sink comp="557" pin=2"/></net>

<net id="567"><net_src comp="96" pin="0"/><net_sink comp="557" pin=3"/></net>

<net id="568"><net_src comp="514" pin="2"/><net_sink comp="557" pin=4"/></net>

<net id="574"><net_src comp="227" pin="3"/><net_sink comp="569" pin=1"/></net>

<net id="575"><net_src comp="557" pin="5"/><net_sink comp="569" pin=2"/></net>

<net id="586"><net_src comp="569" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="591"><net_src comp="579" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="596"><net_src comp="550" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="601"><net_src comp="496" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="606"><net_src comp="576" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="611"><net_src comp="531" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="619"><net_src comp="94" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="620"><net_src comp="531" pin="3"/><net_sink comp="612" pin=1"/></net>

<net id="621"><net_src comp="550" pin="3"/><net_sink comp="612" pin=2"/></net>

<net id="622"><net_src comp="569" pin="3"/><net_sink comp="612" pin=3"/></net>

<net id="628"><net_src comp="612" pin="5"/><net_sink comp="623" pin=1"/></net>

<net id="629"><net_src comp="531" pin="3"/><net_sink comp="623" pin=2"/></net>

<net id="637"><net_src comp="94" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="638"><net_src comp="531" pin="3"/><net_sink comp="630" pin=1"/></net>

<net id="639"><net_src comp="550" pin="3"/><net_sink comp="630" pin=2"/></net>

<net id="640"><net_src comp="569" pin="3"/><net_sink comp="630" pin=3"/></net>

<net id="646"><net_src comp="630" pin="5"/><net_sink comp="641" pin=1"/></net>

<net id="647"><net_src comp="569" pin="3"/><net_sink comp="641" pin=2"/></net>

<net id="663"><net_src comp="657" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="669"><net_src comp="110" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="670"><net_src comp="654" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="671"><net_src comp="112" pin="0"/><net_sink comp="664" pin=2"/></net>

<net id="675"><net_src comp="664" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="683"><net_src comp="657" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="688"><net_src comp="676" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="660" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="693"><net_src comp="684" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="698"><net_src comp="654" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="114" pin="0"/><net_sink comp="694" pin=1"/></net>

<net id="704"><net_src comp="672" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="690" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="709"><net_src comp="700" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="713"><net_src comp="651" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="718"><net_src comp="116" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="710" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="723"><net_src comp="714" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="727"><net_src comp="714" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="732"><net_src comp="679" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="694" pin="2"/><net_sink comp="728" pin=1"/></net>

<net id="739"><net_src comp="110" pin="0"/><net_sink comp="734" pin=0"/></net>

<net id="740"><net_src comp="648" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="741"><net_src comp="112" pin="0"/><net_sink comp="734" pin=2"/></net>

<net id="745"><net_src comp="734" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="750"><net_src comp="70" pin="0"/><net_sink comp="746" pin=0"/></net>

<net id="751"><net_src comp="742" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="755"><net_src comp="746" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="759"><net_src comp="746" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="767"><net_src comp="116" pin="0"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="760" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="772"><net_src comp="763" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="776"><net_src comp="763" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="781"><net_src comp="706" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="752" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="787"><net_src comp="720" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="769" pin="1"/><net_sink comp="783" pin=1"/></net>

<net id="792"><net_src comp="783" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="797"><net_src comp="777" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="789" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="804"><net_src comp="118" pin="0"/><net_sink comp="799" pin=0"/></net>

<net id="805"><net_src comp="793" pin="2"/><net_sink comp="799" pin=1"/></net>

<net id="806"><net_src comp="68" pin="0"/><net_sink comp="799" pin=2"/></net>

<net id="811"><net_src comp="728" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="812"><net_src comp="724" pin="1"/><net_sink comp="807" pin=1"/></net>

<net id="819"><net_src comp="120" pin="0"/><net_sink comp="813" pin=0"/></net>

<net id="820"><net_src comp="793" pin="2"/><net_sink comp="813" pin=1"/></net>

<net id="821"><net_src comp="122" pin="0"/><net_sink comp="813" pin=2"/></net>

<net id="822"><net_src comp="68" pin="0"/><net_sink comp="813" pin=3"/></net>

<net id="833"><net_src comp="826" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="842"><net_src comp="823" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="855"><net_src comp="847" pin="2"/><net_sink comp="851" pin=1"/></net>

<net id="860"><net_src comp="64" pin="0"/><net_sink comp="856" pin=1"/></net>

<net id="865"><net_src comp="124" pin="0"/><net_sink comp="861" pin=1"/></net>

<net id="870"><net_src comp="861" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="871"><net_src comp="856" pin="2"/><net_sink comp="866" pin=1"/></net>

<net id="877"><net_src comp="856" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="878"><net_src comp="126" pin="0"/><net_sink comp="872" pin=1"/></net>

<net id="879"><net_src comp="128" pin="0"/><net_sink comp="872" pin=2"/></net>

<net id="884"><net_src comp="866" pin="2"/><net_sink comp="880" pin=1"/></net>

<net id="890"><net_src comp="880" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="891"><net_src comp="872" pin="3"/><net_sink comp="885" pin=1"/></net>

<net id="892"><net_src comp="851" pin="2"/><net_sink comp="885" pin=2"/></net>

<net id="896"><net_src comp="132" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="898"><net_src comp="893" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="899"><net_src comp="893" pin="1"/><net_sink comp="843" pin=1"/></net>

<net id="903"><net_src comp="136" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="905"><net_src comp="900" pin="1"/><net_sink comp="838" pin=1"/></net>

<net id="909"><net_src comp="140" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="911"><net_src comp="906" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="912"><net_src comp="906" pin="1"/><net_sink comp="834" pin=1"/></net>

<net id="916"><net_src comp="144" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="918"><net_src comp="913" pin="1"/><net_sink comp="829" pin=1"/></net>

<net id="922"><net_src comp="148" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="924"><net_src comp="919" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="925"><net_src comp="919" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="929"><net_src comp="152" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="931"><net_src comp="926" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="935"><net_src comp="156" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="937"><net_src comp="932" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="941"><net_src comp="160" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="943"><net_src comp="938" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="944"><net_src comp="938" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="948"><net_src comp="164" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="950"><net_src comp="945" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="954"><net_src comp="168" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="956"><net_src comp="951" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="960"><net_src comp="272" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="964"><net_src comp="278" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="969"><net_src comp="284" pin="2"/><net_sink comp="966" pin=0"/></net>

<net id="973"><net_src comp="290" pin="2"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="978"><net_src comp="306" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="983"><net_src comp="312" pin="2"/><net_sink comp="980" pin=0"/></net>

<net id="987"><net_src comp="318" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="991"><net_src comp="324" pin="2"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="993"><net_src comp="988" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="997"><net_src comp="330" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="612" pin=4"/></net>

<net id="1002"><net_src comp="334" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="630" pin=4"/></net>

<net id="1007"><net_src comp="344" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1011"><net_src comp="350" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="1016"><net_src comp="398" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1020"><net_src comp="464" pin="3"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="1025"><net_src comp="472" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="1030"><net_src comp="476" pin="2"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="1032"><net_src comp="1027" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="1033"><net_src comp="1027" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="1037"><net_src comp="481" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1041"><net_src comp="197" pin="3"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="1043"><net_src comp="1038" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="1047"><net_src comp="209" pin="3"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="1049"><net_src comp="1044" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="1053"><net_src comp="221" pin="3"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="1055"><net_src comp="1050" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="1059"><net_src comp="623" pin="3"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="1061"><net_src comp="1056" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="1065"><net_src comp="641" pin="3"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="1067"><net_src comp="1062" pin="1"/><net_sink comp="679" pin=1"/></net>

<net id="1068"><net_src comp="1062" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="1072"><net_src comp="756" pin="1"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="847" pin=1"/></net>

<net id="1077"><net_src comp="773" pin="1"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="1082"><net_src comp="799" pin="3"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="1084"><net_src comp="1079" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="1088"><net_src comp="807" pin="2"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="1093"><net_src comp="813" pin="4"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="1098"><net_src comp="885" pin="3"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="190" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_data_stream_V | {8 }
 - Input state : 
	Port: Filter2D : p_src_data_stream_V | {5 }
  - Chain level:
	State 1
		rend_i_i_0 : 1
	State 2
		exitcond461_i : 1
		i_V : 1
		StgValue_32 : 2
		tmp_s : 1
		tmp_98_0_not : 2
		tmp_33 : 1
		icmp : 2
		tmp_17 : 1
		tmp_142_1 : 1
		tmp_18 : 1
		tmp_34 : 1
		row_assign_8_2_t : 2
	State 3
		t_V_4_cast : 1
		exitcond460_i : 1
		j_V : 1
		tmp_35 : 1
		icmp2 : 2
		ImagLoc_x : 2
		tmp_37 : 3
		rev : 4
		tmp_22 : 3
		or_cond_i_i : 4
		tmp_38 : 3
		p_assign_1 : 2
		p_p2_i_i : 4
		tmp_24 : 5
		p_assign_2 : 5
		p_assign_5 : 6
		tmp_22_not : 4
		sel_tmp7 : 4
		sel_tmp8 : 6
		x : 7
		tmp_40 : 8
		brmerge : 4
		StgValue_69 : 4
		or_cond_i : 3
		StgValue_77 : 3
	State 4
		tmp_25 : 1
		k_buf_0_val_3_addr : 2
		k_buf_0_val_3_load : 3
		k_buf_0_val_4_addr : 2
		k_buf_0_val_4_load : 3
		k_buf_0_val_5_addr : 2
		k_buf_0_val_5_load : 3
	State 5
		col_buf_0_val_0_0 : 1
		col_buf_0_val_1_0 : 1
		col_buf_0_val_2_0 : 1
		StgValue_113 : 1
		StgValue_114 : 1
		StgValue_117 : 2
		StgValue_118 : 1
		StgValue_119 : 2
		StgValue_120 : 1
		StgValue_121 : 1
		StgValue_122 : 2
		tmp_29 : 2
		src_kernel_win_0_va_18 : 3
		tmp_30 : 2
		src_kernel_win_0_va_19 : 3
	State 6
		tmp_184_0_cast_cast : 1
		r_V_10_0_1 : 1
		tmp_184_0_cast : 2
		tmp_31 : 1
		tmp16 : 2
		tmp16_cast : 3
		tmp_43 : 1
		sum_V_1_2 : 4
		sum_V_1_2_cast : 5
		r_V_2_cast : 1
		r_V_10_2 : 2
		tmp_184_2_cast_cast : 3
		tmp_44 : 3
		tmp_32 : 2
		p_shl : 1
		p_shl_cast : 2
		r_V_10_2_1 : 3
		tmp_184_2_1_cast : 4
		tmp_45 : 4
		r_V_10_2_2 : 1
		tmp_184_2_2_cast_cas : 2
		tmp_46 : 2
		tmp18 : 6
		tmp19 : 4
		tmp19_cast : 5
		p_Val2_s : 7
		p_Result_s : 8
		tmp20 : 4
		tmp_36 : 8
		empty : 1
		StgValue_170 : 1
		StgValue_172 : 1
	State 7
		p_Val2_4 : 1
		overflow : 1
		tmp_8_i_i : 1
		p_Val2_6 : 1
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |           i_V_fu_278          |    0    |    11   |
|          |           j_V_fu_350          |    0    |    11   |
|          |        ImagLoc_x_fu_372       |    0    |    11   |
|          |         tmp_31_fu_679         |    0    |    8    |
|          |          tmp16_fu_684         |    0    |    8    |
|          |        sum_V_1_2_fu_700       |    0    |    9    |
|    add   |         tmp_32_fu_728         |    0    |    8    |
|          |          tmp18_fu_777         |    0    |    8    |
|          |          tmp19_fu_783         |    0    |    9    |
|          |        p_Val2_s_fu_793        |    0    |    8    |
|          |          tmp20_fu_807         |    0    |    8    |
|          |          tmp21_fu_847         |    0    |    8    |
|          |        p_Val2_4_fu_851        |    0    |    8    |
|----------|-------------------------------|---------|---------|
|          |        p_p2_i_i_fu_418        |    0    |    12   |
|          |       p_assign_5_fu_438       |    0    |    12   |
|          |            x_fu_464           |    0    |    12   |
|          |    col_buf_0_val_0_0_fu_531   |    0    |    8    |
|  select  |    col_buf_0_val_1_0_fu_550   |    0    |    8    |
|          |    col_buf_0_val_2_0_fu_569   |    0    |    8    |
|          | src_kernel_win_0_va_18_fu_623 |    0    |    8    |
|          | src_kernel_win_0_va_19_fu_641 |    0    |    8    |
|          |     p_mux_i_i_cast_fu_872     |    0    |    8    |
|          |        p_Val2_6_fu_885        |    0    |    8    |
|----------|-------------------------------|---------|---------|
|          |         tmp_26_fu_519         |    0    |    13   |
|          |         tmp_27_fu_538         |    0    |    13   |
|    mux   |         tmp_28_fu_557         |    0    |    13   |
|          |         tmp_29_fu_612         |    0    |    13   |
|          |         tmp_30_fu_630         |    0    |    13   |
|----------|-------------------------------|---------|---------|
|          |      exitcond461_i_fu_272     |    0    |    5    |
|          |          tmp_s_fu_284         |    0    |    5    |
|          |          icmp_fu_306          |    0    |    5    |
|          |         tmp_17_fu_312         |    0    |    5    |
|          |        tmp_142_1_fu_318       |    0    |    5    |
|   icmp   |         tmp_18_fu_324         |    0    |    5    |
|          |      exitcond460_i_fu_344     |    0    |    5    |
|          |          icmp2_fu_366         |    0    |    5    |
|          |         tmp_22_fu_392         |    0    |    5    |
|          |         tmp_24_fu_426         |    0    |    5    |
|          |         not_i_i_fu_861        |    0    |    2    |
|----------|-------------------------------|---------|---------|
|          |    row_assign_8_2_t_fu_334    |    0    |    3    |
|          |       p_assign_1_fu_412       |    0    |    11   |
|    sub   |       p_assign_2_fu_432       |    0    |    12   |
|          |        r_V_10_2_fu_714        |    0    |    8    |
|          |       r_V_10_2_1_fu_746       |    0    |    9    |
|          |       r_V_10_2_2_fu_763       |    0    |    8    |
|----------|-------------------------------|---------|---------|
|          |      tmp_98_0_not_fu_290      |    0    |    1    |
|          |           rev_fu_386          |    0    |    1    |
|    xor   |       tmp_22_not_fu_446       |    0    |    1    |
|          |      col_assign_1_fu_514      |    0    |    2    |
|          |         tmp_i_i_fu_856        |    0    |    1    |
|----------|-------------------------------|---------|---------|
|          |       or_cond_i_i_fu_398      |    0    |    1    |
|    and   |        sel_tmp8_fu_458        |    0    |    1    |
|          |        or_cond_i_fu_481       |    0    |    1    |
|          |        overflow_fu_866        |    0    |    1    |
|----------|-------------------------------|---------|---------|
|          |        sel_tmp7_fu_452        |    0    |    1    |
|    or    |         brmerge_fu_476        |    0    |    1    |
|          |        tmp_8_i_i_fu_880       |    0    |    1    |
|----------|-------------------------------|---------|---------|
|   read   |        grp_read_fu_184        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |   StgValue_183_write_fu_190   |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |         tmp_33_fu_296         |    0    |    0    |
|partselect|         tmp_35_fu_356         |    0    |    0    |
|          |         tmp_36_fu_813         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |         tmp_34_fu_330         |    0    |    0    |
|          |         tmp_40_fu_472         |    0    |    0    |
|   trunc  |         tmp_44_fu_724         |    0    |    0    |
|          |         tmp_45_fu_756         |    0    |    0    |
|          |         tmp_46_fu_773         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       t_V_4_cast_fu_340       |    0    |    0    |
|          |         tmp_25_fu_489         |    0    |    0    |
|          |   tmp_184_0_cast_cast_fu_660  |    0    |    0    |
|          |     tmp_184_0_cast_fu_672     |    0    |    0    |
|   zext   |  tmp_184_0_2_cast_cas_fu_676  |    0    |    0    |
|          |       tmp16_cast_fu_690       |    0    |    0    |
|          |     sum_V_1_2_cast_fu_706     |    0    |    0    |
|          |       r_V_2_cast_fu_710       |    0    |    0    |
|          |       p_shl_cast_fu_742       |    0    |    0    |
|          |      r_V_2_2_cast_fu_760      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |         tmp_37_fu_378         |    0    |    0    |
| bitselect|         tmp_38_fu_404         |    0    |    0    |
|          |       p_Result_s_fu_799       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |    col_assign_cast8_fu_486    |    0    |    0    |
|          |   tmp_184_2_cast_cast_fu_720  |    0    |    0    |
|   sext   |    tmp_184_2_1_cast_fu_752    |    0    |    0    |
|          |  tmp_184_2_2_cast_cas_fu_769  |    0    |    0    |
|          |       tmp19_cast_fu_789       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|bitconcatenate|       r_V_10_0_1_fu_664       |    0    |    0    |
|          |          p_shl_fu_734         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|    shl   |         tmp_43_fu_694         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   388   |
|----------|-------------------------------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|k_buf_0_val_3|    1   |    0   |    0   |
|k_buf_0_val_4|    1   |    0   |    0   |
|k_buf_0_val_5|    1   |    0   |    0   |
+-------------+--------+--------+--------+
|    Total    |    3   |    0   |    0   |
+-------------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|        brmerge_reg_1027       |    1   |
|     exitcond460_i_reg_1004    |    1   |
|     exitcond461_i_reg_957     |    1   |
|          i_V_reg_961          |   11   |
|          icmp_reg_975         |    1   |
|          j_V_reg_1008         |   11   |
|  k_buf_0_val_3_addr_reg_1038  |   11   |
|  k_buf_0_val_4_addr_reg_1044  |   11   |
|  k_buf_0_val_5_addr_reg_1050  |   11   |
|      or_cond_i_i_reg_1013     |    1   |
|       or_cond_i_reg_1034      |    1   |
|      p_Result_s_reg_1079      |    1   |
|       p_Val2_6_reg_1095       |    8   |
| right_border_buf_0_14_reg_926 |    8   |
| right_border_buf_0_15_reg_932 |    8   |
| right_border_buf_0_16_reg_938 |    8   |
| right_border_buf_0_17_reg_945 |    8   |
| right_border_buf_0_18_reg_951 |    8   |
|  right_border_buf_0_s_reg_919 |    8   |
|    row_assign_8_2_t_reg_999   |    2   |
| src_kernel_win_0_va_15_reg_900|    8   |
| src_kernel_win_0_va_16_reg_906|    8   |
| src_kernel_win_0_va_17_reg_913|    8   |
|src_kernel_win_0_va_18_reg_1056|    8   |
|src_kernel_win_0_va_19_reg_1062|    8   |
|  src_kernel_win_0_va_reg_893  |    8   |
|         t_V_3_reg_261         |   11   |
|          t_V_reg_250          |   11   |
|         tmp20_reg_1085        |    8   |
|       tmp_142_1_reg_984       |    1   |
|         tmp_17_reg_980        |    1   |
|         tmp_18_reg_988        |    1   |
|         tmp_34_reg_994        |    2   |
|        tmp_36_reg_1090        |    3   |
|        tmp_40_reg_1022        |    2   |
|        tmp_45_reg_1069        |    8   |
|        tmp_46_reg_1074        |    8   |
|      tmp_98_0_not_reg_970     |    1   |
|         tmp_s_reg_966         |    1   |
|           x_reg_1017          |   12   |
+-------------------------------+--------+
|             Total             |   238  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_203 |  p0  |   2  |  11  |   22   ||    3    |
| grp_access_fu_215 |  p0  |   2  |  11  |   22   ||    3    |
| grp_access_fu_215 |  p4  |   2  |  11  |   22   ||    3    |
| grp_access_fu_227 |  p0  |   2  |  11  |   22   ||    3    |
| grp_access_fu_227 |  p4  |   2  |  11  |   22   ||    3    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   110  ||   2.33  ||    15   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   388  |
|   Memory  |    3   |    -   |    0   |    0   |
|Multiplexer|    -   |    2   |    -   |   15   |
|  Register |    -   |    -   |   238  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    2   |   238  |   403  |
+-----------+--------+--------+--------+--------+
