/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] _00_;
  wire celloutsig_0_0z;
  wire [11:0] celloutsig_0_10z;
  wire [26:0] celloutsig_0_1z;
  wire [8:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [15:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [18:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [16:0] celloutsig_1_7z;
  wire [5:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~(in_data[177] & in_data[140]);
  assign celloutsig_1_19z = !(celloutsig_1_11z ? celloutsig_1_5z[1] : celloutsig_1_11z);
  assign celloutsig_0_5z = ~((celloutsig_0_4z[1] | celloutsig_0_0z) & (celloutsig_0_2z[2] | celloutsig_0_4z[1]));
  assign celloutsig_0_9z = celloutsig_0_8z | ~(in_data[75]);
  assign celloutsig_1_2z = in_data[170] | ~(in_data[131]);
  assign celloutsig_1_15z = celloutsig_1_6z ^ celloutsig_1_3z[3];
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _00_ <= 5'h00;
    else _00_ <= in_data[57:53];
  assign celloutsig_0_2z = celloutsig_0_1z[19:11] & in_data[36:28];
  assign celloutsig_1_6z = celloutsig_1_5z[3:0] === celloutsig_1_5z[4:1];
  assign celloutsig_1_11z = { celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_15z } <= { celloutsig_1_3z[14:13], celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_1_13z = { in_data[115:101], celloutsig_1_2z } % { 1'h1, celloutsig_1_7z[11:4], celloutsig_1_15z, celloutsig_1_9z };
  assign celloutsig_1_7z = in_data[172:156] | in_data[178:162];
  assign celloutsig_0_0z = in_data[77] & in_data[81];
  assign celloutsig_1_1z = in_data[126] & in_data[120];
  assign celloutsig_1_18z = celloutsig_1_12z & celloutsig_1_14z;
  assign celloutsig_0_8z = ~^ { celloutsig_0_1z[11:2], celloutsig_0_0z };
  assign celloutsig_1_14z = ~^ celloutsig_1_13z[15:13];
  assign celloutsig_0_4z = in_data[85:83] >> celloutsig_0_2z[7:5];
  assign celloutsig_0_10z = { in_data[42:38], celloutsig_0_9z, celloutsig_0_6z, _00_ } >> { celloutsig_0_2z[7:0], celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_1z = in_data[57:31] >> in_data[90:64];
  assign celloutsig_1_3z = in_data[130:112] <<< in_data[133:115];
  assign celloutsig_1_9z = { celloutsig_1_5z[4:1], celloutsig_1_1z, celloutsig_1_6z } <<< celloutsig_1_7z[16:11];
  assign celloutsig_1_5z = celloutsig_1_3z[10:6] ~^ { in_data[134:131], celloutsig_1_1z };
  assign celloutsig_0_6z = ~((celloutsig_0_4z[1] & in_data[53]) | celloutsig_0_5z);
  assign celloutsig_1_12z = ~((celloutsig_1_7z[9] & celloutsig_1_2z) | celloutsig_1_3z[7]);
  assign { out_data[128], out_data[96], out_data[32], out_data[11:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_9z, celloutsig_0_10z };
endmodule
