{"Source Block": ["hdl/library/axi_ad9684/axi_ad9684.v@189:199@HdlIdDef", "  wire    [11:0]  up_drp_addr_s;\n  wire    [15:0]  up_drp_wdata_s;\n  wire    [15:0]  up_drp_rdata_s;\n  wire            up_drp_ready_s;\n  wire            up_drp_locked_s;\n  wire            mmcm_rst_s;\n\n  //defaults\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n"], "Clone Blocks": [["hdl/library/axi_ad9684/axi_ad9684.v@187:197", "  wire            up_drp_sel_s;\n  wire            up_drp_wr_s;\n  wire    [11:0]  up_drp_addr_s;\n  wire    [15:0]  up_drp_wdata_s;\n  wire    [15:0]  up_drp_rdata_s;\n  wire            up_drp_ready_s;\n  wire            up_drp_locked_s;\n  wire            mmcm_rst_s;\n\n  //defaults\n\n"], ["hdl/library/axi_ad9684/axi_ad9684.v@186:196", "  wire    [31:0]  up_wdata_s;\n  wire            up_drp_sel_s;\n  wire            up_drp_wr_s;\n  wire    [11:0]  up_drp_addr_s;\n  wire    [15:0]  up_drp_wdata_s;\n  wire    [15:0]  up_drp_rdata_s;\n  wire            up_drp_ready_s;\n  wire            up_drp_locked_s;\n  wire            mmcm_rst_s;\n\n  //defaults\n"], ["hdl/library/axi_clkgen/axi_clkgen.v@125:135", "  wire            up_clk;\n\n  // internal signals\n\n  wire            up_drp_sel_s;\n  wire            up_drp_wr_s;\n  wire    [11:0]  up_drp_addr_s;\n  wire    [15:0]  up_drp_wdata_s;\n  wire    [15:0]  up_drp_rdata_s;\n  wire            up_drp_ready_s;\n  wire            up_drp_locked_s;\n"], ["hdl/library/axi_clkgen/axi_clkgen.v@124:134", "  wire            up_rstn;\n  wire            up_clk;\n\n  // internal signals\n\n  wire            up_drp_sel_s;\n  wire            up_drp_wr_s;\n  wire    [11:0]  up_drp_addr_s;\n  wire    [15:0]  up_drp_wdata_s;\n  wire    [15:0]  up_drp_rdata_s;\n  wire            up_drp_ready_s;\n"], ["hdl/library/axi_ad9434/axi_ad9434.v@171:181", "  wire    [31:0]  up_drp_rdata_s;\n  wire            up_drp_ready_s;\n  wire            up_drp_locked_s;\n\n  wire    [47:0]  adc_data_if_s;\n  wire            adc_or_if_s;\n\n  // clock/reset assignments\n  assign up_clk  = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n\n"], ["hdl/library/axi_ad9434/axi_ad9434.v@170:180", "  wire    [31:0]  up_drp_wdata_s;\n  wire    [31:0]  up_drp_rdata_s;\n  wire            up_drp_ready_s;\n  wire            up_drp_locked_s;\n\n  wire    [47:0]  adc_data_if_s;\n  wire            adc_or_if_s;\n\n  // clock/reset assignments\n  assign up_clk  = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n"], ["hdl/library/axi_ad9684/axi_ad9684.v@188:198", "  wire            up_drp_wr_s;\n  wire    [11:0]  up_drp_addr_s;\n  wire    [15:0]  up_drp_wdata_s;\n  wire    [15:0]  up_drp_rdata_s;\n  wire            up_drp_ready_s;\n  wire            up_drp_locked_s;\n  wire            mmcm_rst_s;\n\n  //defaults\n\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_clkgen/axi_clkgen.v@126:136", "\n  // internal signals\n\n  wire            up_drp_sel_s;\n  wire            up_drp_wr_s;\n  wire    [11:0]  up_drp_addr_s;\n  wire    [15:0]  up_drp_wdata_s;\n  wire    [15:0]  up_drp_rdata_s;\n  wire            up_drp_ready_s;\n  wire            up_drp_locked_s;\n  wire            up_wreq_s;\n"], ["hdl/library/axi_ad9434/axi_ad9434.v@164:174", "  wire            delay_locked_s;\n\n\n  wire            up_drp_sel_s;\n  wire            up_drp_wr_s;\n  wire    [11:0]  up_drp_addr_s;\n  wire    [31:0]  up_drp_wdata_s;\n  wire    [31:0]  up_drp_rdata_s;\n  wire            up_drp_ready_s;\n  wire            up_drp_locked_s;\n\n"]], "Diff Content": {"Delete": [[194, "  wire            mmcm_rst_s;\n"]], "Add": [[194, "  wire            rst_s;\n"]]}}