*******************************************************************

  Device    [PLL]

  Author    [jhxie]

  Abstract  []

  Revision History:

********************************************************************************/
symbol logsym of PLL // pragma PAP_ARC_COLOR="210:45:45"
{
    // The bounding box
    generate ( 100 # 1800 );
    //
    // Poloygon declaration
    //
shape
    [ 0, 0 ]  ->  [ , 1800 ]
                            <
                                // output to SFB
                                
                                FPHASE_OB       @[ , 56 +270],
                                
                                TEST_SO2        @[ , 66 +270],
                                TEST_SO1        @[ , 68 +270],
                                TEST_SO0        @[ , 70 +270],
                                DPHSRC          @[ , 72 +270],
                                PLL_LOCK        @[ , 74 +270],
                                CLKI_OUT        @[ , 76 +270],
                                CLK_TEST_OUT    @[ , 78 +270],
                                
                                LOCKOUT_CAS     @[ , 80 +270],
                                LOCKIN_CAS      @[ , 82 +270],
                                
                                // 1st
                                PCLK            @[ , 122],
                                RESETD          @[ , 124],
                                PHASESEL[0]     @[ , 126],
                                
                                STDBY           @[ , 152],
                                PENABLE         @[ , 154],
                                PFDEN           @[ , 158],
                                TEST_SE_N       @[ , 160],
                                
                                PWRITE          @[ , 186],
                                TEST_SI2        @[ , 188],
                                PWDATA[0]       @[ , 190],
                                PWDATA[5]       @[ , 192],
                                FPHASESTEP_N    @[ , 194],
                                PADDR[4]        @[ , 196],
                                
                                TEST_SI1        @[ , 224],
                                PWDATA[7]       @[ , 226],
                                PWDATA[4]       @[ , 228],
                                TEST_RSTN       @[ , 230],
                                
                                PRESETN         @[ , 258],
                                LDO_TEST_SEL    @[ , 262],
                                
                                TEST_CLK        @[ , 382],
                                RESETC          @[ , 384],
                                PWDATA[6]       @[ , 386],
                                
                                CLK_TEST_SEL[2] @[ , 410],
                                PLL_PWD         @[ , 412],
                                PSEL            @[ , 414],
                                CPHASESTEP_N    @[ , 420], 
                                
                                CLK_TEST_SEL[0] @[ , 446],
                                PWDATA[1]       @[ , 450],
                                PWDATA[3]       @[ , 452],
                                PADDR[3]        @[ , 456],
                                
                                TEST_SI0        @[ , 484],
                                PHASESEL[1]     @[ , 486],
                                PWDATA[2]       @[ , 488],
                                TEST_MODE_N     @[ , 490],
                                
                                LOAD_FPHASE     @[ , 520],
                                CLK_TEST_SEL[1] @[ , 522],
                                PHASEDIR        @[ , 528],
                                
                                // 2nd
                                RESETM          @[ , 124+1200],
                                
                                PADDR[1]        @[ , 158+1200],
                                CLKOP_GATE      @[ , 196+1200],
                                CLKOS_GATE      @[ , 266+1200],
                                
                                RST             @[ , 384+1200],
                                
                                PADDR[2]        @[ , 412+1200],
                                PADDR[0]        @[ , 420+1200],
                                CLKOS3_GATE     @[ , 456+1200],
                                CLKOS2_GATE     @[ , 526+1200],
                                
                                // to mux
                                CLKFB           @[ , 580+1200],
                                CLKI            @[ ,  60+1200]
                            >
              ->  [ 100, ]
              
              ->  [ , 0 ]
                            <
                                PRDATA[7]       @[ , 450+1200],
                                PRDATA[6]       @[ , 452+1200],
                                PRDATA[5]       @[ , 454+1200],
                                PRDATA[4]       @[ , 456+1200],
                                PRDATA[3]       @[ , 458+1200],
                                PRDATA[2]       @[ , 460+1200],
                                PRDATA[1]       @[ , 462+1200],
                                PRDATA[0]       @[ , 464+1200],
                                PREADY          @[ , 466+1200],
                                
                                CLKOS3          @[ , 110+1200],
                                CLKOS2          @[ , 120+1200],
                                CLKOS           @[ , 130+1200],
                                CLKOP           @[ , 140+1200]
                            >
              ->  [ 0, ]  ;

}; // symbol logsym of PLL

