Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Feb 17 18:15:30 2020
| Host         : shubham-HP-Desktop-Pro-G1-MT running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xczu9eg
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   494 |
| Unused register locations in slices containing registers |   501 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           16 |
|      2 |           47 |
|      3 |           26 |
|      4 |           61 |
|      5 |           17 |
|      6 |           22 |
|      7 |           11 |
|      8 |           17 |
|      9 |           11 |
|     10 |           19 |
|     11 |            5 |
|     12 |           20 |
|     13 |            8 |
|     14 |            3 |
|     15 |            7 |
|    16+ |          204 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4269 |          908 |
| No           | No                    | Yes                    |             166 |           43 |
| No           | Yes                   | No                     |            2886 |          719 |
| Yes          | No                    | No                     |            3945 |         1002 |
| Yes          | No                    | Yes                    |             153 |           32 |
| Yes          | Yes                   | No                     |            3444 |          764 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                Clock Signal                |                                                                                                                                     Enable Signal                                                                                                                                     |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                                                    | design_1_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/GEARBOX_I/GEARBOX_CTRL_I/E[0]                                                                                                                                                                                                            | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/GEARBOX_I/GEARBOX_CTRL_I/wr_ptr_reg[3]_0                                                                                                                                                   |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/PEC_I/SC_I/f                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                        | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                               |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                      | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                               |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                      | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                               |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/g_inst/inst/SLOT_3.inst_slot0/AXI4LITE.write_ptr                                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_RD_I/FSM_sequential_state[1]_i_1_n_0                                                                                                                                                                                    | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/g_inst/inst/SLOT_3.inst_slot0/AXI4LITE.read_ptr                                                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/CTRL_FIFO_I/REG_G.FIFO_CTRL_I/cont[1]_i_1__11_n_0                                                                                                                                                                                                   | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/FIFO_DIN_I/REG_G.FIFO_CTRL_I/cont[1]_i_1__13_n_0                                                                                                                                                                                                    | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/FIFO_DIN_WORDS_I/REG_G.FIFO_CTRL_I/cont[1]_i_1__12_n_0                                                                                                                                                                                              | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/FIFO_DIN_WORDS_I/REG_G.FIFO_CTRL_I/E[0]                                                                                                                                                                                                             | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/FIFO_DIN_WORDS_I/REG_G.FIFO_CTRL_I/full_reg_1[0]                                                                                                                                                                                                    | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/FIFO_DOUT_I/REG_G.FIFO_CTRL_I/cont[1]_i_1__15_n_0                                                                                                                                                                                                   | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ADDR_GEN_I/INSTR_FORK_I/FIFO_M2_I/REG_G.FIFO_CTRL_I/cont[1]_i_1__3_n_0                                                                                                                                                             | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_RD_I/reg_rdata[5]_i_1_n_0                                                                                                                                                                                               | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ADDR_GEN_I/INSTR_FORK_I/FIFO_M1_I/REG_G.FIFO_CTRL_I/cont[1]_i_1__2_n_0                                                                                                                                                             | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/E[0]                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_en_0                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                           |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/FIFO_DOUT_WORDS_I/REG_G.FIFO_CTRL_I/cont[1]_i_1__14_n_0                                                                                                                                                                                             | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/FIFO_DOUT_WORDS_I/REG_G.FIFO_CTRL_I/E[0]                                                                                                                                                                                                            | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/AXIS_FORK2_I/FIFO_M0_I/REG_G.FIFO_CTRL_I/cont[1]_i_1__6_n_0                                                                                                                                                                              | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/FIFO_DOUT_WORDS_I/REG_G.FIFO_CTRL_I/full_reg_1[0]                                                                                                                                                                                                   | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1]_1[0]                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_WR_I/p_8_out                                                                                                                                                                                                            | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/AXI_LITE_CONV_I/FIFO_AW_I/LUTRAM_G.FIFO_CTRL_I/empty_reg_3[0]                                                                                                                                                                                       | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ADDR_GEN_I/INSTR_FORK_I/FIFO_M0_I/REG_G.FIFO_CTRL_I/cont[1]_i_1__1_n_0                                                                                                                                                             | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1][0]                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/OP_IF_I/DOUT_WORDS_I/FIFO_TIMING_OPT_I/REG_G.FIFO_CTRL_I/cont[1]_i_1__21_n_0                                                                                                                                                                     | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/PEC_I/SC_I/AXIS_FORK2_I/FIFO_M0_I/REG_G.FIFO_CTRL_I/cont[1]_i_1_n_0                                                                                                                                                                | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/OP_IF_I/AXIS_FORK3_I/FIFO_M1_I/REG_G.FIFO_CTRL_I/cont[1]_i_1__18_n_0                                                                                                                                                                             | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/OP_IF_I/AXIS_FORK3_I/FIFO_M0_I/REG_G.FIFO_CTRL_I/cont[1]_i_1__17_n_0                                                                                                                                                                             | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/PEC_I/SC_I/AXIS_FORK2_I/FIFO_M1_I/REG_G.FIFO_CTRL_I/cont[1]_i_1__0_n_0                                                                                                                                                             | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1]_0[0]                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/AXI_LITE_CONV_I/AXI_CONV_RD_I/state__1                                                                                                                                                                                                              | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/AXI_LITE_CONV_I/FIFO_AW_I/LUTRAM_G.FIFO_CTRL_I/LUTRAM_G.wren                                                                                                                                                                                        | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/FIFO_STATUS_I/REG_G.FIFO_CTRL_I/cont[1]_i_1__16_n_0                                                                                                                                                                                                 | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/DIN_IF_I/FIFO_TIMING_OPT_I/REG_G.FIFO_CTRL_I/cont[1]_i_1__20_n_0                                                                                                                                                                         | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/AXI_LITE_CONV_I/FIFO_AW_I/LUTRAM_G.FIFO_CTRL_I/empty_reg_4[0]                                                                                                                                                                                       | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/AXIS_FORK2_I/FIFO_M1_I/REG_G.FIFO_CTRL_I/cont[1]_i_1__19_n_0                                                                                                                                                                             | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/AXI_LITE_CONV_I/FIFO_W_I/LUTRAM_G.FIFO_CTRL_I/LUTRAM_G.wren                                                                                                                                                                                         | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                          |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                          |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/vio_0/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[0][0]                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ADDR_GEN_I/ipm_rden_pipe_reg[2]_0[0]                                                                                                                                                                                               | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/CRC_I/CTRL_I/E[0]                                                                                                                                                                                                                  | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_0/inst/WRAPPER_I/AXI_LITE_CONV_I/FIFO_AW_I/LUTRAM_G.FIFO_CTRL_I/core_reset_n_o_reg                                                                                                                                     |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/GEARBOX_I/GEARBOX_CTRL_I/E[0]                                                                                                                                                                                                      | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/GEARBOX_I/GEARBOX_CTRL_I/wr_ptr_reg[2]_0                                                                                                                                             |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/OP_IF_I/OP_DATA_MEM_IF_I/LUTRAM_G.wren                                                                                                                                                                                                           | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/OP_IF_I/FIFO_WORDS_I/SRL_G.GLB_SRL_FIFO_I/E[0]                                                                                                                                                                                                   | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/XOA_I/XOA_CALC_I/stagenum                                                                                                                                                                                                          | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/XOA_I/XOA_CALC_I/stagenum[2]_i_1_n_0                                                                                                                                                 |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/XOA_I/XOA_CALC_I/stagescnt[2]_i_1_n_0                                                                                                                                                                                              | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/AXI_LITE_CONV_I/FIFO_AW_I/LUTRAM_G.FIFO_CTRL_I/cont[2]_i_1__1_n_0                                                                                                                                                                                   | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/AXI_LITE_CONV_I/FIFO_W_I/LUTRAM_G.FIFO_CTRL_I/cont[2]_i_1__2_n_0                                                                                                                                                                                    | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_RD_I/reg_rdata[4]_i_1_n_0                                                                                                                                                                                               | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/EXT_LPF/lpf_int                                                                                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/GEARBOX_I/GEARBOX_CTRL_I/E[0]                                                                                                                                                                                                            | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/GEARBOX_I/GEARBOX_CTRL_I/wr_ptr_reg[3]_9                                                                                                                                                   |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/CRC_I/IN_SKID_I/LUTRAM_G.FIFO_CTRL_I/cont[3]_i_1_n_0                                                                                                                                                                               | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/CRC_I/IN_SKID_I/LUTRAM_G.FIFO_CTRL_I/out_of_reset_reg                                                                                                                                                                              | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ADDR_GEN_I/INSTR_FORK_I/FIFO_M0_I/REG_G.FIFO_CTRL_I/empty_reg_1                                                                                                                      |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                 |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_RD_I/reg_rdata[10]_i_1_n_0                                                                                                                                                                                              | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/AXIS_FORK2_I/FIFO_M1_I/REG_G.FIFO_CTRL_I/ip_ctrl_tvalid_pipe_reg[3]                                                                                                                                                                      | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/GEARBOX_I/GEARBOX_CTRL_I/E[0]                                                                                                                                                                                                      | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/GEARBOX_I/GEARBOX_CTRL_I/wr_ptr_reg[2]_1                                                                                                                                             |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/AXI_LITE_CONV_I/FIFO_AW_I/LUTRAM_G.FIFO_CTRL_I/space_cnt_reg[8]                                                                                                                                                                                     | design_1_i/polar_0/inst/INNER_CORE_I/OP_IF_I/GEARBOX_I/GEARBOX_CTRL_I/wr_ptr_reg[3]_rep_1                                                                                                                                               |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/GEARBOX_I/GEARBOX_CTRL_I/E[0]                                                                                                                                                                                                      | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/GEARBOX_I/GEARBOX_CTRL_I/wr_ptr_reg[3]_1                                                                                                                                             |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/OP_IF_I/FIFO_DATA_I/LUTRAM_G.FIFO_CTRL_I/cont[3]_i_1__0_n_0                                                                                                                                                                                      | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/cnt[3]_i_1__36_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt[3]_i_1__35_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1__33_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1__32_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1__31_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1__30_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1__29_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1__28_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1__27_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt[3]_i_1__34_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1__26_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1__25_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1__24_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1__23_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1__22_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                             |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                             |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                      |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                         |                4 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/cnt[3]_i_1__37_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                             |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__38_n_0                                                                                                                              |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                           |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PARAM_I/AXIS_REG_I/block_p_tvalid_pipe_reg[2][0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ITLV_I/ITLV_BYPASS_WORDS_FIFO_I/SRL_G.GLB_SRL_FIFO_I/SRL_G.rden                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ITLV_I/SRL_LEVEL_G.wren_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/GEARBOX2_I/GEARBOX_CTRL_I/wr_ptr[4]_i_1__0_n_0                                                                                                                                                                                     | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                5 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/GEARBOX2_I/GEARBOX_CTRL_I/SRL_LEVEL_G.rden_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ITLV_I/p_32_in                                                                                                                                                                                                                     | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/INFO_COUNT_I/IN_SKID_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/content_cnt_reg[4]_2[0]                                                                                                                                                          | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/empty_reg[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/XOA_I/XOA_CALC_I/p_1_in3_in                                                                                                                                                                                                        | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/XOA_I/XOA_CALC_I/waddrin[4]_i_1_n_0                                                                                                                                                  |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/XOA_I/XOA_CALC_I/enboutcnt                                                                                                                                                                                                         | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/XOA_I/XOA_CALC_I/raddrout[4]_i_1_n_0                                                                                                                                                 |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/XOA_I/XOA_CALC_I/enbcnt                                                                                                                                                                                                            | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/XOA_I/XOA_CALC_I/raddr[4]_i_1__0_n_0                                                                                                                                                 |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/AXIS_FORK2_I/FIFO_M0_I/REG_G.FIFO_CTRL_I/not_full_1_reg                                                                                                                                                                                  | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/AXI_LITE_CONV_I/FIFO_AW_I/LUTRAM_G.FIFO_CTRL_I/space_cnt_reg[8]                                                                                                                                                                                     | design_1_i/polar_0/inst/WRAPPER_I/AXI_LITE_CONV_I/FIFO_AW_I/LUTRAM_G.FIFO_CTRL_I/wr_ptr_reg[3]_rep                                                                                                                                      |                4 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/BLOCK_OUTPUT_I/FIFO_BLOCK_I/SRL_G.GLB_SRL_FIFO_I/E[0]                                                                                                                                                                                    | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/PC_INS_I/p_0_in                                                                                                                                                                                                                    | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/PC_INS_I/p_shft[4]_i_1_n_0                                                                                                                                                           |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                      | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                2 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/CRC_DIN_WORDS_FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/INST_G.SRL_ARRAY_I/SRL_LEVEL_G.wren                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_1                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[5]_i_1_n_0                                                                                                                                |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en_1                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[5]_0                                                                                                                                  |                4 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/GEARBOX_I/GEARBOX_CTRL_I/sk5_grb_dout_words_tready                                                                                                                                                                                 | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/FIFO_STATUS_I/REG_G.FIFO_CTRL_I/empty_reg_0[0]                                                                                                                                                                                                      | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/FIFO_STATUS_I/REG_G.FIFO_CTRL_I/E[0]                                                                                                                                                                                                                | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/GEARBOX_I/GEARBOX_CTRL_I/E[0]                                                                                                                                                                                                      | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/GEARBOX_I/GEARBOX_CTRL_I/wr_ptr_reg[3]_0                                                                                                                                             |                6 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/XOA_I/XOA_CTRL_I/enb64cnt                                                                                                                                                                                                          | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/GEARBOX_I/GEARBOX_CTRL_I/rd_avail_2_reg[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/XOA_I/XOA_CALC_I/E[0]                                                                                                                                                                                                              | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/rst_ps8_0_99M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/SEQ/seq_clr                                                                                                                                                                                                 |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/PEC_I/SC_I/AXIS_FORK2_I/FIFO_M0_I/REG_G.FIFO_CTRL_I/out_of_reset_reg[0]                                                                                                                                                            | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/PEC_I/SC_I/AXIS_FORK2_I/FIFO_M0_I/REG_G.FIFO_CTRL_I/E[0]                                                                                                                                                                           | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                              |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                6 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                      |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/p_2_out                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_WR_I/p_9_out                                                                                                                                                                                                            | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                4 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_WR_I/core_axi_wr_protect_wdata_reg_2                                                                                                                                                                                    | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                      | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                              |                1 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                            |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                      | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                              |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/p_1_out                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                      |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_0/inst/INNER_CORE_I/PARAM_I/AXIS_REG_I/m_axis_tvalid_i_reg_1                                                                                                                                                           |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_RD_I/polar_code_reg2_rd                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_RD_I/polar_code_addr[6]_i_1__0_n_0                                                                                                                                                                                      | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_RD_I/polar_code_reg0_rd                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_RD_I/polar_code_reg3_rd                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                              |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/rd_avail_2_reg_2                                                                                                                                                                                       | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/rd_avail_2_reg_1                                                                                                                                         |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/OP_IF_I/FIFO_DATA_I/LUTRAM_G.FIFO_CTRL_I/empty_reg_1[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/XOA_I/XOA_CTRL_I/bit64cnt0                                                                                                                                                                                                         | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/INFO_COUNT_I/IN_SKID_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/E[0]                                                                                                                                                                             | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ADDR_GEN_I/INSTR_FORK_I/FIFO_M2_I/REG_G.FIFO_CTRL_I/empty_reg_1[0]                                                                                                                   |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                              |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/OP_IF_I/GEARBOX_I/GEARBOX_CTRL_I/dwi_da_dout_words_tready                                                                                                                                                                                        | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/CRC_I/IN_SKID_I/LUTRAM_G.FIFO_CTRL_I/E[0]                                                                                                                                                                                          | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ADDR_GEN_I/INSTR_FORK_I/FIFO_M0_I/REG_G.FIFO_CTRL_I/SR[0]                                                                                                                            |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/XOA_I/XOA_CALC_I/bitoutcnt0                                                                                                                                                                                                        | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/XOA_I/XOA_CALC_I/stagescnt1                                                                                                                                                                                                        | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                       |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                        |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                         |                1 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/OP_IF_I/DOUT_WORDS_I/FIFO_TIMING_OPT_I/REG_G.FIFO_CTRL_I/E[0]                                                                                                                                                                                    | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                              |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_RD_I/reg_rdata[31]_i_1_n_0                                                                                                                                                                                              | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                5 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/OP_IF_I/DOUT_WORDS_I/FIFO_TIMING_OPT_I/REG_G.FIFO_CTRL_I/empty_reg_3[0]                                                                                                                                                                          | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                5 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/PEC_I/SC_I/w                                                                                                                                                                                                                       | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/PEC_I/SC_I/cy_reg_n_0                                                                                                                                                                |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/DIN_IF_I/FIFO_TIMING_OPT_I/REG_G.FIFO_CTRL_I/empty_reg_12[0]                                                                                                                                                                             | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                5 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_01                                                                                                                                                    |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                         |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_211_in                                                                                                                                                |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/DIN_IF_I/FIFO_TIMING_OPT_I/REG_G.FIFO_CTRL_I/E[0]                                                                                                                                                                                        | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                           |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en_1                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                 |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/GEARBOX_I/GEARBOX_CTRL_I/content_cnt_reg[8]_0[0]                                                                                                                                                                                         | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                         |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                         |                4 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/OP_IF_I/FIFO_WORDS_I/SRL_G.GLB_SRL_FIFO_I/not_full_1_reg_0                                                                                                                                                                                       | design_1_i/polar_0/inst/INNER_CORE_I/OP_IF_I/OP_ADDR_GEN_I/count_p[n][11]_i_1_n_0                                                                                                                                                       |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_RD_I/polar_ba_table_addr[9]_i_1__0_n_0                                                                                                                                                                                  | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                4 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/GEARBOX_I/GEARBOX_CTRL_I/SRL_G.wren                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                          |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                       |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/INFO_COUNT_I/IN_SKID_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/E[0]                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]       |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_RD_I/polar_ba_table_rd                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                       |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]       |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/rd_avail_2_reg_2                                                                                                                                                                                       | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                8 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/CRC_I/CTRL_I/Q[0]                                                                                                                                                                                                                  | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/CRC_I/CTRL_I/crc_fb_mask_e1                                                                                                                                                          |                3 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/XYM_G[2].XYM_MEM_G.MEM_XYM_I/ECC_G.PIPE_REG_RDEN_I/E[0]                                                                                                                                                                            | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_RD_I/reg_rdata[26]_i_1_n_0                                                                                                                                                                                              | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                6 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                5 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/AXIS_REG_I/E[0]                                                                                                                                                                                                                    | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ITLV_I/count_info_id[11]_i_1_n_0                                                                                                                                                     |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                1 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/AXIS_FORK2_I/FIFO_M1_I/REG_G.FIFO_CTRL_I/wptr_reg[0]_0[0]                                                                                                                                                                                | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/AXIS_FORK2_I/FIFO_M1_I/REG_G.FIFO_CTRL_I/E[0]                                                                                                                                                                                            | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/BLOCK_OUTPUT_I/FIFO_BLOCK_I/SRL_G.GLB_SRL_FIFO_I/E[0]                                                                                                                                                                                    | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/AXIS_FORK2_I/FIFO_M0_I/REG_G.FIFO_CTRL_I/SR[0]                                                                                                                                             |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_WR_I/core_axi_wr_protect_wdata_reg_1                                                                                                                                                                                    | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/XYM_G[3].XYM_MEM_G.MEM_XYM_I/ECC_G.PIPE_REG_RDEN_I/E[0]                                                                                                                                                                            | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_0[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/INFO_COUNT_I/IN_SKID_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/content_cnt_reg[4]_1[0]                                                                                                                                                          | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               11 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                         |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]       |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ITLV_I/count_op_id0                                                                                                                                                                                                                | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ITLV_I/count_op_id[11]_i_1_n_0                                                                                                                                                       |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                       |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/OP_IF_I/AXIS_FORK3_I/FIFO_M1_I/REG_G.FIFO_CTRL_I/empty_reg_1[0]                                                                                                                                                                                  | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/GEARBOX_I/GEARBOX_CTRL_I/space_cnt                                                                                                                                                                                                 | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                9 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/OP_IF_I/AXIS_FORK3_I/FIFO_M1_I/REG_G.FIFO_CTRL_I/E[0]                                                                                                                                                                                            | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                5 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/OP_IF_I/AXIS_FORK3_I/FIFO_M0_I/REG_G.FIFO_CTRL_I/E[0]                                                                                                                                                                                            | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                5 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/OP_IF_I/AXIS_FORK3_I/FIFO_M0_I/REG_G.FIFO_CTRL_I/empty_reg_0[0]                                                                                                                                                                                  | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                5 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PARAM_I/block_p_tvalid_pipe_reg[2]_0[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/PEC_I/SC_I/AXIS_FORK2_I/FIFO_M1_I/REG_G.FIFO_CTRL_I/E[0]                                                                                                                                                                           | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                4 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                5 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/PEC_I/SC_I/AXIS_FORK2_I/FIFO_M1_I/REG_G.FIFO_CTRL_I/out_of_reset_reg[0]                                                                                                                                                            | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                5 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_WR_I/p_4_in[1]                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/GEARBOX_I/GEARBOX_CTRL_I/E[0]                                                                                                                                                                                                      | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                7 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_WR_I/p_4_in[2]                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/FIFO_DIN_WORDS_I/REG_G.FIFO_CTRL_I/ip_cnt0_4                                                                                                                                                                                                        | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/FIFO_DOUT_WORDS_I/REG_G.FIFO_CTRL_I/ip_cnt0                                                                                                                                                                                                         | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/CTRL_FIFO_I/REG_G.FIFO_CTRL_I/E[0]                                                                                                                                                                                                                  | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                6 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/CTRL_FIFO_I/REG_G.FIFO_CTRL_I/full_reg_1[0]                                                                                                                                                                                                         | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                5 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/vio_0/inst/DECODER_INST/xsdb_addr_8_p2                                                                                                                                                                                       |                5 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                7 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_4[0]                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                6 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/IP_ADDR_GEN_I/SRL_LEVEL_G.wren                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/GEARBOX_I/GEARBOX_CTRL_I/rd_avail_2_reg[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |               14 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |               15 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |               12 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |               14 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |               11 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |               13 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |               14 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |               11 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                         |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/vio_0/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                                              | design_1_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                |                5 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/AXIS_REG_I/m_axis_tdata[k][11]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ITLV_I/SRL_LEVEL_G.wren_1                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                5 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                         |                8 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                              |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ADDR_GEN_I/INSTR_FORK_I/FIFO_M1_I/REG_G.FIFO_CTRL_I/E[0]                                                                                                                                                                           | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                6 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/GEARBOX2_I/GEARBOX_CTRL_I/SRL_LEVEL_G.rden                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ADDR_GEN_I/INSTR_FORK_I/FIFO_M1_I/REG_G.FIFO_CTRL_I/m_axis_param_crc_tvalid_reg[0]                                                                                                                                                 | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                5 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                             |                                                                                                                                                                                                                                         |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/vio_0/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               12 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/AXI_LITE_CONV_I/AXI_CONV_RD_I/reg_addr_n_0                                                                                                                                                                                                          | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                5 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/AXI_LITE_CONV_I/FIFO_AW_I/LUTRAM_G.FIFO_CTRL_I/empty_reg_1                                                                                                                                                                                          | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                7 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                5 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_RD_I/addr                                                                                                                                                                                                               | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ZERO_INS_I/SR[0]                                                                                                                                                                     |                5 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ITLV_I/ITLV_BYPASS_FIFO_I/SRL_G.GLB_SRL_FIFO_I/SRL_G.rden                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                6 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                6 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/AXI_LITE_CONV_I/FIFO_AW_I/LUTRAM_G.FIFO_CTRL_I/out_of_reset_reg_2[0]                                                                                                                                                                                | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/SKID5_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/rd_avail_2_reg_1                                                                                                                                                                                | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               11 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/rd_avail_2_reg_3[0]                                                                                                                                                                                    | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/PEC_I/SC_I/AXIS_FORK2_I/FIFO_M1_I/REG_G.FIFO_CTRL_I/SRL_G.rden                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/PC_INS_I/SRL_G.wren                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/FIFO_DIN_I/REG_G.FIFO_CTRL_I/full_reg_1[0]                                                                                                                                                                                                          | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                7 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                9 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/p_4_out                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/GEARBOX_I/GEARBOX_CTRL_I/E[0]                                                                                                                                                                                                            | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                8 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/FIFO_DIN_I/REG_G.FIFO_CTRL_I/E[0]                                                                                                                                                                                                                   | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                7 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ITLV_I/SRL_LEVEL_G.wren                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |             23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ITLV_I/p_0_in1_in                                                                                                                                                                                                                  | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                7 |             23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/GEARBOX_I/GEARBOX_CTRL_I/SRL_LEVEL_G.rden                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/AXI_LITE_CONV_I/FIFO_AW_I/LUTRAM_G.FIFO_CTRL_I/space_cnt_reg[8]                                                                                                                                                                                     | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                7 |             23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |               12 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/PC_INS_I/s_axis_din_tvalid_r_reg[2]_0[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/xym_core_rden_pipe_reg[2][0]_0[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               13 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                7 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/CRC_I/CTRL_I/Q[0]                                                                                                                                                                                                                  | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/CRC_I/CTRL_I/SR[0]                                                                                                                                                                   |                7 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                7 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                         |               13 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ADDR_GEN_I/INSTR_FORK_I/FIFO_M2_I/REG_G.FIFO_CTRL_I/m_axis_param_crc_tvalid_reg[0]                                                                                                                                                 | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               11 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ADDR_GEN_I/INSTR_FORK_I/FIFO_M2_I/REG_G.FIFO_CTRL_I/E[0]                                                                                                                                                                           | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               11 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                         |                3 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                         |                7 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                6 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                         |                7 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                         |                3 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/XYM_G[0].XYM_MEM_G.MEM_XYM_I/ECC_G.PIPE_REG_RDEN_I/E[0]                                                                                                                                                                            | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                7 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                6 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             |                                                                                                                                                                                                                                         |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/p_0_in10_in                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               12 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/PE_MEM_I/PE_UMEM_MEM_I/NO_ECC_G.SDP_RAM_RTL_I/umem_wren_mod0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/PE_MEM_I/PE_UMEM_MEM_I/NO_ECC_G.SDP_RAM_RTL_I/umem_wren_mod15_out                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             |                                                                                                                                                                                                                                         |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/AXI_LITE_CONV_I/FIFO_AW_I/LUTRAM_G.FIFO_CTRL_I/LUTRAM_G.wren                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/PE_MEM_I/PE_UMEM_MEM_I/NO_ECC_G.SDP_RAM_RTL_I/umem_wren_mod11_out                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/AXI_LITE_CONV_I/AXI_CONV_RD_I/s_axi_rdata__0_n_0                                                                                                                                                                                                    | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               12 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/PE_MEM_I/PE_UMEM_MEM_I/NO_ECC_G.SDP_RAM_RTL_I/umem_wren_mod13_out                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_3[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                     |               19 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ITLV_I/NULL_REMOVE_I/p_55_in                                                                                                                                                                                                       | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               11 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/INFO_COUNT_I/bam_mute_pipe_reg[3]_0                                                                                                                                                  |               10 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/bam_core_rden_pipe_reg[2]_0[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_2[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                     |               20 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                     |               22 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_1[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                     |               21 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/CRC_I/IN_SKID_I/LUTRAM_G.FIFO_CTRL_I/E[0]                                                                                                                                                                                          | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               14 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               17 |             33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                6 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               22 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/AXI_LITE_CONV_I/FIFO_AW_I/LUTRAM_G.FIFO_CTRL_I/empty_reg_2[0]                                                                                                                                                                                       | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                9 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_WR_I/p_4_in[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ITLV_I/ITLV_BYPASS_FIFO_I/SRL_G.GLB_SRL_FIFO_I/SRL_G.wren                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ADDR_GEN_I/INSTR_FORK_I/FIFO_M0_I/REG_G.FIFO_CTRL_I/m_axis_param_crc_tvalid_reg[0]                                                                                                                                                 | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               14 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/AXI_LITE_CONV_I/FIFO_AW_I/LUTRAM_G.FIFO_CTRL_I/space_cnt_reg[8]                                                                                                                                                                                     | design_1_i/polar_0/inst/INNER_CORE_I/OP_IF_I/FIFO_WORDS_I/SRL_G.GLB_SRL_FIFO_I/INST_G.fifo_2_reg[11]_13                                                                                                                                 |               25 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ADDR_GEN_I/INSTR_FORK_I/FIFO_M0_I/REG_G.FIFO_CTRL_I/E[0]                                                                                                                                                                           | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               14 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ADDR_GEN_I/input_side_enable_e0                                                                                                                                                                                                    | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               12 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/BAM_PU_I/ECC_G.PIPE_REG_RDEN_I/E[0]                                                                                                                                                                                                | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                9 |             39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/CRC_DIN_FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/INST_G.SRL_ARRAY_I/SRL_LEVEL_G.wren                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/GEARBOX_I/GEARBOX_CTRL_I/SRL_LEVEL_G.rden_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                              |               32 |             40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_WR_I/polar_ba_table_wr_reg_0[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             42 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/AXI_LITE_CONV_I/FIFO_AW_I/LUTRAM_G.FIFO_CTRL_I/E[0]                                                                                                                                                                                                 | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               12 |             42 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/AXIS_FORK2_I/FIFO_M0_I/REG_G.FIFO_CTRL_I/E[0]                                                                                                                                                                                            | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               20 |             43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/AXIS_FORK2_I/FIFO_M0_I/REG_G.FIFO_CTRL_I/wptr_reg[0]_0[0]                                                                                                                                                                                | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               21 |             43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/CRC_I/CTRL_I/Q[2]                                                                                                                                                                                                                  | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               19 |             46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/INFO_COUNT_I/IN_SKID_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/INST_G.SRL_ARRAY_I/SRL_LEVEL_G.wren                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             47 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/INFO_COUNT_I/IN_SKID_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/SRL_LEVEL_G.rden                                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             47 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                         |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/AXI_LITE_CONV_I/FIFO_W_I/LUTRAM_G.FIFO_CTRL_I/LUTRAM_G.wren                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                         |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/GEARBOX_I/GEARBOX_CTRL_I/E[0]                                                                                                                                                                                                            | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/DIN_IF_I/FIFO_TIMING_OPT_I/REG_G.FIFO_CTRL_I/empty_reg_13                                                                                                                                  |               34 |             49 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               11 |             49 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               13 |             49 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             49 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               13 |             49 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             49 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             49 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                         |               22 |             54 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/BLOCK_OUTPUT_I/FIFO_TLAST_I/SRL_G.GLB_SRL_FIFO_I/rd_avail_2_reg_1[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               15 |             54 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                         |               23 |             54 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/AXIS_FORK2_I/FIFO_M0_I/REG_G.FIFO_CTRL_I/not_full_1_reg                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             54 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/SKID5_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/rd_avail_2_reg_1                                                                                                                                                                                |                                                                                                                                                                                                                                         |               15 |             58 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/XOA_I/XOA_CALC_I/wdata1[63]_i_1_n_0                                                                                                                                                  |               28 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/XOA_I/XOA_CALC_I/wdata2[63]_i_1_n_0                                                                                                                                                  |               40 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/XOA_I/XOA_CTRL_I/ip_rden                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               16 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               24 |             65 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PARAM_I/AXIS_REG_I/p_2_out                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               23 |             67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/CRC_I/CTRL_I/Q[1]                                                                                                                                                                                                                  | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               30 |             72 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/CRC_I/CTRL_I/Q[0]                                                                                                                                                                                                                  | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               32 |             76 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               24 |             76 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               21 |             76 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ADDR_GEN_I/ipm_rden_pipe_reg[2]_0[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/GEARBOX_I/GEARBOX_CTRL_I/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               34 |             95 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                           |               28 |            102 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               24 |            103 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/XOA_I/XOA_CTRL_I/op_wren_mod10_out                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/CRC_I/IN_SKID_I/LUTRAM_G.FIFO_CTRL_I/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/XOA_I/XOA_CTRL_I/D[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/XOA_I/XOA_CALC_I/xoa_itm_rden                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/FIFO_DOUT_I/REG_G.FIFO_CTRL_I/E[0]                                                                                                                                                                                                                  | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               43 |            129 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/FIFO_DOUT_I/REG_G.FIFO_CTRL_I/full_reg_1[0]                                                                                                                                                                                                         | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               43 |            129 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/GEARBOX_I/GEARBOX_CTRL_I/E3_FF_G.m_axis_dout_tvalid_reg_0[0]                                                                                                                                                                             |                                                                                                                                                                                                                                         |               64 |            133 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/OP_IF_I/FIFO_WORDS_I/SRL_G.GLB_SRL_FIFO_I/not_full_1_reg_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               17 |            136 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               18 |            145 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               17 |            145 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/XOA_I/XOA_CALC_I/xoa_itm_wren                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |            160 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/OP_IF_I/OP_DATA_MEM_IF_I/LUTRAM_G.wren                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |            160 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/iom_wren                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               10 |            160 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/GEARBOX_I/GEARBOX_CTRL_I/E[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               71 |            167 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/rd_avail_2_reg_2                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               64 |            264 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/AXI_LITE_CONV_I/FIFO_AW_I/LUTRAM_G.FIFO_CTRL_I/space_cnt_reg[8]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               93 |            265 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/OP_IF_I/DOUT_WORDS_I/FIFO_TIMING_OPT_I/REG_G.FIFO_CTRL_I/empty_reg_1                                                                                                                                                                             |                                                                                                                                                                                                                                         |               79 |            268 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ITLV_I/post_null_mask                                                                                                                                                                                                              | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               59 |            328 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ITLV_I/NULL_INSERT_I/E[0]                                                                                                                                                                                                          | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ITLV_I/pre_itlv_reg[175]_i_1_n_0                                                                                                                                                     |               59 |            352 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                         |              117 |            505 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |              390 |           1669 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |              888 |           4899 |
+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


