// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module CompareArray(	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:96:7]
  input  [7:0]  io_in1_0,	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:97:14]
  input  [7:0]  io_in1_1,	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:97:14]
  input  [7:0]  io_in1_2,	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:97:14]
  input  [7:0]  io_in1_3,	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:97:14]
  input  [7:0]  io_in1_4,	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:97:14]
  input  [7:0]  io_in1_5,	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:97:14]
  input  [7:0]  io_in1_6,	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:97:14]
  input  [7:0]  io_in1_7,	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:97:14]
  input  [7:0]  io_in1_8,	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:97:14]
  input  [7:0]  io_in1_9,	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:97:14]
  input  [7:0]  io_in1_10,	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:97:14]
  input  [7:0]  io_in1_11,	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:97:14]
  input  [7:0]  io_in1_12,	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:97:14]
  input  [7:0]  io_in1_13,	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:97:14]
  input  [7:0]  io_in1_14,	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:97:14]
  input  [7:0]  io_in1_15,	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:97:14]
  input  [7:0]  io_in2_0,	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:97:14]
  input  [7:0]  io_in2_1,	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:97:14]
  input  [7:0]  io_in2_2,	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:97:14]
  input  [7:0]  io_in2_3,	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:97:14]
  input  [7:0]  io_in2_4,	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:97:14]
  input  [7:0]  io_in2_5,	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:97:14]
  input  [7:0]  io_in2_6,	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:97:14]
  input  [7:0]  io_in2_7,	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:97:14]
  input  [7:0]  io_in2_8,	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:97:14]
  input  [7:0]  io_in2_9,	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:97:14]
  input  [7:0]  io_in2_10,	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:97:14]
  input  [7:0]  io_in2_11,	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:97:14]
  input  [7:0]  io_in2_12,	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:97:14]
  input  [7:0]  io_in2_13,	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:97:14]
  input  [7:0]  io_in2_14,	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:97:14]
  input  [7:0]  io_in2_15,	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:97:14]
  input  [1:0]  io_eew,	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:97:14]
  input         io_signed,	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:97:14]
  input         io_less,	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:97:14]
  input         io_sle,	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:97:14]
  input         io_inv,	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:97:14]
  output [15:0] io_minmax,	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:97:14]
  output [15:0] io_result	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:97:14]
);

  wire [15:0]      result_bits_3;	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:132:29]
  wire [15:0]      minmax_bits_3;	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:131:40]
  wire [15:0]      result_bits_2;	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:132:29]
  wire [15:0]      minmax_bits_2;	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:131:40]
  wire [15:0]      result_bits_1;	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:132:29]
  wire [15:0]      minmax_bits_1;	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:131:40]
  wire [15:0]      result_bits_0;	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:130:14]
  wire             eq_0 = io_in2_0 == io_in1_0;	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:110:47]
  wire             eq_1 = io_in2_1 == io_in1_1;	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:110:47]
  wire             eq_2 = io_in2_2 == io_in1_2;	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:110:47]
  wire             eq_3 = io_in2_3 == io_in1_3;	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:110:47]
  wire             eq_4 = io_in2_4 == io_in1_4;	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:110:47]
  wire             eq_5 = io_in2_5 == io_in1_5;	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:110:47]
  wire             eq_6 = io_in2_6 == io_in1_6;	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:110:47]
  wire             eq_7 = io_in2_7 == io_in1_7;	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:110:47]
  wire             eq_8 = io_in2_8 == io_in1_8;	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:110:47]
  wire             eq_9 = io_in2_9 == io_in1_9;	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:110:47]
  wire             eq_10 = io_in2_10 == io_in1_10;	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:110:47]
  wire             eq_11 = io_in2_11 == io_in1_11;	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:110:47]
  wire             eq_12 = io_in2_12 == io_in1_12;	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:110:47]
  wire             eq_13 = io_in2_13 == io_in1_13;	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:110:47]
  wire             eq_14 = io_in2_14 == io_in1_14;	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:110:47]
  wire             eq_15 = io_in2_15 == io_in1_15;	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:110:47]
  wire             lt_0 = io_in2_0 < io_in1_0;	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:111:48]
  wire             lt_1 = io_in2_1 < io_in1_1;	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:111:48]
  wire             lt_2 = io_in2_2 < io_in1_2;	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:111:48]
  wire             lt_3 = io_in2_3 < io_in1_3;	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:111:48]
  wire             lt_4 = io_in2_4 < io_in1_4;	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:111:48]
  wire             lt_5 = io_in2_5 < io_in1_5;	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:111:48]
  wire             lt_6 = io_in2_6 < io_in1_6;	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:111:48]
  wire             lt_7 = io_in2_7 < io_in1_7;	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:111:48]
  wire             lt_8 = io_in2_8 < io_in1_8;	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:111:48]
  wire             lt_9 = io_in2_9 < io_in1_9;	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:111:48]
  wire             lt_10 = io_in2_10 < io_in1_10;	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:111:48]
  wire             lt_11 = io_in2_11 < io_in1_11;	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:111:48]
  wire             lt_12 = io_in2_12 < io_in1_12;	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:111:48]
  wire             lt_13 = io_in2_13 < io_in1_13;	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:111:48]
  wire             lt_14 = io_in2_14 < io_in1_14;	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:111:48]
  wire             lt_15 = io_in2_15 < io_in1_15;	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:111:48]
  wire [3:0][15:0] _GEN = {{minmax_bits_3}, {minmax_bits_2}, {minmax_bits_1}, {result_bits_0}};	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:116:13, :130:14, :131:40]
  wire [3:0][15:0] _GEN_0 = {{result_bits_3}, {result_bits_2}, {result_bits_1}, {result_bits_0}};	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:117:13, :130:14, :132:29]
  assign result_bits_0 =
    {io_less ? (io_signed ? io_in2_15[7] & ~(io_in1_15[7]) : ~(io_in2_15[7]) & io_in1_15[7]) | io_in1_15[7] == io_in2_15[7] & lt_15 | io_sle & eq_15 : io_inv ^ eq_15,
     io_less ? (io_signed ? io_in2_14[7] & ~(io_in1_14[7]) : ~(io_in2_14[7]) & io_in1_14[7]) | io_in1_14[7] == io_in2_14[7] & lt_14 | io_sle & eq_14 : io_inv ^ eq_14,
     io_less ? (io_signed ? io_in2_13[7] & ~(io_in1_13[7]) : ~(io_in2_13[7]) & io_in1_13[7]) | io_in1_13[7] == io_in2_13[7] & lt_13 | io_sle & eq_13 : io_inv ^ eq_13,
     io_less ? (io_signed ? io_in2_12[7] & ~(io_in1_12[7]) : ~(io_in2_12[7]) & io_in1_12[7]) | io_in1_12[7] == io_in2_12[7] & lt_12 | io_sle & eq_12 : io_inv ^ eq_12,
     io_less ? (io_signed ? io_in2_11[7] & ~(io_in1_11[7]) : ~(io_in2_11[7]) & io_in1_11[7]) | io_in1_11[7] == io_in2_11[7] & lt_11 | io_sle & eq_11 : io_inv ^ eq_11,
     io_less ? (io_signed ? io_in2_10[7] & ~(io_in1_10[7]) : ~(io_in2_10[7]) & io_in1_10[7]) | io_in1_10[7] == io_in2_10[7] & lt_10 | io_sle & eq_10 : io_inv ^ eq_10,
     io_less ? (io_signed ? io_in2_9[7] & ~(io_in1_9[7]) : ~(io_in2_9[7]) & io_in1_9[7]) | io_in1_9[7] == io_in2_9[7] & lt_9 | io_sle & eq_9 : io_inv ^ eq_9,
     io_less ? (io_signed ? io_in2_8[7] & ~(io_in1_8[7]) : ~(io_in2_8[7]) & io_in1_8[7]) | io_in1_8[7] == io_in2_8[7] & lt_8 | io_sle & eq_8 : io_inv ^ eq_8,
     io_less ? (io_signed ? io_in2_7[7] & ~(io_in1_7[7]) : ~(io_in2_7[7]) & io_in1_7[7]) | io_in1_7[7] == io_in2_7[7] & lt_7 | io_sle & eq_7 : io_inv ^ eq_7,
     io_less ? (io_signed ? io_in2_6[7] & ~(io_in1_6[7]) : ~(io_in2_6[7]) & io_in1_6[7]) | io_in1_6[7] == io_in2_6[7] & lt_6 | io_sle & eq_6 : io_inv ^ eq_6,
     io_less ? (io_signed ? io_in2_5[7] & ~(io_in1_5[7]) : ~(io_in2_5[7]) & io_in1_5[7]) | io_in1_5[7] == io_in2_5[7] & lt_5 | io_sle & eq_5 : io_inv ^ eq_5,
     io_less ? (io_signed ? io_in2_4[7] & ~(io_in1_4[7]) : ~(io_in2_4[7]) & io_in1_4[7]) | io_in1_4[7] == io_in2_4[7] & lt_4 | io_sle & eq_4 : io_inv ^ eq_4,
     io_less ? (io_signed ? io_in2_3[7] & ~(io_in1_3[7]) : ~(io_in2_3[7]) & io_in1_3[7]) | io_in1_3[7] == io_in2_3[7] & lt_3 | io_sle & eq_3 : io_inv ^ eq_3,
     io_less ? (io_signed ? io_in2_2[7] & ~(io_in1_2[7]) : ~(io_in2_2[7]) & io_in1_2[7]) | io_in1_2[7] == io_in2_2[7] & lt_2 | io_sle & eq_2 : io_inv ^ eq_2,
     io_less ? (io_signed ? io_in2_1[7] & ~(io_in1_1[7]) : ~(io_in2_1[7]) & io_in1_1[7]) | io_in1_1[7] == io_in2_1[7] & lt_1 | io_sle & eq_1 : io_inv ^ eq_1,
     io_less ? (io_signed ? io_in2_0[7] & ~(io_in1_0[7]) : ~(io_in2_0[7]) & io_in1_0[7]) | io_in1_0[7] == io_in2_0[7] & lt_0 | io_sle & eq_0 : io_inv ^ eq_0};	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:110:47, :111:48, :124:44, :125:44, :126:{22,41,43,52,60}, :127:26, :128:101, :129:{10,23,34,49}, :130:14]
  wire             bits_eq = eq_0 & eq_1;	// @[generators/rocket-chip/src/main/scala/util/package.scala:80:59, generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:110:47]
  wire             _bits_WIRE_1_0 = io_less ? (io_signed ? io_in2_1[7] & ~(io_in1_1[7]) : ~(io_in2_1[7]) & io_in1_1[7]) | io_in1_1[7] == io_in2_1[7] & (lt_1 | eq_1 & lt_0) | io_sle & bits_eq : io_inv ^ bits_eq;	// @[generators/rocket-chip/src/main/scala/util/package.scala:80:59, generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:110:47, :111:48, :124:44, :125:44, :126:{22,41,43,52,60}, :127:26, :128:{95,101}, :129:{10,23,34,49}]
  wire             bits_eq_1 = eq_2 & eq_3;	// @[generators/rocket-chip/src/main/scala/util/package.scala:80:59, generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:110:47]
  wire             _bits_WIRE_1_1 = io_less ? (io_signed ? io_in2_3[7] & ~(io_in1_3[7]) : ~(io_in2_3[7]) & io_in1_3[7]) | io_in1_3[7] == io_in2_3[7] & (lt_3 | eq_3 & lt_2) | io_sle & bits_eq_1 : io_inv ^ bits_eq_1;	// @[generators/rocket-chip/src/main/scala/util/package.scala:80:59, generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:110:47, :111:48, :124:44, :125:44, :126:{22,41,43,52,60}, :127:26, :128:{95,101}, :129:{10,23,34,49}]
  wire             bits_eq_2 = eq_4 & eq_5;	// @[generators/rocket-chip/src/main/scala/util/package.scala:80:59, generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:110:47]
  wire             _bits_WIRE_1_2 = io_less ? (io_signed ? io_in2_5[7] & ~(io_in1_5[7]) : ~(io_in2_5[7]) & io_in1_5[7]) | io_in1_5[7] == io_in2_5[7] & (lt_5 | eq_5 & lt_4) | io_sle & bits_eq_2 : io_inv ^ bits_eq_2;	// @[generators/rocket-chip/src/main/scala/util/package.scala:80:59, generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:110:47, :111:48, :124:44, :125:44, :126:{22,41,43,52,60}, :127:26, :128:{95,101}, :129:{10,23,34,49}]
  wire             bits_eq_3 = eq_6 & eq_7;	// @[generators/rocket-chip/src/main/scala/util/package.scala:80:59, generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:110:47]
  wire             _bits_WIRE_1_3 = io_less ? (io_signed ? io_in2_7[7] & ~(io_in1_7[7]) : ~(io_in2_7[7]) & io_in1_7[7]) | io_in1_7[7] == io_in2_7[7] & (lt_7 | eq_7 & lt_6) | io_sle & bits_eq_3 : io_inv ^ bits_eq_3;	// @[generators/rocket-chip/src/main/scala/util/package.scala:80:59, generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:110:47, :111:48, :124:44, :125:44, :126:{22,41,43,52,60}, :127:26, :128:{95,101}, :129:{10,23,34,49}]
  wire             bits_eq_4 = eq_8 & eq_9;	// @[generators/rocket-chip/src/main/scala/util/package.scala:80:59, generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:110:47]
  wire             _bits_WIRE_1_4 = io_less ? (io_signed ? io_in2_9[7] & ~(io_in1_9[7]) : ~(io_in2_9[7]) & io_in1_9[7]) | io_in1_9[7] == io_in2_9[7] & (lt_9 | eq_9 & lt_8) | io_sle & bits_eq_4 : io_inv ^ bits_eq_4;	// @[generators/rocket-chip/src/main/scala/util/package.scala:80:59, generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:110:47, :111:48, :124:44, :125:44, :126:{22,41,43,52,60}, :127:26, :128:{95,101}, :129:{10,23,34,49}]
  wire             bits_eq_5 = eq_10 & eq_11;	// @[generators/rocket-chip/src/main/scala/util/package.scala:80:59, generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:110:47]
  wire             _bits_WIRE_1_5 = io_less ? (io_signed ? io_in2_11[7] & ~(io_in1_11[7]) : ~(io_in2_11[7]) & io_in1_11[7]) | io_in1_11[7] == io_in2_11[7] & (lt_11 | eq_11 & lt_10) | io_sle & bits_eq_5 : io_inv ^ bits_eq_5;	// @[generators/rocket-chip/src/main/scala/util/package.scala:80:59, generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:110:47, :111:48, :124:44, :125:44, :126:{22,41,43,52,60}, :127:26, :128:{95,101}, :129:{10,23,34,49}]
  wire             bits_eq_6 = eq_12 & eq_13;	// @[generators/rocket-chip/src/main/scala/util/package.scala:80:59, generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:110:47]
  wire             _bits_WIRE_1_6 = io_less ? (io_signed ? io_in2_13[7] & ~(io_in1_13[7]) : ~(io_in2_13[7]) & io_in1_13[7]) | io_in1_13[7] == io_in2_13[7] & (lt_13 | eq_13 & lt_12) | io_sle & bits_eq_6 : io_inv ^ bits_eq_6;	// @[generators/rocket-chip/src/main/scala/util/package.scala:80:59, generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:110:47, :111:48, :124:44, :125:44, :126:{22,41,43,52,60}, :127:26, :128:{95,101}, :129:{10,23,34,49}]
  wire             bits_eq_7 = eq_14 & eq_15;	// @[generators/rocket-chip/src/main/scala/util/package.scala:80:59, generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:110:47]
  wire             _bits_WIRE_1_7 = io_less ? (io_signed ? io_in2_15[7] & ~(io_in1_15[7]) : ~(io_in2_15[7]) & io_in1_15[7]) | io_in1_15[7] == io_in2_15[7] & (lt_15 | eq_15 & lt_14) | io_sle & bits_eq_7 : io_inv ^ bits_eq_7;	// @[generators/rocket-chip/src/main/scala/util/package.scala:80:59, generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:110:47, :111:48, :124:44, :125:44, :126:{22,41,43,52,60}, :127:26, :128:{95,101}, :129:{10,23,34,49}]
  assign minmax_bits_1 = {{2{_bits_WIRE_1_7}}, {2{_bits_WIRE_1_6}}, {2{_bits_WIRE_1_5}}, {2{_bits_WIRE_1_4}}, {2{_bits_WIRE_1_3}}, {2{_bits_WIRE_1_2}}, {2{_bits_WIRE_1_1}}, {2{_bits_WIRE_1_0}}};	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:129:10, :131:40]
  assign result_bits_1 = {_bits_WIRE_1_7, _bits_WIRE_1_6, _bits_WIRE_1_5, _bits_WIRE_1_4, _bits_WIRE_1_3, _bits_WIRE_1_2, _bits_WIRE_1_1, _bits_WIRE_1_0, _bits_WIRE_1_7, _bits_WIRE_1_6, _bits_WIRE_1_5, _bits_WIRE_1_4, _bits_WIRE_1_3, _bits_WIRE_1_2, _bits_WIRE_1_1, _bits_WIRE_1_0};	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:129:10, :132:29]
  wire             bits_eq_8 = bits_eq & eq_2 & eq_3;	// @[generators/rocket-chip/src/main/scala/util/package.scala:80:59, generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:110:47]
  wire             _bits_WIRE_2_0 = io_less ? (io_signed ? io_in2_3[7] & ~(io_in1_3[7]) : ~(io_in2_3[7]) & io_in1_3[7]) | io_in1_3[7] == io_in2_3[7] & (lt_3 | eq_3 & (lt_2 | eq_2 & (lt_1 | eq_1 & lt_0))) | io_sle & bits_eq_8 : io_inv ^ bits_eq_8;	// @[generators/rocket-chip/src/main/scala/util/package.scala:80:59, generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:110:47, :111:48, :124:44, :125:44, :126:{22,41,43,52,60}, :127:26, :128:{95,101}, :129:{10,23,34,49}]
  wire             bits_eq_9 = bits_eq_2 & eq_6 & eq_7;	// @[generators/rocket-chip/src/main/scala/util/package.scala:80:59, generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:110:47]
  wire             _bits_WIRE_2_1 = io_less ? (io_signed ? io_in2_7[7] & ~(io_in1_7[7]) : ~(io_in2_7[7]) & io_in1_7[7]) | io_in1_7[7] == io_in2_7[7] & (lt_7 | eq_7 & (lt_6 | eq_6 & (lt_5 | eq_5 & lt_4))) | io_sle & bits_eq_9 : io_inv ^ bits_eq_9;	// @[generators/rocket-chip/src/main/scala/util/package.scala:80:59, generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:110:47, :111:48, :124:44, :125:44, :126:{22,41,43,52,60}, :127:26, :128:{95,101}, :129:{10,23,34,49}]
  wire             bits_eq_10 = bits_eq_4 & eq_10 & eq_11;	// @[generators/rocket-chip/src/main/scala/util/package.scala:80:59, generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:110:47]
  wire             _bits_WIRE_2_2 = io_less ? (io_signed ? io_in2_11[7] & ~(io_in1_11[7]) : ~(io_in2_11[7]) & io_in1_11[7]) | io_in1_11[7] == io_in2_11[7] & (lt_11 | eq_11 & (lt_10 | eq_10 & (lt_9 | eq_9 & lt_8))) | io_sle & bits_eq_10 : io_inv ^ bits_eq_10;	// @[generators/rocket-chip/src/main/scala/util/package.scala:80:59, generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:110:47, :111:48, :124:44, :125:44, :126:{22,41,43,52,60}, :127:26, :128:{95,101}, :129:{10,23,34,49}]
  wire             bits_eq_11 = bits_eq_6 & eq_14 & eq_15;	// @[generators/rocket-chip/src/main/scala/util/package.scala:80:59, generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:110:47]
  wire             _bits_WIRE_2_3 = io_less ? (io_signed ? io_in2_15[7] & ~(io_in1_15[7]) : ~(io_in2_15[7]) & io_in1_15[7]) | io_in1_15[7] == io_in2_15[7] & (lt_15 | eq_15 & (lt_14 | eq_14 & (lt_13 | eq_13 & lt_12))) | io_sle & bits_eq_11 : io_inv ^ bits_eq_11;	// @[generators/rocket-chip/src/main/scala/util/package.scala:80:59, generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:110:47, :111:48, :124:44, :125:44, :126:{22,41,43,52,60}, :127:26, :128:{95,101}, :129:{10,23,34,49}]
  assign minmax_bits_2 = {{4{_bits_WIRE_2_3}}, {4{_bits_WIRE_2_2}}, {4{_bits_WIRE_2_1}}, {4{_bits_WIRE_2_0}}};	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:129:10, :131:40]
  assign result_bits_2 = {_bits_WIRE_2_3, _bits_WIRE_2_2, _bits_WIRE_2_1, _bits_WIRE_2_0, _bits_WIRE_2_3, _bits_WIRE_2_2, _bits_WIRE_2_1, _bits_WIRE_2_0, _bits_WIRE_2_3, _bits_WIRE_2_2, _bits_WIRE_2_1, _bits_WIRE_2_0, _bits_WIRE_2_3, _bits_WIRE_2_2, _bits_WIRE_2_1, _bits_WIRE_2_0};	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:129:10, :132:29]
  wire             bits_eq_12 = bits_eq & eq_2 & eq_3 & eq_4 & eq_5 & eq_6 & eq_7;	// @[generators/rocket-chip/src/main/scala/util/package.scala:80:59, generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:110:47]
  wire             _bits_WIRE_3_0 = io_less ? (io_signed ? io_in2_7[7] & ~(io_in1_7[7]) : ~(io_in2_7[7]) & io_in1_7[7]) | io_in1_7[7] == io_in2_7[7] & (lt_7 | eq_7 & (lt_6 | eq_6 & (lt_5 | eq_5 & (lt_4 | eq_4 & (lt_3 | eq_3 & (lt_2 | eq_2 & (lt_1 | eq_1 & lt_0))))))) | io_sle & bits_eq_12 : io_inv ^ bits_eq_12;	// @[generators/rocket-chip/src/main/scala/util/package.scala:80:59, generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:110:47, :111:48, :124:44, :125:44, :126:{22,41,43,52,60}, :127:26, :128:{95,101}, :129:{10,23,34,49}]
  wire             bits_eq_13 = bits_eq_4 & eq_10 & eq_11 & eq_12 & eq_13 & eq_14 & eq_15;	// @[generators/rocket-chip/src/main/scala/util/package.scala:80:59, generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:110:47]
  wire             _bits_WIRE_3_1 = io_less ? (io_signed ? io_in2_15[7] & ~(io_in1_15[7]) : ~(io_in2_15[7]) & io_in1_15[7]) | io_in1_15[7] == io_in2_15[7] & (lt_15 | eq_15 & (lt_14 | eq_14 & (lt_13 | eq_13 & (lt_12 | eq_12 & (lt_11 | eq_11 & (lt_10 | eq_10 & (lt_9 | eq_9 & lt_8))))))) | io_sle & bits_eq_13 : io_inv ^ bits_eq_13;	// @[generators/rocket-chip/src/main/scala/util/package.scala:80:59, generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:110:47, :111:48, :124:44, :125:44, :126:{22,41,43,52,60}, :127:26, :128:{95,101}, :129:{10,23,34,49}]
  assign minmax_bits_3 = {{8{_bits_WIRE_3_1}}, {8{_bits_WIRE_3_0}}};	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:129:10, :131:40]
  assign result_bits_3 = {_bits_WIRE_3_1, _bits_WIRE_3_0, _bits_WIRE_3_1, _bits_WIRE_3_0, _bits_WIRE_3_1, _bits_WIRE_3_0, _bits_WIRE_3_1, _bits_WIRE_3_0, _bits_WIRE_3_1, _bits_WIRE_3_0, _bits_WIRE_3_1, _bits_WIRE_3_0, _bits_WIRE_3_1, _bits_WIRE_3_0, _bits_WIRE_3_1, _bits_WIRE_3_0};	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:129:10, :132:29]
  assign io_minmax = _GEN[io_eew];	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:96:7, :116:13]
  assign io_result = _GEN_0[io_eew];	// @[generators/saturn/src/main/scala/exu/int/IntegerPipe.scala:96:7, :117:13]
endmodule

