IPO
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity sipo is
    Port ( clk : in STD_LOGIC;
           in2 : in STD_LOGIC;
           clk_div : inout STD_LOGIC;
           out2 : inout STD_LOGIC_VECTOR(3 downto 0));
end sipo;

architecture Behavioral of sipo is
signal count: std_logic_vector(26 downto 0):= (others => '0');

begin 
process(clk_div, in2)
begin
if(clk_div' event and clk_div = '1')then
out2(3 downto 1) <= out2(2 downto 0);
out2(0) <= in2;
end if;
end process;

process(clk)
begin 
if(clk'event and clk = '1')then
count <= count + 1;
end if;
end process;

clk_div <= count(26);
end Behavioral;
