<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'D:/T-E-S-T/Diamond_Tests/BeamScanner/hdla_gen_hierarchy.html'.
INFO: (VHDL-1504) The default vhdl library search path is now "C:/eda/lscc/diamond/2.2/cae_library/vhdl_packages/vdbs"
-- (VERI-1482) Analyzing Verilog file C:/eda/lscc/diamond/2.2/cae_library/synthesis/verilog/machxo.v
-- (VERI-1482) Analyzing Verilog file D:/T-E-S-T/Diamond_Tests/CLK_div.v
-- (VERI-1482) Analyzing Verilog file D:/T-E-S-T/Diamond_Tests/sr32bit.v
-- (VERI-1482) Analyzing Verilog file D:/T-E-S-T/Diamond_Tests/cmp16bit.v
-- (VERI-1482) Analyzing Verilog file D:/T-E-S-T/Diamond_Tests/cnt16bit.v
-- (VERI-1482) Analyzing Verilog file D:/T-E-S-T/Diamond_Tests/ctrl_fifo.v
-- (VERI-1482) Analyzing Verilog file D:/T-E-S-T/Diamond_Tests/burstgen.v
-- (VERI-1482) Analyzing Verilog file D:/T-E-S-T/Diamond_Tests/BeamScanner/BeamScanner.v
D:/T-E-S-T/Diamond_Tests/CLK_div.v(4,8-4,15) INFO: (VERI-1018) compiling module CLK_div
D:/T-E-S-T/Diamond_Tests/CLK_div.v(4,1-40,11) INFO: (VERI-9000) elaborating module 'CLK_div'
D:/T-E-S-T/Diamond_Tests/sr32bit.v(17,8-17,15) INFO: (VERI-1018) compiling module sr32bit
D:/T-E-S-T/Diamond_Tests/sr32bit.v(17,1-53,10) INFO: (VERI-9000) elaborating module 'sr32bit'
D:/T-E-S-T/Diamond_Tests/cmp16bit.v(15,8-15,16) INFO: (VERI-1018) compiling module cmp16bit
D:/T-E-S-T/Diamond_Tests/cmp16bit.v(15,1-44,10) INFO: (VERI-9000) elaborating module 'cmp16bit'
D:/T-E-S-T/Diamond_Tests/cnt16bit.v(17,8-17,16) INFO: (VERI-1018) compiling module cnt16bit
D:/T-E-S-T/Diamond_Tests/cnt16bit.v(17,1-46,10) INFO: (VERI-9000) elaborating module 'cnt16bit'
D:/T-E-S-T/Diamond_Tests/ctrl_fifo.v(17,8-17,17) INFO: (VERI-1018) compiling module ctrl_fifo
D:/T-E-S-T/Diamond_Tests/ctrl_fifo.v(17,1-75,10) INFO: (VERI-9000) elaborating module 'ctrl_fifo'
D:/T-E-S-T/Diamond_Tests/burstgen.v(3,8-3,16) INFO: (VERI-1018) compiling module burstgen
D:/T-E-S-T/Diamond_Tests/burstgen.v(3,1-35,11) INFO: (VERI-9000) elaborating module 'burstgen'
D:/T-E-S-T/Diamond_Tests/BeamScanner/BeamScanner.v(3,8-3,19) INFO: (VERI-1018) compiling module BeamScanner
D:/T-E-S-T/Diamond_Tests/BeamScanner/BeamScanner.v(3,1-132,10) INFO: (VERI-9000) elaborating module 'BeamScanner'
C:/eda/lscc/diamond/2.2/cae_library/synthesis/verilog/machxo.v(383,1-390,10) INFO: (VERI-9000) elaborating module 'FD1S1A_uniq_1'
C:/eda/lscc/diamond/2.2/cae_library/synthesis/verilog/machxo.v(383,1-390,10) INFO: (VERI-9000) elaborating module 'FD1S1A_uniq_2'
C:/eda/lscc/diamond/2.2/cae_library/synthesis/verilog/machxo.v(383,1-390,10) INFO: (VERI-9000) elaborating module 'FD1S1A_uniq_3'
C:/eda/lscc/diamond/2.2/cae_library/synthesis/verilog/machxo.v(383,1-390,10) INFO: (VERI-9000) elaborating module 'FD1S1A_uniq_4'
C:/eda/lscc/diamond/2.2/cae_library/synthesis/verilog/machxo.v(383,1-390,10) INFO: (VERI-9000) elaborating module 'FD1S1A_uniq_5'
C:/eda/lscc/diamond/2.2/cae_library/synthesis/verilog/machxo.v(788,1-791,10) INFO: (VERI-9000) elaborating module 'OB_uniq_1'
C:/eda/lscc/diamond/2.2/cae_library/synthesis/verilog/machxo.v(788,1-791,10) INFO: (VERI-9000) elaborating module 'OB_uniq_2'
C:/eda/lscc/diamond/2.2/cae_library/synthesis/verilog/machxo.v(788,1-791,10) INFO: (VERI-9000) elaborating module 'OB_uniq_3'
C:/eda/lscc/diamond/2.2/cae_library/synthesis/verilog/machxo.v(989,1-992,10) INFO: (VERI-9000) elaborating module 'VHI_uniq_1'
C:/eda/lscc/diamond/2.2/cae_library/synthesis/verilog/machxo.v(919,1-922,10) INFO: (VERI-9000) elaborating module 'PUR_uniq_1'
C:/eda/lscc/diamond/2.2/cae_library/synthesis/verilog/machxo.v(587,1-589,10) INFO: (VERI-9000) elaborating module 'GSR_uniq_1'
C:/eda/lscc/diamond/2.2/cae_library/synthesis/verilog/machxo.v(411,1-419,10) INFO: (VERI-9000) elaborating module 'FD1S1D_uniq_1'
C:/eda/lscc/diamond/2.2/cae_library/synthesis/verilog/machxo.v(209,1-214,10) INFO: (VERI-9000) elaborating module 'AND3_uniq_1'
C:/eda/lscc/diamond/2.2/cae_library/synthesis/verilog/machxo.v(209,1-214,10) INFO: (VERI-9000) elaborating module 'AND3_uniq_2'
C:/eda/lscc/diamond/2.2/cae_library/synthesis/verilog/machxo.v(203,1-207,10) INFO: (VERI-9000) elaborating module 'AND2_uniq_1'
C:/eda/lscc/diamond/2.2/cae_library/synthesis/verilog/machxo.v(203,1-207,10) INFO: (VERI-9000) elaborating module 'AND2_uniq_2'
C:/eda/lscc/diamond/2.2/cae_library/synthesis/verilog/machxo.v(203,1-207,10) INFO: (VERI-9000) elaborating module 'AND2_uniq_3'
C:/eda/lscc/diamond/2.2/cae_library/synthesis/verilog/machxo.v(203,1-207,10) INFO: (VERI-9000) elaborating module 'AND2_uniq_4'
C:/eda/lscc/diamond/2.2/cae_library/synthesis/verilog/machxo.v(203,1-207,10) INFO: (VERI-9000) elaborating module 'AND2_uniq_5'
C:/eda/lscc/diamond/2.2/cae_library/synthesis/verilog/machxo.v(203,1-207,10) INFO: (VERI-9000) elaborating module 'AND2_uniq_6'
C:/eda/lscc/diamond/2.2/cae_library/synthesis/verilog/machxo.v(203,1-207,10) INFO: (VERI-9000) elaborating module 'AND2_uniq_7'
C:/eda/lscc/diamond/2.2/cae_library/synthesis/verilog/machxo.v(203,1-207,10) INFO: (VERI-9000) elaborating module 'AND2_uniq_8'
C:/eda/lscc/diamond/2.2/cae_library/synthesis/verilog/machxo.v(203,1-207,10) INFO: (VERI-9000) elaborating module 'AND2_uniq_9'
C:/eda/lscc/diamond/2.2/cae_library/synthesis/verilog/machxo.v(203,1-207,10) INFO: (VERI-9000) elaborating module 'AND2_uniq_10'
C:/eda/lscc/diamond/2.2/cae_library/synthesis/verilog/machxo.v(203,1-207,10) INFO: (VERI-9000) elaborating module 'AND2_uniq_11'
C:/eda/lscc/diamond/2.2/cae_library/synthesis/verilog/machxo.v(994,1-997,10) INFO: (VERI-9000) elaborating module 'VLO_uniq_1'
C:/eda/lscc/diamond/2.2/cae_library/synthesis/verilog/machxo.v(615,1-618,10) INFO: (VERI-9000) elaborating module 'INV_uniq_1'
C:/eda/lscc/diamond/2.2/cae_library/synthesis/verilog/machxo.v(615,1-618,10) INFO: (VERI-9000) elaborating module 'INV_uniq_2'
C:/eda/lscc/diamond/2.2/cae_library/synthesis/verilog/machxo.v(615,1-618,10) INFO: (VERI-9000) elaborating module 'INV_uniq_3'
C:/eda/lscc/diamond/2.2/cae_library/synthesis/verilog/machxo.v(615,1-618,10) INFO: (VERI-9000) elaborating module 'INV_uniq_4'
C:/eda/lscc/diamond/2.2/cae_library/synthesis/verilog/machxo.v(615,1-618,10) INFO: (VERI-9000) elaborating module 'INV_uniq_5'
C:/eda/lscc/diamond/2.2/cae_library/synthesis/verilog/machxo.v(615,1-618,10) INFO: (VERI-9000) elaborating module 'INV_uniq_6'
C:/eda/lscc/diamond/2.2/cae_library/synthesis/verilog/machxo.v(615,1-618,10) INFO: (VERI-9000) elaborating module 'INV_uniq_7'
C:/eda/lscc/diamond/2.2/cae_library/synthesis/verilog/machxo.v(615,1-618,10) INFO: (VERI-9000) elaborating module 'INV_uniq_8'
C:/eda/lscc/diamond/2.2/cae_library/synthesis/verilog/machxo.v(615,1-618,10) INFO: (VERI-9000) elaborating module 'INV_uniq_9'
Design load finished with (0) errors, and (0) warnings.

</PRE></BODY></HTML>