--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml HIEN_THI_TEN_MSSV_DEM_DO_ND.twx
HIEN_THI_TEN_MSSV_DEM_DO_ND.ncd -o HIEN_THI_TEN_MSSV_DEM_DO_ND.twr
HIEN_THI_TEN_MSSV_DEM_DO_ND.pcf

Design file:              HIEN_THI_TEN_MSSV_DEM_DO_ND.ncd
Physical constraint file: HIEN_THI_TEN_MSSV_DEM_DO_ND.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CKHT
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
BTN<0>      |    9.171(R)|      SLOW  |   -3.936(R)|      FAST  |CKHT_BUFGP        |   0.000|
            |    9.925(F)|      SLOW  |   -0.530(F)|      SLOW  |CKHT_BUFGP        |   0.000|
BTN<1>      |    1.638(F)|      SLOW  |   -0.007(F)|      SLOW  |CKHT_BUFGP        |   0.000|
BTN<2>      |    2.113(F)|      SLOW  |   -0.303(F)|      SLOW  |CKHT_BUFGP        |   0.000|
BTN<3>      |    1.515(F)|      SLOW  |    0.085(F)|      SLOW  |CKHT_BUFGP        |   0.000|
BTN<4>      |    1.841(F)|      SLOW  |   -0.119(F)|      SLOW  |CKHT_BUFGP        |   0.000|
DS18B20     |    2.071(R)|      SLOW  |   -0.154(R)|      SLOW  |CKHT_BUFGP        |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CKHT to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
DS18B20     |         7.749(R)|      SLOW  |         3.969(R)|      FAST  |CKHT_BUFGP        |   0.000|
LCD_DB<0>   |         8.156(F)|      SLOW  |         4.320(F)|      FAST  |CKHT_BUFGP        |   0.000|
LCD_DB<1>   |         8.429(F)|      SLOW  |         4.483(F)|      FAST  |CKHT_BUFGP        |   0.000|
LCD_DB<2>   |         8.600(F)|      SLOW  |         4.683(F)|      FAST  |CKHT_BUFGP        |   0.000|
LCD_DB<3>   |         8.064(F)|      SLOW  |         4.246(F)|      FAST  |CKHT_BUFGP        |   0.000|
LCD_DB<4>   |         8.332(F)|      SLOW  |         4.461(F)|      FAST  |CKHT_BUFGP        |   0.000|
LCD_DB<5>   |         8.333(F)|      SLOW  |         4.424(F)|      FAST  |CKHT_BUFGP        |   0.000|
LCD_DB<6>   |         7.899(F)|      SLOW  |         4.144(F)|      FAST  |CKHT_BUFGP        |   0.000|
LCD_DB<7>   |         7.944(F)|      SLOW  |         4.202(F)|      FAST  |CKHT_BUFGP        |   0.000|
LCD_E       |         7.449(F)|      SLOW  |         3.895(F)|      FAST  |CKHT_BUFGP        |   0.000|
LCD_RS      |         7.501(F)|      SLOW  |         3.947(F)|      FAST  |CKHT_BUFGP        |   0.000|
LED<0>      |         7.298(R)|      SLOW  |         3.729(R)|      FAST  |CKHT_BUFGP        |   0.000|
LED<1>      |         7.699(R)|      SLOW  |         4.008(R)|      FAST  |CKHT_BUFGP        |   0.000|
LED<2>      |         7.699(R)|      SLOW  |         4.008(R)|      FAST  |CKHT_BUFGP        |   0.000|
LED<3>      |         7.934(R)|      SLOW  |         4.118(R)|      FAST  |CKHT_BUFGP        |   0.000|
LED<4>      |         8.625(F)|      SLOW  |         4.564(F)|      FAST  |CKHT_BUFGP        |   0.000|
LED<5>      |         8.104(F)|      SLOW  |         4.247(F)|      FAST  |CKHT_BUFGP        |   0.000|
LED<6>      |         8.160(F)|      SLOW  |         4.238(F)|      FAST  |CKHT_BUFGP        |   0.000|
LED<7>      |         7.726(F)|      SLOW  |         4.009(F)|      FAST  |CKHT_BUFGP        |   0.000|
bell        |         9.724(R)|      SLOW  |         4.639(R)|      FAST  |CKHT_BUFGP        |   0.000|
            |        11.940(F)|      SLOW  |         4.699(F)|      FAST  |CKHT_BUFGP        |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CKHT
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CKHT           |    5.997|         |    4.274|    7.801|
---------------+---------+---------+---------+---------+


Analysis completed Sun Sep 06 22:20:05 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4589 MB



