#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Nov  7 18:35:12 2023
# Process ID: 279659
# Current directory: /home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.runs/impl_1
# Command line: vivado -log AlohaHE_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source AlohaHE_wrapper.tcl -notrace
# Log file: /home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.runs/impl_1/AlohaHE_wrapper.vdi
# Journal file: /home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source AlohaHE_wrapper.tcl -notrace
add_files: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1800.613 ; gain = 280.496 ; free physical = 2152 ; free virtual = 6407
Command: link_design -top AlohaHE_wrapper -part xc7k325tffg900-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-454] Reading design checkpoint '/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_AXISlave8Ports_0_0/AlohaHE_AXISlave8Ports_0_0.dcp' for cell 'AlohaHE_i/AXISlave8Ports_0'
INFO: [Project 1-454] Reading design checkpoint '/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_ComputeCoreWrapper_0_0/AlohaHE_ComputeCoreWrapper_0_0.dcp' for cell 'AlohaHE_i/ComputeCoreWrapper_0'
INFO: [Project 1-454] Reading design checkpoint '/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_axi_bram_ctrl_0_0/AlohaHE_axi_bram_ctrl_0_0.dcp' for cell 'AlohaHE_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_axi_cdma_0_0/AlohaHE_axi_cdma_0_0.dcp' for cell 'AlohaHE_i/axi_cdma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_axi_smc_0/AlohaHE_axi_smc_0.dcp' for cell 'AlohaHE_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_axi_timer_0_0/AlohaHE_axi_timer_0_0.dcp' for cell 'AlohaHE_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_axi_uartlite_0_0/AlohaHE_axi_uartlite_0_0.dcp' for cell 'AlohaHE_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_clk_wiz_0_0/AlohaHE_clk_wiz_0_0.dcp' for cell 'AlohaHE_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_mdm_1_0/AlohaHE_mdm_1_0.dcp' for cell 'AlohaHE_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_microblaze_1_0/AlohaHE_microblaze_1_0.dcp' for cell 'AlohaHE_i/microblaze_1'
INFO: [Project 1-454] Reading design checkpoint '/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_mig_7series_0_0/AlohaHE_mig_7series_0_0.dcp' for cell 'AlohaHE_i/mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint '/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_proc_sys_reset_0_0/AlohaHE_proc_sys_reset_0_0.dcp' for cell 'AlohaHE_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_rst_mig_7series_0_100M_0/AlohaHE_rst_mig_7series_0_100M_0.dcp' for cell 'AlohaHE_i/rst_mig_7series_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_xbar_0/AlohaHE_xbar_0.dcp' for cell 'AlohaHE_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_xbar_1/AlohaHE_xbar_1.dcp' for cell 'AlohaHE_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_dlmb_bram_if_cntlr_0/AlohaHE_dlmb_bram_if_cntlr_0.dcp' for cell 'AlohaHE_i/microblaze_1_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_dlmb_v10_0/AlohaHE_dlmb_v10_0.dcp' for cell 'AlohaHE_i/microblaze_1_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_ilmb_bram_if_cntlr_0/AlohaHE_ilmb_bram_if_cntlr_0.dcp' for cell 'AlohaHE_i/microblaze_1_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_ilmb_v10_0/AlohaHE_ilmb_v10_0.dcp' for cell 'AlohaHE_i/microblaze_1_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_lmb_bram_0/AlohaHE_lmb_bram_0.dcp' for cell 'AlohaHE_i/microblaze_1_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 3297 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. AlohaHE_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'AlohaHE_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_axi_cdma_0_0/AlohaHE_axi_cdma_0_0.xdc] for cell 'AlohaHE_i/axi_cdma_0/U0'
Finished Parsing XDC File [/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_axi_cdma_0_0/AlohaHE_axi_cdma_0_0.xdc] for cell 'AlohaHE_i/axi_cdma_0/U0'
Parsing XDC File [/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_axi_smc_0/bd_0/ip/ip_1/bd_7499_psr0_0_board.xdc] for cell 'AlohaHE_i/axi_smc/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_axi_smc_0/bd_0/ip/ip_1/bd_7499_psr0_0_board.xdc] for cell 'AlohaHE_i/axi_smc/inst/clk_map/psr0/U0'
Parsing XDC File [/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_axi_smc_0/bd_0/ip/ip_1/bd_7499_psr0_0.xdc] for cell 'AlohaHE_i/axi_smc/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_axi_smc_0/bd_0/ip/ip_1/bd_7499_psr0_0.xdc] for cell 'AlohaHE_i/axi_smc/inst/clk_map/psr0/U0'
Parsing XDC File [/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_axi_smc_0/bd_0/ip/ip_2/bd_7499_psr_aclk_0_board.xdc] for cell 'AlohaHE_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_axi_smc_0/bd_0/ip/ip_2/bd_7499_psr_aclk_0_board.xdc] for cell 'AlohaHE_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_axi_smc_0/bd_0/ip/ip_2/bd_7499_psr_aclk_0.xdc] for cell 'AlohaHE_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_axi_smc_0/bd_0/ip/ip_2/bd_7499_psr_aclk_0.xdc] for cell 'AlohaHE_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_axi_smc_0/bd_0/ip/ip_3/bd_7499_psr_aclk1_0_board.xdc] for cell 'AlohaHE_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_axi_smc_0/bd_0/ip/ip_3/bd_7499_psr_aclk1_0_board.xdc] for cell 'AlohaHE_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_axi_smc_0/bd_0/ip/ip_3/bd_7499_psr_aclk1_0.xdc] for cell 'AlohaHE_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_axi_smc_0/bd_0/ip/ip_3/bd_7499_psr_aclk1_0.xdc] for cell 'AlohaHE_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_axi_timer_0_0/AlohaHE_axi_timer_0_0.xdc] for cell 'AlohaHE_i/axi_timer_0/U0'
Finished Parsing XDC File [/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_axi_timer_0_0/AlohaHE_axi_timer_0_0.xdc] for cell 'AlohaHE_i/axi_timer_0/U0'
Parsing XDC File [/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_axi_uartlite_0_0/AlohaHE_axi_uartlite_0_0_board.xdc] for cell 'AlohaHE_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_axi_uartlite_0_0/AlohaHE_axi_uartlite_0_0_board.xdc] for cell 'AlohaHE_i/axi_uartlite_0/U0'
Parsing XDC File [/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_axi_uartlite_0_0/AlohaHE_axi_uartlite_0_0.xdc] for cell 'AlohaHE_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_axi_uartlite_0_0/AlohaHE_axi_uartlite_0_0.xdc] for cell 'AlohaHE_i/axi_uartlite_0/U0'
Parsing XDC File [/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_clk_wiz_0_0/AlohaHE_clk_wiz_0_0_board.xdc] for cell 'AlohaHE_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_clk_wiz_0_0/AlohaHE_clk_wiz_0_0_board.xdc] for cell 'AlohaHE_i/clk_wiz_0/inst'
Parsing XDC File [/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_clk_wiz_0_0/AlohaHE_clk_wiz_0_0.xdc] for cell 'AlohaHE_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_clk_wiz_0_0/AlohaHE_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_clk_wiz_0_0/AlohaHE_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2918.863 ; gain = 640.102 ; free physical = 882 ; free virtual = 5141
Finished Parsing XDC File [/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_clk_wiz_0_0/AlohaHE_clk_wiz_0_0.xdc] for cell 'AlohaHE_i/clk_wiz_0/inst'
Parsing XDC File [/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_mdm_1_0/AlohaHE_mdm_1_0.xdc] for cell 'AlohaHE_i/mdm_1/U0'
Finished Parsing XDC File [/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_mdm_1_0/AlohaHE_mdm_1_0.xdc] for cell 'AlohaHE_i/mdm_1/U0'
Parsing XDC File [/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_microblaze_1_0/AlohaHE_microblaze_1_0.xdc] for cell 'AlohaHE_i/microblaze_1/U0'
Finished Parsing XDC File [/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_microblaze_1_0/AlohaHE_microblaze_1_0.xdc] for cell 'AlohaHE_i/microblaze_1/U0'
Parsing XDC File [/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_dlmb_v10_0/AlohaHE_dlmb_v10_0.xdc] for cell 'AlohaHE_i/microblaze_1_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_dlmb_v10_0/AlohaHE_dlmb_v10_0.xdc] for cell 'AlohaHE_i/microblaze_1_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_ilmb_v10_0/AlohaHE_ilmb_v10_0.xdc] for cell 'AlohaHE_i/microblaze_1_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_ilmb_v10_0/AlohaHE_ilmb_v10_0.xdc] for cell 'AlohaHE_i/microblaze_1_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_mig_7series_0_0/AlohaHE_mig_7series_0_0/user_design/constraints/AlohaHE_mig_7series_0_0.xdc] for cell 'AlohaHE_i/mig_7series_0'
Finished Parsing XDC File [/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_mig_7series_0_0/AlohaHE_mig_7series_0_0/user_design/constraints/AlohaHE_mig_7series_0_0.xdc] for cell 'AlohaHE_i/mig_7series_0'
Parsing XDC File [/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_mig_7series_0_0/AlohaHE_mig_7series_0_0_board.xdc] for cell 'AlohaHE_i/mig_7series_0'
Finished Parsing XDC File [/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_mig_7series_0_0/AlohaHE_mig_7series_0_0_board.xdc] for cell 'AlohaHE_i/mig_7series_0'
Parsing XDC File [/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_proc_sys_reset_0_0/AlohaHE_proc_sys_reset_0_0_board.xdc] for cell 'AlohaHE_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_proc_sys_reset_0_0/AlohaHE_proc_sys_reset_0_0_board.xdc] for cell 'AlohaHE_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_proc_sys_reset_0_0/AlohaHE_proc_sys_reset_0_0.xdc] for cell 'AlohaHE_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_proc_sys_reset_0_0/AlohaHE_proc_sys_reset_0_0.xdc] for cell 'AlohaHE_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_rst_mig_7series_0_100M_0/AlohaHE_rst_mig_7series_0_100M_0_board.xdc] for cell 'AlohaHE_i/rst_mig_7series_0_100M/U0'
Finished Parsing XDC File [/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_rst_mig_7series_0_100M_0/AlohaHE_rst_mig_7series_0_100M_0_board.xdc] for cell 'AlohaHE_i/rst_mig_7series_0_100M/U0'
Parsing XDC File [/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_rst_mig_7series_0_100M_0/AlohaHE_rst_mig_7series_0_100M_0.xdc] for cell 'AlohaHE_i/rst_mig_7series_0_100M/U0'
Finished Parsing XDC File [/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_rst_mig_7series_0_100M_0/AlohaHE_rst_mig_7series_0_100M_0.xdc] for cell 'AlohaHE_i/rst_mig_7series_0_100M/U0'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'AlohaHE_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'AlohaHE_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'AlohaHE_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'AlohaHE_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'AlohaHE_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'AlohaHE_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'AlohaHE_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'AlohaHE_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'AlohaHE_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'AlohaHE_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'AlohaHE_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'AlohaHE_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'AlohaHE_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'AlohaHE_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'AlohaHE_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'AlohaHE_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'AlohaHE_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'AlohaHE_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'AlohaHE_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'AlohaHE_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'AlohaHE_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'AlohaHE_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'AlohaHE_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'AlohaHE_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'AlohaHE_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'AlohaHE_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'AlohaHE_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'AlohaHE_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'AlohaHE_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'AlohaHE_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.srcs/sources_1/bd/AlohaHE/ip/AlohaHE_microblaze_1_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3162.633 ; gain = 0.000 ; free physical = 980 ; free virtual = 5257
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1074 instances were transformed.
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 4 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 32 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 64 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 3 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 823 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 37 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 105 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 5 instances

30 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:29 ; elapsed = 00:01:23 . Memory (MB): peak = 3162.633 ; gain = 1362.020 ; free physical = 980 ; free virtual = 5257
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3162.633 ; gain = 0.000 ; free physical = 962 ; free virtual = 5240

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 165ff8fb5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3162.633 ; gain = 0.000 ; free physical = 883 ; free virtual = 5160

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 27 inverter(s) to 108 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ccc19990

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3162.633 ; gain = 0.000 ; free physical = 831 ; free virtual = 5110
INFO: [Opt 31-389] Phase Retarget created 357 cells and removed 562 cells
INFO: [Opt 31-1021] In phase Retarget, 86 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 7 inverter(s) to 14 load pin(s).
Phase 2 Constant propagation | Checksum: 17db063ed

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3162.633 ; gain = 0.000 ; free physical = 815 ; free virtual = 5095
INFO: [Opt 31-389] Phase Constant propagation created 338 cells and removed 2450 cells
INFO: [Opt 31-1021] In phase Constant propagation, 63 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 132606c3f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 3162.633 ; gain = 0.000 ; free physical = 819 ; free virtual = 5099
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 3060 cells
INFO: [Opt 31-1021] In phase Sweep, 85 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 15631b96f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 3162.633 ; gain = 0.000 ; free physical = 813 ; free virtual = 5077
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 15631b96f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 3162.633 ; gain = 0.000 ; free physical = 780 ; free virtual = 5044
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 138946c03

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 3162.633 ; gain = 0.000 ; free physical = 759 ; free virtual = 5024
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 48 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             357  |             562  |                                             86  |
|  Constant propagation         |             338  |            2450  |                                             63  |
|  Sweep                        |               1  |            3060  |                                             85  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                             48  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3162.633 ; gain = 0.000 ; free physical = 758 ; free virtual = 5023
Ending Logic Optimization Task | Checksum: 17eab17a8

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3162.633 ; gain = 0.000 ; free physical = 697 ; free virtual = 4969

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.328 | TNS=-24.246 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 107 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 78 newly gated: 25 Total Ports: 214
Ending PowerOpt Patch Enables Task | Checksum: 15588b4ab

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.94 . Memory (MB): peak = 3839.188 ; gain = 0.000 ; free physical = 754 ; free virtual = 4722
Ending Power Optimization Task | Checksum: 15588b4ab

Time (s): cpu = 00:01:27 ; elapsed = 00:00:34 . Memory (MB): peak = 3839.188 ; gain = 676.555 ; free physical = 812 ; free virtual = 4779

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 11257dc04

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 3839.188 ; gain = 0.000 ; free physical = 741 ; free virtual = 4711
Ending Final Cleanup Task | Checksum: 11257dc04

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3839.188 ; gain = 0.000 ; free physical = 685 ; free virtual = 4656

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3839.188 ; gain = 0.000 ; free physical = 685 ; free virtual = 4656
Ending Netlist Obfuscation Task | Checksum: 11257dc04

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3839.188 ; gain = 0.000 ; free physical = 685 ; free virtual = 4656
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:31 ; elapsed = 00:01:18 . Memory (MB): peak = 3839.188 ; gain = 676.555 ; free physical = 686 ; free virtual = 4657
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3839.188 ; gain = 0.000 ; free physical = 686 ; free virtual = 4656
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3839.188 ; gain = 0.000 ; free physical = 611 ; free virtual = 4585
INFO: [Common 17-1381] The checkpoint '/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.runs/impl_1/AlohaHE_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 3839.188 ; gain = 0.000 ; free physical = 710 ; free virtual = 4696
INFO: [runtcl-4] Executing : report_drc -file AlohaHE_wrapper_drc_opted.rpt -pb AlohaHE_wrapper_drc_opted.pb -rpx AlohaHE_wrapper_drc_opted.rpx
Command: report_drc -file AlohaHE_wrapper_drc_opted.rpt -pb AlohaHE_wrapper_drc_opted.pb -rpx AlohaHE_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.runs/impl_1/AlohaHE_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 3895.215 ; gain = 56.027 ; free physical = 701 ; free virtual = 4687
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 704 ; free virtual = 4691
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10af90d75

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 704 ; free virtual = 4691
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 704 ; free virtual = 4691

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 170a0fd24

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 631 ; free virtual = 4618

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1aa578dd4

Time (s): cpu = 00:01:00 ; elapsed = 00:00:26 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 491 ; free virtual = 4477

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1aa578dd4

Time (s): cpu = 00:01:00 ; elapsed = 00:00:26 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 491 ; free virtual = 4477
Phase 1 Placer Initialization | Checksum: 1aa578dd4

Time (s): cpu = 00:01:00 ; elapsed = 00:00:26 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 490 ; free virtual = 4477

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14de06988

Time (s): cpu = 00:01:16 ; elapsed = 00:00:32 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 436 ; free virtual = 4422

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net AlohaHE_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset. Replicated 9 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 9 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 9 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 342 ; free virtual = 4329
INFO: [Physopt 32-76] Pass 1. Identified 5 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/OP2[3]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/OP2[2]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/OP3[6]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/OP2[4]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/OP3[3]. Replicated 6 times.
INFO: [Physopt 32-232] Optimized 5 nets. Created 33 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 33 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 341 ; free virtual = 4328
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/addra[11] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/higher_bank1_i_2 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/addr_v_pk1_DP_reg[12]_0[11] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/lower_bank1_i_2 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/load_logic/src_addr_a_inverse_delay/command_reg_reg[0]_0[0] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/load_logic/src_addr_a_inverse_delay/higher_bank0_i_99 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/genblk1[1].buffer_reg[1][12]_0[5] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/ntt_v_bank1_i_8 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/load_logic/src_addr_a_inverse_delay/command_reg_reg[0]_0[6] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/load_logic/src_addr_a_inverse_delay/higher_bank0_i_93 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/genblk1[1].buffer_reg[1][12][2] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/ntt_e1_bank1_i_11 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/load_logic/src_addr_a_inverse_delay/command_reg_reg[0]_0[4] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/load_logic/src_addr_a_inverse_delay/higher_bank0_i_95 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/genblk1[1].buffer_reg[1][12][0] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/ntt_e1_bank1_i_13 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/load_logic/src_addr_a_inverse_delay/command_reg_reg[0]_0[5] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/load_logic/src_addr_a_inverse_delay/higher_bank0_i_94 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/addra[0] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/higher_bank1_i_13 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/addr_v_pk1_DP_reg[12]_0[0] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/lower_bank1_i_13 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/load_logic/src_addr_a_inverse_delay/command_reg_reg[0]_0[1] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/load_logic/src_addr_a_inverse_delay/higher_bank0_i_98 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/genblk1[1].buffer_reg[1][12]_0[3] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/ntt_v_bank1_i_10 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/addra[5] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/higher_bank1_i_8 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/addr_v_pk1_DP_reg[12]_0[5] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/lower_bank1_i_8 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/load_logic/src_addr_a_inverse_delay/command_reg_reg[0]_0[2] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/load_logic/src_addr_a_inverse_delay/higher_bank0_i_97 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/is_fft_UnifTrans_DP_reg_rep[0] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/higher_bank0_i_1 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/addra[2] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/higher_bank1_i_11 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/addr_v_pk1_DP_reg[12]_0[2] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/lower_bank1_i_11 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/genblk1[1].buffer_reg[1][12]_0[7] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/ntt_v_bank1_i_6 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/genblk1[34].buffer_reg[34][12][11] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/ntt_msg_bank1_i_2 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/load_logic/src_addr_a_inverse_delay/command_reg_reg[0]_0[10] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/load_logic/src_addr_a_inverse_delay/higher_bank0_i_89 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/addra[3] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/higher_bank1_i_10 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/addr_v_pk1_DP_reg[12]_0[3] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/lower_bank1_i_10 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/genblk1[1].buffer_reg[1][12][10] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/ntt_e1_bank1_i_3 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/addra[10] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/higher_bank1_i_3 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/addr_v_pk1_DP_reg[12]_0[10] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/lower_bank1_i_3 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/addra[1] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/higher_bank1_i_12 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/addr_v_pk1_DP_reg[12]_0[1] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/lower_bank1_i_12 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/genblk1[1].buffer_reg[1][12][8] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/ntt_e1_bank1_i_5 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/addra[9] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/higher_bank1_i_4 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/addra[7] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/higher_bank1_i_6 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/addr_v_pk1_DP_reg[12]_0[7] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/lower_bank1_i_6 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/load_logic/src_bank_a_forward_delay/read_addr_DP_reg[12][11] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/load_logic/src_bank_a_forward_delay/ntt_v_bank1_i_68 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/load_logic/src_bank_a_forward_delay/command_reg_reg[0]_0[8] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/load_logic/src_bank_a_forward_delay/higher_bank1_i_91 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/pos_ctr_DP_reg[1]_0[0] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/higher_bank0_i_13 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/addr_v_pk1_DP_reg[12]_0[9] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/lower_bank1_i_4 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/pos_ctr_DP_reg[1]_0[5] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/higher_bank0_i_8 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/genblk1[1].buffer_reg[1][12]_0[11] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/ntt_v_bank1_i_2 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/pos_ctr_DP_reg[1]_0[4] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/higher_bank0_i_9 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/addr_v_pk1_DP_reg[12][4] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/lower_bank0_i_9 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/load_logic/src_addr_a_inverse_delay/command_reg_reg[0]_0[7] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/load_logic/src_addr_a_inverse_delay/higher_bank0_i_92 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/addr_v_pk1_DP_reg[12][5] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/lower_bank0_i_8 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/load_logic/src_bank_a_forward_delay/command_reg_reg[0]_0[5] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/load_logic/src_bank_a_forward_delay/higher_bank1_i_94 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/genblk1[1].buffer_reg[1][12]_0[2] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/ntt_v_bank1_i_11 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/genblk1[1].buffer_reg[1][12][9] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/ntt_e1_bank1_i_4 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/genblk1[34].buffer_reg[34][12][5] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/ntt_msg_bank1_i_8 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/genblk1[1].buffer_reg[1][12][3] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/ntt_e1_bank1_i_10 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/load_logic/src_addr_a_inverse_delay/command_reg_reg[0]_0[9] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/load_logic/src_addr_a_inverse_delay/higher_bank0_i_90 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/pos_ctr_DP_reg[1]_0[1] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/higher_bank0_i_12 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/addr_v_pk1_DP_reg[12][1] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/lower_bank0_i_12 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/wea[0] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/lower_bank0_i_1 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/load_logic/src_addr_a_inverse_delay/command_reg_reg[0]_0[11] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/load_logic/src_addr_a_inverse_delay/higher_bank0_i_88 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/genblk1[1].buffer_reg[1][12][7] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/ntt_e1_bank1_i_6 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/pos_ctr_DP_reg[1]_0[9] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/higher_bank0_i_4 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/addr_v_pk1_DP_reg[12][9] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/lower_bank0_i_4 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/load_logic/src_bank_a_forward_delay/command_reg_reg[0]_0[6] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/load_logic/src_bank_a_forward_delay/higher_bank1_i_93 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/load_logic/src_bank_a_forward_delay/command_reg_reg[0]_0[10] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/load_logic/src_bank_a_forward_delay/higher_bank1_i_89 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/addr_v_pk1_DP_reg[12][0] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/lower_bank0_i_13 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/pos_ctr_DP_reg[1]_0[10] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/higher_bank0_i_3 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/addr_v_pk1_DP_reg[12][10] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/lower_bank0_i_3 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/pwm/result_wr_addr_delay/addra[11] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/pwm/result_wr_addr_delay/ntt_key_bank0_i_2 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/genblk1[34].buffer_reg[34][12][1] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/ntt_msg_bank1_i_12 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/genblk1[34].buffer_reg[34][12][8] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/ntt_msg_bank1_i_5 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/load_logic/src_bank_a_forward_delay/read_addr_DP_reg[12][7] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/load_logic/src_bank_a_forward_delay/ntt_v_bank1_i_72 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/load_logic/src_addr_a_inverse_delay/command_reg_reg[0]_0[3] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/load_logic/src_addr_a_inverse_delay/higher_bank0_i_96 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/genblk1[1].buffer_reg[1][12]_0[10] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/ntt_v_bank1_i_3 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/load_logic/src_bank_a_forward_delay/genblk1[14].buffer_reg[14][12][11] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/load_logic/src_bank_a_forward_delay/ntt_e1_bank1_i_68 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/genblk1[34].buffer_reg[34][12][9] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/ntt_msg_bank1_i_4 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/genblk1[1].buffer_reg[1][12]_0[4] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/ntt_v_bank1_i_9 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/load_logic/src_bank_a_forward_delay/command_reg_reg[0]_0[2] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/load_logic/src_bank_a_forward_delay/higher_bank1_i_97 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/genblk1[1].buffer_reg[1][12]_0[8] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/ntt_v_bank1_i_5 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/genblk1[1].buffer_reg[1][12]_1[8] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/ntt_e1_bank0_i_5 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/pos_ctr_DP_reg[1]_0[6] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/higher_bank0_i_7 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/addr_v_pk1_DP_reg[12][6] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/lower_bank0_i_7 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/load_logic/src_bank_a_forward_delay/command_reg_reg[0]_0[0] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/load_logic/src_bank_a_forward_delay/higher_bank1_i_99 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/genblk1[1].buffer_reg[1][12][1] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/ntt_e1_bank1_i_12 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/pos_ctr_DP_reg[1]_0[2] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/higher_bank0_i_11 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/genblk1[1].buffer_reg[1][12]_1[0] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/ntt_e1_bank0_i_13 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/addra[6] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/higher_bank1_i_7 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/load_logic/src_bank_a_forward_delay/command_reg_reg[0]_0[11] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/load_logic/src_bank_a_forward_delay/higher_bank1_i_88 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/addr_v_pk1_DP_reg[12]_0[6] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/lower_bank1_i_7 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/load_logic/src_bank_a_forward_delay/command_reg_reg[0]_0[7] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/load_logic/src_bank_a_forward_delay/higher_bank1_i_92 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/genblk1[1].buffer_reg[1][12]_1[1] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/ntt_e1_bank0_i_12 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/genblk1[1].buffer_reg[1][12]_1[5] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/ntt_e1_bank0_i_8 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/load_logic/src_bank_a_forward_delay/genblk1[14].buffer_reg[14][12][8] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/load_logic/src_bank_a_forward_delay/ntt_e1_bank1_i_71 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/genblk1[34].buffer_reg[34][12][2] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/ntt_msg_bank1_i_11 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/genblk1[34].buffer_reg[34][12][10] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/ntt_msg_bank1_i_3 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/genblk1[1].buffer_reg[1][12]_0[1] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/ntt_v_bank1_i_12 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/genblk1[34].buffer_reg[34][12][4] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/ntt_msg_bank1_i_9 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/pos_ctr_DP_reg[1]_0[11] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/higher_bank0_i_2 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/addr_v_pk1_DP_reg[12][11] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/expand/lower_bank0_i_2 could not be replicated
INFO: [Physopt 32-117] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/rns/write_addr_delay/addra[0] could not be optimized because driver AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/rns/write_addr_delay/ntt_msg_bank0_i_13 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 5 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[2].int_mult/ah_x_bh_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive. 20 registers were pushed out.
INFO: [Physopt 32-665] Processed cell AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[2].int_mult/al_x_bh_mult/dsp_a_x_b/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[2].int_mult/am_x_bh_mult/dsp_a_x_b/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[0].int_mult/al_x_bh_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive. 3 registers were pushed out.
INFO: [Physopt 32-665] Processed cell AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[0].int_mult/ah_x_bh_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive. 20 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 5 nets or cells. Created 77 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 338 ; free virtual = 4326
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-665] Processed cell AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/e1_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 2 registers were pushed out.
INFO: [Physopt 32-665] Processed cell AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/ntt_msg_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/e1_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 4 registers were pushed out.
INFO: [Physopt 32-665] Processed cell AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/ntt_e1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/ntt_msg_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/lower_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/ntt_msg_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/lower_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/lower_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/higher_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/ntt_msg_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/ntt_msg_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/ntt_e1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/lower_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/lower_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/ntt_e1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/lower_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/ntt_v_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/ntt_msg_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/lower_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/lower_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/v_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 2 registers were pushed out.
INFO: [Physopt 32-665] Processed cell AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/ntt_e1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/ntt_msg_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/ntt_msg_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/ntt_e1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/ntt_msg_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/higher_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/ntt_e1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/ntt_msg_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/lower_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/ntt_msg_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/higher_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/lower_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-775] End 1 Pass. Optimized 34 nets or cells. Created 285 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 296 ; free virtual = 4283
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 297 ; free virtual = 4284

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            9  |              0  |                     1  |           0  |           1  |  00:00:01  |
|  Fanout                        |           33  |              0  |                     5  |           0  |           1  |  00:00:01  |
|  Critical Cell                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |           77  |              0  |                     5  |           0  |           1  |  00:00:01  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |          285  |              0  |                    34  |           0  |           1  |  00:00:04  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |          404  |              0  |                    45  |           0  |           7  |  00:00:07  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 136a4377d

Time (s): cpu = 00:03:35 ; elapsed = 00:01:36 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 312 ; free virtual = 4299
Phase 2.2 Global Placement Core | Checksum: 13fcca658

Time (s): cpu = 00:03:42 ; elapsed = 00:01:38 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 307 ; free virtual = 4294
Phase 2 Global Placement | Checksum: 13fcca658

Time (s): cpu = 00:03:43 ; elapsed = 00:01:39 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 330 ; free virtual = 4318

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 170762265

Time (s): cpu = 00:03:56 ; elapsed = 00:01:43 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 337 ; free virtual = 4325

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 192827c67

Time (s): cpu = 00:04:25 ; elapsed = 00:01:54 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 391 ; free virtual = 4379

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 254252ebe

Time (s): cpu = 00:04:26 ; elapsed = 00:01:55 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 342 ; free virtual = 4330

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1eb375dfb

Time (s): cpu = 00:04:26 ; elapsed = 00:01:56 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 342 ; free virtual = 4330

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1ab8f4fad

Time (s): cpu = 00:04:51 ; elapsed = 00:02:03 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 426 ; free virtual = 4414

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 160ca180b

Time (s): cpu = 00:05:08 ; elapsed = 00:02:19 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 351 ; free virtual = 4339

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 187adc7f6

Time (s): cpu = 00:05:12 ; elapsed = 00:02:23 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 358 ; free virtual = 4347

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2169eec3c

Time (s): cpu = 00:05:12 ; elapsed = 00:02:23 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 408 ; free virtual = 4397
Phase 3 Detail Placement | Checksum: 2169eec3c

Time (s): cpu = 00:05:13 ; elapsed = 00:02:24 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 409 ; free virtual = 4398

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12ca1215a

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 12ca1215a

Time (s): cpu = 00:05:55 ; elapsed = 00:02:37 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 577 ; free virtual = 4584
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.048. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 14a1976a3

Time (s): cpu = 00:08:03 ; elapsed = 00:04:13 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 589 ; free virtual = 4603
Phase 4.1 Post Commit Optimization | Checksum: 14a1976a3

Time (s): cpu = 00:08:03 ; elapsed = 00:04:13 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 578 ; free virtual = 4592

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 14a1976a3

Time (s): cpu = 00:08:04 ; elapsed = 00:04:14 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 578 ; free virtual = 4593

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 14a1976a3

Time (s): cpu = 00:08:05 ; elapsed = 00:04:15 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 577 ; free virtual = 4592

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 577 ; free virtual = 4592
Phase 4.4 Final Placement Cleanup | Checksum: 1cdfa9196

Time (s): cpu = 00:08:05 ; elapsed = 00:04:15 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 577 ; free virtual = 4592
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1cdfa9196

Time (s): cpu = 00:08:05 ; elapsed = 00:04:15 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 576 ; free virtual = 4592
Ending Placer Task | Checksum: 1826d444c

Time (s): cpu = 00:08:05 ; elapsed = 00:04:15 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 575 ; free virtual = 4591
INFO: [Common 17-83] Releasing license: Implementation
234 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:08:15 ; elapsed = 00:04:20 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 661 ; free virtual = 4677
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 661 ; free virtual = 4677
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 551 ; free virtual = 4665
INFO: [Common 17-1381] The checkpoint '/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.runs/impl_1/AlohaHE_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 637 ; free virtual = 4681
INFO: [runtcl-4] Executing : report_io -file AlohaHE_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 615 ; free virtual = 4659
INFO: [runtcl-4] Executing : report_utilization -file AlohaHE_wrapper_utilization_placed.rpt -pb AlohaHE_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file AlohaHE_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 646 ; free virtual = 4689
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 615 ; free virtual = 4659

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.048 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 15358f034

Time (s): cpu = 00:00:43 ; elapsed = 00:00:11 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 581 ; free virtual = 4625

Phase 2 Slr Crossing Optimization
Phase 2 Slr Crossing Optimization | Checksum: 15358f034

Time (s): cpu = 00:00:44 ; elapsed = 00:00:11 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 576 ; free virtual = 4621
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.048 | TNS=0.000 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 3 Fanout Optimization | Checksum: 15358f034

Time (s): cpu = 00:00:44 ; elapsed = 00:00:11 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 576 ; free virtual = 4621

Phase 4 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 4 Placement Based Optimization | Checksum: 15358f034

Time (s): cpu = 00:00:44 ; elapsed = 00:00:11 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 576 ; free virtual = 4621

Phase 5 MultiInst Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  MultiInst Placement Optimization was not performed.
Phase 5 MultiInst Placement Optimization | Checksum: 15358f034

Time (s): cpu = 00:00:44 ; elapsed = 00:00:11 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 576 ; free virtual = 4621

Phase 6 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 6 Rewire | Checksum: 15358f034

Time (s): cpu = 00:00:44 ; elapsed = 00:00:11 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 576 ; free virtual = 4621

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 7 Critical Cell Optimization | Checksum: 15358f034

Time (s): cpu = 00:00:44 ; elapsed = 00:00:11 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 576 ; free virtual = 4621

Phase 8 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 8 Fanout Optimization | Checksum: 15358f034

Time (s): cpu = 00:00:44 ; elapsed = 00:00:12 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 576 ; free virtual = 4621

Phase 9 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 9 Placement Based Optimization | Checksum: 15358f034

Time (s): cpu = 00:00:44 ; elapsed = 00:00:12 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 576 ; free virtual = 4621

Phase 10 MultiInst Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  MultiInst Placement Optimization was not performed.
Phase 10 MultiInst Placement Optimization | Checksum: 15358f034

Time (s): cpu = 00:00:44 ; elapsed = 00:00:12 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 576 ; free virtual = 4621

Phase 11 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 11 Rewire | Checksum: 15358f034

Time (s): cpu = 00:00:44 ; elapsed = 00:00:12 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 576 ; free virtual = 4621

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 12 Critical Cell Optimization | Checksum: 15358f034

Time (s): cpu = 00:00:44 ; elapsed = 00:00:12 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 576 ; free virtual = 4621

Phase 13 Slr Crossing Optimization
Phase 13 Slr Crossing Optimization | Checksum: 15358f034

Time (s): cpu = 00:00:44 ; elapsed = 00:00:12 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 576 ; free virtual = 4621

Phase 14 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 14 Fanout Optimization | Checksum: 15358f034

Time (s): cpu = 00:00:44 ; elapsed = 00:00:12 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 576 ; free virtual = 4621

Phase 15 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 15 Placement Based Optimization | Checksum: 15358f034

Time (s): cpu = 00:00:44 ; elapsed = 00:00:12 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 576 ; free virtual = 4621

Phase 16 MultiInst Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  MultiInst Placement Optimization was not performed.
Phase 16 MultiInst Placement Optimization | Checksum: 15358f034

Time (s): cpu = 00:00:44 ; elapsed = 00:00:12 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 576 ; free virtual = 4621

Phase 17 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 17 Rewire | Checksum: 15358f034

Time (s): cpu = 00:00:44 ; elapsed = 00:00:12 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 576 ; free virtual = 4621

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 18 Critical Cell Optimization | Checksum: 15358f034

Time (s): cpu = 00:00:44 ; elapsed = 00:00:12 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 576 ; free virtual = 4621

Phase 19 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 19 DSP Register Optimization | Checksum: 15358f034

Time (s): cpu = 00:00:44 ; elapsed = 00:00:12 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 576 ; free virtual = 4621

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 20 BRAM Register Optimization | Checksum: 15358f034

Time (s): cpu = 00:00:44 ; elapsed = 00:00:12 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 576 ; free virtual = 4621

Phase 21 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 21 URAM Register Optimization | Checksum: 15358f034

Time (s): cpu = 00:00:44 ; elapsed = 00:00:12 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 576 ; free virtual = 4621

Phase 22 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 22 Shift Register Optimization | Checksum: 15358f034

Time (s): cpu = 00:00:44 ; elapsed = 00:00:12 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 576 ; free virtual = 4621

Phase 23 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 23 DSP Register Optimization | Checksum: 15358f034

Time (s): cpu = 00:00:44 ; elapsed = 00:00:12 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 576 ; free virtual = 4621

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 24 BRAM Register Optimization | Checksum: 15358f034

Time (s): cpu = 00:00:44 ; elapsed = 00:00:12 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 576 ; free virtual = 4621

Phase 25 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 25 URAM Register Optimization | Checksum: 15358f034

Time (s): cpu = 00:00:44 ; elapsed = 00:00:12 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 576 ; free virtual = 4621

Phase 26 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 26 Shift Register Optimization | Checksum: 15358f034

Time (s): cpu = 00:00:44 ; elapsed = 00:00:12 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 576 ; free virtual = 4621

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 27 Critical Pin Optimization | Checksum: 15358f034

Time (s): cpu = 00:00:44 ; elapsed = 00:00:12 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 576 ; free virtual = 4621

Phase 28 Very High Fanout Optimization
INFO: [Physopt 32-1022] Very high fanout net 'AlohaHE_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.addr_rl_rd_buf_in_reg_n_0_[0]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 549 to 120 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'AlohaHE_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.addr_rl_rd_buf_in_reg_n_0_[1]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 548 to 119 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'AlohaHE_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.addr_rl_rd_buf_in_reg_n_0_[2]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 547 to 118 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'AlohaHE_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.addr_rl_rd_buf_in_reg_n_0_[3]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 546 to 117 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'AlohaHE_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.addr_rl_rd_buf_in_reg_n_0_[4]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 545 to 116 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'AlohaHE_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.addr_rl_rd_buf_in_reg_n_0_[5]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 544 to 115 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'AlohaHE_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 384 to 49 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'AlohaHE_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 392 to 50 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'AlohaHE_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 360 to 46 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'AlohaHE_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 400 to 51 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'AlohaHE_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 360 to 46 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'AlohaHE_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 360 to 46 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'AlohaHE_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 400 to 51 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'AlohaHE_i/mig_7series_0/u_AlohaHE_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_buf_indx.ram_init_done_r_lcl_reg' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 345 to 45 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'AlohaHE_i/mig_7series_0/u_AlohaHE_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/wr_data_addr[0]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 289 to 146 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'AlohaHE_i/mig_7series_0/u_AlohaHE_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/wr_data_addr[1]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 289 to 146 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'AlohaHE_i/mig_7series_0/u_AlohaHE_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/wr_data_addr[2]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 289 to 146 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'AlohaHE_i/mig_7series_0/u_AlohaHE_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/wr_data_addr[3]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 289 to 146 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'AlohaHE_i/mig_7series_0/u_AlohaHE_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[7]_0[1]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 346 to 46 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'AlohaHE_i/mig_7series_0/u_AlohaHE_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[7]_0[2]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 346 to 46 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'AlohaHE_i/mig_7series_0/u_AlohaHE_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[7]_0[3]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 346 to 46 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'AlohaHE_i/mig_7series_0/u_AlohaHE_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[7]_0[4]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 346 to 46 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'AlohaHE_i/mig_7series_0/u_AlohaHE_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[7]_0[5]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 346 to 46 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'AlohaHE_i/mig_7series_0/u_AlohaHE_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buf_indx_copy_r[0]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 258 to 130 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'AlohaHE_i/mig_7series_0/u_AlohaHE_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buf_indx_copy_r[1]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 258 to 130 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'AlohaHE_i/mig_7series_0/u_AlohaHE_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buf_indx_copy_r[2]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 258 to 130 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'AlohaHE_i/mig_7series_0/u_AlohaHE_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buf_indx_copy_r[3]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 258 to 130 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'AlohaHE_i/mig_7series_0/u_AlohaHE_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buf_indx_copy_r[4]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 258 to 130 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'AlohaHE_i/mig_7series_0/u_AlohaHE_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 389 to 54 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'AlohaHE_i/mig_7series_0/u_AlohaHE_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_10_n_0' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 384 to 49 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'AlohaHE_i/mig_7series_0/u_AlohaHE_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_11_n_0' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 384 to 49 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'AlohaHE_i/mig_7series_0/u_AlohaHE_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 384 to 49 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'AlohaHE_i/mig_7series_0/u_AlohaHE_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_8_n_0' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 384 to 49 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'AlohaHE_i/mig_7series_0/u_AlohaHE_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_9_n_0' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 384 to 49 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-76] Pass 1. Identified 4 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/current_k[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 531 ; free virtual = 4577
Phase 28 Very High Fanout Optimization | Checksum: 15358f034

Time (s): cpu = 00:00:51 ; elapsed = 00:00:15 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 531 ; free virtual = 4577

Phase 29 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 29 Placement Based Optimization | Checksum: 15358f034

Time (s): cpu = 00:00:51 ; elapsed = 00:00:15 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 531 ; free virtual = 4577

Phase 30 MultiInst Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  MultiInst Placement Optimization was not performed.
Phase 30 MultiInst Placement Optimization | Checksum: 15358f034

Time (s): cpu = 00:00:51 ; elapsed = 00:00:15 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 531 ; free virtual = 4577

Phase 31 Slr Crossing Optimization
Phase 31 Slr Crossing Optimization | Checksum: 15358f034

Time (s): cpu = 00:00:51 ; elapsed = 00:00:15 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 531 ; free virtual = 4577

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.048 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.048 | TNS=0.000 |
Phase 32 Critical Path Optimization | Checksum: 15358f034

Time (s): cpu = 00:00:54 ; elapsed = 00:00:15 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 529 ; free virtual = 4575

Phase 33 BRAM Enable Optimization
Phase 33 BRAM Enable Optimization | Checksum: 15358f034

Time (s): cpu = 00:00:54 ; elapsed = 00:00:15 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 529 ; free virtual = 4575
INFO: [Physopt 32-960] Skip hold-fix as initial WHS does not violate hold threshold 250 ps
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 530 ; free virtual = 4576
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.048 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization          |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Placement Based       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  MultiInst Placement   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Rewire                |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Cell         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Slr Crossing          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  DSP Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Pin          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:03  |
|  BRAM Enable           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                 |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           6  |  00:00:03  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 529 ; free virtual = 4575
Ending Physical Synthesis Task | Checksum: 15358f034

Time (s): cpu = 00:00:54 ; elapsed = 00:00:15 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 530 ; free virtual = 4575
INFO: [Common 17-83] Releasing license: Implementation
313 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:43 ; elapsed = 00:00:26 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 568 ; free virtual = 4614
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 569 ; free virtual = 4614
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 447 ; free virtual = 4589
INFO: [Common 17-1381] The checkpoint '/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.runs/impl_1/AlohaHE_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 565 ; free virtual = 4638
Command: route_design -directive Explore -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: ddda0a1f ConstDB: 0 ShapeSum: cb48e6fb RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: a2ae06f8

Time (s): cpu = 00:01:06 ; elapsed = 00:00:30 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 421 ; free virtual = 4490
Post Restoration Checksum: NetGraph: 46346110 NumContArr: 5c79a5e8 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: a2ae06f8

Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 432 ; free virtual = 4501

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: a2ae06f8

Time (s): cpu = 00:01:08 ; elapsed = 00:00:31 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 382 ; free virtual = 4451

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: a2ae06f8

Time (s): cpu = 00:01:08 ; elapsed = 00:00:32 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 382 ; free virtual = 4451
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a36e6f54

Time (s): cpu = 00:02:01 ; elapsed = 00:00:50 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 317 ; free virtual = 4386
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.132  | TNS=0.000  | WHS=-0.474 | THS=-4151.509|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 194394f94

Time (s): cpu = 00:02:45 ; elapsed = 00:01:02 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 285 ; free virtual = 4354
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.132  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 2278254da

Time (s): cpu = 00:02:45 ; elapsed = 00:01:02 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 284 ; free virtual = 4354
Phase 2 Router Initialization | Checksum: 1bf3e3ef8

Time (s): cpu = 00:02:45 ; elapsed = 00:01:02 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 278 ; free virtual = 4348

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 58174
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 58174
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 16417db43

Time (s): cpu = 00:05:44 ; elapsed = 00:01:37 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 286 ; free virtual = 4332

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6763
 Number of Nodes with overlaps = 866
 Number of Nodes with overlaps = 197
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.210 | TNS=-2.056 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 227bbc680

Time (s): cpu = 00:09:18 ; elapsed = 00:03:26 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 253 ; free virtual = 4306

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 230
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.320 | TNS=-2.054 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1a64f7677

Time (s): cpu = 00:09:48 ; elapsed = 00:03:52 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 295 ; free virtual = 4349
Phase 4 Rip-up And Reroute | Checksum: 1a64f7677

Time (s): cpu = 00:09:48 ; elapsed = 00:03:52 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 295 ; free virtual = 4349

Phase 5 Delay and Skew Optimization

Phase 5.1 TNS Cleanup

Phase 5.1.1 Delay CleanUp

Phase 5.1.1.1 Update Timing
Phase 5.1.1.1 Update Timing | Checksum: 273b2d6bd

Time (s): cpu = 00:09:58 ; elapsed = 00:03:55 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 300 ; free virtual = 4355
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.118 | TNS=-0.569 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.2 Update Timing
Phase 5.1.1.2 Update Timing | Checksum: ad3bbd0d

Time (s): cpu = 00:10:06 ; elapsed = 00:03:58 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 314 ; free virtual = 4368
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.105 | TNS=-0.433 | WHS=N/A    | THS=N/A    |

Phase 5.1.1 Delay CleanUp | Checksum: 154c248a9

Time (s): cpu = 00:10:08 ; elapsed = 00:03:59 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 304 ; free virtual = 4358
Phase 5.1 TNS Cleanup | Checksum: 154c248a9

Time (s): cpu = 00:10:08 ; elapsed = 00:03:59 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 303 ; free virtual = 4358

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 154c248a9

Time (s): cpu = 00:10:08 ; elapsed = 00:03:59 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 303 ; free virtual = 4358
Phase 5 Delay and Skew Optimization | Checksum: 154c248a9

Time (s): cpu = 00:10:08 ; elapsed = 00:03:59 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 303 ; free virtual = 4358

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: d549235e

Time (s): cpu = 00:10:20 ; elapsed = 00:04:03 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 296 ; free virtual = 4351
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.105 | TNS=-0.433 | WHS=0.027  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: b8a02453

Time (s): cpu = 00:10:20 ; elapsed = 00:04:03 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 294 ; free virtual = 4349
Phase 6 Post Hold Fix | Checksum: b8a02453

Time (s): cpu = 00:10:20 ; elapsed = 00:04:03 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 294 ; free virtual = 4349

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: e15f7cd1

Time (s): cpu = 00:10:41 ; elapsed = 00:04:08 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 269 ; free virtual = 4324
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.105 | TNS=-0.433 | WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: e15f7cd1

Time (s): cpu = 00:10:41 ; elapsed = 00:04:08 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 267 ; free virtual = 4322

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.52868 %
  Global Horizontal Routing Utilization  = 6.36329 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 87.3874%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X57Y58 -> INT_R_X57Y58
   INT_R_X75Y54 -> INT_R_X75Y54
South Dir 1x1 Area, Max Cong = 70.2703%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 91.1765%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X67Y57 -> INT_R_X67Y57
   INT_L_X62Y56 -> INT_L_X62Y56
   INT_R_X17Y39 -> INT_R_X17Y39
West Dir 1x1 Area, Max Cong = 88.2353%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X68Y57 -> INT_L_X68Y57
   INT_L_X72Y56 -> INT_L_X72Y56
   INT_R_X69Y54 -> INT_R_X69Y54
   INT_R_X73Y53 -> INT_R_X73Y53

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1

Phase 8 Route finalize | Checksum: e15f7cd1

Time (s): cpu = 00:10:42 ; elapsed = 00:04:09 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 270 ; free virtual = 4325

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: e15f7cd1

Time (s): cpu = 00:10:42 ; elapsed = 00:04:09 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 273 ; free virtual = 4328

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: de866993

Time (s): cpu = 00:10:49 ; elapsed = 00:04:16 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 239 ; free virtual = 4294

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 284 ; free virtual = 4338
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.006. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: f593896b

Time (s): cpu = 00:01:47 ; elapsed = 00:00:39 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 281 ; free virtual = 4349
Phase 11 Incr Placement Change | Checksum: de866993

Time (s): cpu = 00:12:38 ; elapsed = 00:04:57 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 269 ; free virtual = 4337

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: 3d6222fe

Time (s): cpu = 00:13:02 ; elapsed = 00:05:22 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 1889 ; free virtual = 6370
Post Restoration Checksum: NetGraph: 2974b1d1 NumContArr: 99e09519 Constraints: 0 Timing: 0

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: c35546ea

Time (s): cpu = 00:13:05 ; elapsed = 00:05:25 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 1872 ; free virtual = 6353

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: c35546ea

Time (s): cpu = 00:13:06 ; elapsed = 00:05:26 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 1776 ; free virtual = 6278

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: 11e1d2016

Time (s): cpu = 00:13:06 ; elapsed = 00:05:26 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 1762 ; free virtual = 6267
 Number of Nodes with overlaps = 0

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: 266d7a429

Time (s): cpu = 00:14:09 ; elapsed = 00:05:47 . Memory (MB): peak = 3895.215 ; gain = 0.000 ; free physical = 593 ; free virtual = 5348
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.002  | TNS=0.000  | WHS=-0.677 | THS=-4146.308|


Phase 13.5 Update Timing for Bus Skew

Phase 13.5.1 Update Timing
Phase 13.5.1 Update Timing | Checksum: 288f06443

Time (s): cpu = 00:14:51 ; elapsed = 00:05:59 . Memory (MB): peak = 3933.480 ; gain = 38.266 ; free physical = 507 ; free virtual = 5301
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.002  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 13.5 Update Timing for Bus Skew | Checksum: 2468fd256

Time (s): cpu = 00:14:51 ; elapsed = 00:05:59 . Memory (MB): peak = 3933.480 ; gain = 38.266 ; free physical = 505 ; free virtual = 5301
Phase 13 Router Initialization | Checksum: 205a995d0

Time (s): cpu = 00:14:52 ; elapsed = 00:06:00 . Memory (MB): peak = 3933.480 ; gain = 38.266 ; free physical = 503 ; free virtual = 5300

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.51434 %
  Global Horizontal Routing Utilization  = 6.31746 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 187
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 46
  Number of Partially Routed Nets     = 141
  Number of Node Overlaps             = 0


Phase 14 Initial Routing
Phase 14 Initial Routing | Checksum: 1e49f4a50

Time (s): cpu = 00:14:56 ; elapsed = 00:06:02 . Memory (MB): peak = 3933.480 ; gain = 38.266 ; free physical = 479 ; free virtual = 5273

Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 124
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.255 | TNS=-4.388 | WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: 1662a496b

Time (s): cpu = 00:15:43 ; elapsed = 00:06:33 . Memory (MB): peak = 3933.480 ; gain = 38.266 ; free physical = 484 ; free virtual = 5286

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 97
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.221 | TNS=-1.409 | WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 1737770eb

Time (s): cpu = 00:15:59 ; elapsed = 00:06:47 . Memory (MB): peak = 3933.480 ; gain = 38.266 ; free physical = 463 ; free virtual = 5267

Phase 15.3 Global Iteration 2
 Number of Nodes with overlaps = 306
 Number of Nodes with overlaps = 86
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.239 | TNS=-2.346 | WHS=N/A    | THS=N/A    |

Phase 15.3 Global Iteration 2 | Checksum: 1b801809f

Time (s): cpu = 00:16:47 ; elapsed = 00:07:30 . Memory (MB): peak = 3933.480 ; gain = 38.266 ; free physical = 490 ; free virtual = 5298
Phase 15 Rip-up And Reroute | Checksum: 1b801809f

Time (s): cpu = 00:16:47 ; elapsed = 00:07:30 . Memory (MB): peak = 3933.480 ; gain = 38.266 ; free physical = 490 ; free virtual = 5298

Phase 16 Delay and Skew Optimization

Phase 16.1 TNS Cleanup

Phase 16.1.1 Delay CleanUp

Phase 16.1.1.1 Update Timing
Phase 16.1.1.1 Update Timing | Checksum: 1f82aa6dd

Time (s): cpu = 00:16:56 ; elapsed = 00:07:32 . Memory (MB): peak = 3933.480 ; gain = 38.266 ; free physical = 490 ; free virtual = 5298
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.129 | TNS=-0.332 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.2 Update Timing
Phase 16.1.1.2 Update Timing | Checksum: 7a9add5b

Time (s): cpu = 00:17:03 ; elapsed = 00:07:34 . Memory (MB): peak = 3933.480 ; gain = 38.266 ; free physical = 500 ; free virtual = 5307
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.049 | WHS=N/A    | THS=N/A    |

Phase 16.1.1 Delay CleanUp | Checksum: 9f7e7991

Time (s): cpu = 00:17:05 ; elapsed = 00:07:35 . Memory (MB): peak = 3933.480 ; gain = 38.266 ; free physical = 498 ; free virtual = 5306
Phase 16.1 TNS Cleanup | Checksum: 9f7e7991

Time (s): cpu = 00:17:05 ; elapsed = 00:07:35 . Memory (MB): peak = 3933.480 ; gain = 38.266 ; free physical = 498 ; free virtual = 5306

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 9f7e7991

Time (s): cpu = 00:17:05 ; elapsed = 00:07:35 . Memory (MB): peak = 3933.480 ; gain = 38.266 ; free physical = 494 ; free virtual = 5302
Phase 16 Delay and Skew Optimization | Checksum: 9f7e7991

Time (s): cpu = 00:17:05 ; elapsed = 00:07:35 . Memory (MB): peak = 3933.480 ; gain = 38.266 ; free physical = 494 ; free virtual = 5302

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: c7ce7c53

Time (s): cpu = 00:17:16 ; elapsed = 00:07:38 . Memory (MB): peak = 3933.480 ; gain = 38.266 ; free physical = 485 ; free virtual = 5293
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.049 | WHS=0.044  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: 101e99a74

Time (s): cpu = 00:17:16 ; elapsed = 00:07:39 . Memory (MB): peak = 3933.480 ; gain = 38.266 ; free physical = 485 ; free virtual = 5293
Phase 17 Post Hold Fix | Checksum: 101e99a74

Time (s): cpu = 00:17:16 ; elapsed = 00:07:39 . Memory (MB): peak = 3933.480 ; gain = 38.266 ; free physical = 485 ; free virtual = 5293

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: b65f2aba

Time (s): cpu = 00:17:34 ; elapsed = 00:07:42 . Memory (MB): peak = 3933.480 ; gain = 38.266 ; free physical = 495 ; free virtual = 5303
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.049 | WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: b65f2aba

Time (s): cpu = 00:17:34 ; elapsed = 00:07:43 . Memory (MB): peak = 3933.480 ; gain = 38.266 ; free physical = 495 ; free virtual = 5302

Phase 19 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.54911 %
  Global Horizontal Routing Utilization  = 6.37876 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 87.3874%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X57Y58 -> INT_R_X57Y58
   INT_R_X75Y54 -> INT_R_X75Y54
South Dir 1x1 Area, Max Cong = 70.2703%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 91.1765%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X67Y57 -> INT_R_X67Y57
   INT_L_X62Y56 -> INT_L_X62Y56
   INT_R_X17Y39 -> INT_R_X17Y39
West Dir 1x1 Area, Max Cong = 88.2353%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X68Y57 -> INT_L_X68Y57
   INT_L_X72Y56 -> INT_L_X72Y56
   INT_R_X69Y54 -> INT_R_X69Y54
   INT_R_X73Y53 -> INT_R_X73Y53

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1

Phase 19 Route finalize | Checksum: b65f2aba

Time (s): cpu = 00:17:35 ; elapsed = 00:07:43 . Memory (MB): peak = 3933.480 ; gain = 38.266 ; free physical = 495 ; free virtual = 5302

Phase 20 Verifying routed nets

 Verification completed successfully
Phase 20 Verifying routed nets | Checksum: b65f2aba

Time (s): cpu = 00:17:35 ; elapsed = 00:07:43 . Memory (MB): peak = 3933.480 ; gain = 38.266 ; free physical = 492 ; free virtual = 5299

Phase 21 Depositing Routes
Phase 21 Depositing Routes | Checksum: 1783ee215

Time (s): cpu = 00:17:40 ; elapsed = 00:07:48 . Memory (MB): peak = 3933.480 ; gain = 38.266 ; free physical = 489 ; free virtual = 5296

Phase 22 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-0.032 | TNS=-0.039 | WHS=0.047  | THS=0.000  |

WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 22 Post Router Timing | Checksum: 196ac9bae

Time (s): cpu = 00:18:32 ; elapsed = 00:07:58 . Memory (MB): peak = 3933.480 ; gain = 38.266 ; free physical = 554 ; free virtual = 5361
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:18:33 ; elapsed = 00:07:59 . Memory (MB): peak = 3933.480 ; gain = 38.266 ; free physical = 825 ; free virtual = 5632

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
343 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:18:44 ; elapsed = 00:08:03 . Memory (MB): peak = 3933.480 ; gain = 38.266 ; free physical = 825 ; free virtual = 5632
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3933.480 ; gain = 0.000 ; free physical = 825 ; free virtual = 5633
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 3933.480 ; gain = 0.000 ; free physical = 684 ; free virtual = 5613
INFO: [Common 17-1381] The checkpoint '/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.runs/impl_1/AlohaHE_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:35 ; elapsed = 00:00:19 . Memory (MB): peak = 3933.480 ; gain = 0.000 ; free physical = 817 ; free virtual = 5658
INFO: [runtcl-4] Executing : report_drc -file AlohaHE_wrapper_drc_routed.rpt -pb AlohaHE_wrapper_drc_routed.pb -rpx AlohaHE_wrapper_drc_routed.rpx
Command: report_drc -file AlohaHE_wrapper_drc_routed.rpt -pb AlohaHE_wrapper_drc_routed.pb -rpx AlohaHE_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.runs/impl_1/AlohaHE_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:40 ; elapsed = 00:00:17 . Memory (MB): peak = 3965.496 ; gain = 32.016 ; free physical = 749 ; free virtual = 5590
INFO: [runtcl-4] Executing : report_methodology -file AlohaHE_wrapper_methodology_drc_routed.rpt -pb AlohaHE_wrapper_methodology_drc_routed.pb -rpx AlohaHE_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file AlohaHE_wrapper_methodology_drc_routed.rpt -pb AlohaHE_wrapper_methodology_drc_routed.pb -rpx AlohaHE_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.runs/impl_1/AlohaHE_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:34 ; elapsed = 00:00:20 . Memory (MB): peak = 3965.496 ; gain = 0.000 ; free physical = 793 ; free virtual = 5635
INFO: [runtcl-4] Executing : report_power -file AlohaHE_wrapper_power_routed.rpt -pb AlohaHE_wrapper_power_summary_routed.pb -rpx AlohaHE_wrapper_power_routed.rpx
Command: report_power -file AlohaHE_wrapper_power_routed.rpt -pb AlohaHE_wrapper_power_summary_routed.pb -rpx AlohaHE_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
355 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:47 ; elapsed = 00:00:22 . Memory (MB): peak = 3965.496 ; gain = 0.000 ; free physical = 776 ; free virtual = 5631
INFO: [runtcl-4] Executing : report_route_status -file AlohaHE_wrapper_route_status.rpt -pb AlohaHE_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file AlohaHE_wrapper_timing_summary_routed.rpt -pb AlohaHE_wrapper_timing_summary_routed.pb -rpx AlohaHE_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file AlohaHE_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file AlohaHE_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file AlohaHE_wrapper_bus_skew_routed.rpt -pb AlohaHE_wrapper_bus_skew_routed.pb -rpx AlohaHE_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3965.496 ; gain = 0.000 ; free physical = 715 ; free virtual = 5581

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.032 | TNS=-0.039 | WHS=0.047 | THS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 25b14ed06

Time (s): cpu = 00:01:00 ; elapsed = 00:00:15 . Memory (MB): peak = 3965.496 ; gain = 0.000 ; free physical = 1574 ; free virtual = 6424

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.032 | TNS=-0.039 | WHS=0.047 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_AlohaHE_clk_wiz_0_0. Processed net: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/tw_fct_storage/all_twiddle_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/douta[8].
INFO: [Physopt 32-952] Improved path group WNS = -0.026. Path group: clk_out1_AlohaHE_clk_wiz_0_0. Processed net: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/is_dif_UnifTrans_DP_reg_rep__12_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_AlohaHE_clk_wiz_0_0. Processed net: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/is_dif_UnifTrans_DP_reg_rep__12_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -0.023. Path group: clk_out1_AlohaHE_clk_wiz_0_0. Processed net: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/tw_fct_storage/inputs_delay_forward/base_DP_reg[2][3].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_AlohaHE_clk_wiz_0_0. Processed net: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/tw_fct_storage/inputs_delay_forward/base_DP_reg[6][1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_AlohaHE_clk_wiz_0_0. Processed net: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/tw_fct_storage/inputs_delay_forward/rom_addr0__0_carry__0_i_15_n_0.
INFO: [Physopt 32-710] Processed net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/tw_fct_storage/inputs_delay_forward/rom_addr0__0_carry__0_i_15_n_0. Critical path length was reduced through logic transformation on cell AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/tw_fct_storage/inputs_delay_forward/rom_addr0__0_carry__0_i_15_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.018. Path group: clk_out1_AlohaHE_clk_wiz_0_0. Processed net: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/tw_fct_storage/inputs_delay_forward/negate_real.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_AlohaHE_clk_wiz_0_0. Processed net: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/tw_fct_storage/inputs_delay_forward/base_DP_reg[6][0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_AlohaHE_clk_wiz_0_0. Processed net: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/tw_fct_storage/inputs_delay_forward/rom_addr0__0_carry__0_i_16_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -0.015. Path group: clk_out1_AlohaHE_clk_wiz_0_0. Processed net: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/tw_fct_storage/inputs_delay_forward/negate_real.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_AlohaHE_clk_wiz_0_0. Processed net: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/tw_fct_storage/inputs_delay_forward/base_DP_reg[2][1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_AlohaHE_clk_wiz_0_0. Processed net: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/tw_fct_storage/inputs_delay_forward/rom_addr0__0_carry_i_13_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_AlohaHE_clk_wiz_0_0. Processed net: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/tw_fct_storage/inputs_delay_forward/negate_real.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_AlohaHE_clk_wiz_0_0. Processed net: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/tw_fct_storage/inverse_fft_else_branch2.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_AlohaHE_clk_wiz_0_0. Processed net: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/tw_fct_storage/inputs_delay_forward/genblk1[7].buffer_reg[7][9]_0[2].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_AlohaHE_clk_wiz_0_0. Processed net: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/tw_fct_storage/inputs_delay_forward/inverse_fft_else_branch2_carry_i_12_n_0.
INFO: [Physopt 32-735] Processed net AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/tw_fct_storage/rom_addr[9]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.006 | TNS=0.000 | WHS=0.047 | THS=0.000 |
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.006 | TNS=0.000 | WHS=0.047 | THS=0.000 |
Phase 2 Critical Path Optimization | Checksum: 25b14ed06

Time (s): cpu = 00:03:58 ; elapsed = 00:01:44 . Memory (MB): peak = 3997.512 ; gain = 32.016 ; free physical = 1339 ; free virtual = 6190
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3997.512 ; gain = 0.000 ; free physical = 1339 ; free virtual = 6190
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.006 | TNS=0.000 | WHS=0.047 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.037  |          0.039  |            0  |              0  |                     5  |           0  |           1  |  00:01:29  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3997.512 ; gain = 0.000 ; free physical = 1355 ; free virtual = 6206
Ending Physical Synthesis Task | Checksum: 25b14ed06

Time (s): cpu = 00:03:58 ; elapsed = 00:01:44 . Memory (MB): peak = 3997.512 ; gain = 32.016 ; free physical = 1354 ; free virtual = 6206
INFO: [Common 17-83] Releasing license: Implementation
393 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:04:10 ; elapsed = 00:01:49 . Memory (MB): peak = 3997.512 ; gain = 32.016 ; free physical = 1567 ; free virtual = 6419
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3997.512 ; gain = 0.000 ; free physical = 1567 ; free virtual = 6419
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3997.512 ; gain = 0.000 ; free physical = 1339 ; free virtual = 6319
INFO: [Common 17-1381] The checkpoint '/home/fkrieger/Desktop/Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.runs/impl_1/AlohaHE_wrapper_postroute_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:40 ; elapsed = 00:00:21 . Memory (MB): peak = 3997.512 ; gain = 0.000 ; free physical = 1522 ; free virtual = 6411
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file AlohaHE_wrapper_timing_summary_postroute_physopted.rpt -pb AlohaHE_wrapper_timing_summary_postroute_physopted.pb -rpx AlohaHE_wrapper_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:52 ; elapsed = 00:00:10 . Memory (MB): peak = 3997.512 ; gain = 0.000 ; free physical = 1495 ; free virtual = 6393
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file AlohaHE_wrapper_bus_skew_postroute_physopted.rpt -pb AlohaHE_wrapper_bus_skew_postroute_physopted.pb -rpx AlohaHE_wrapper_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-167] Found XPM memory block AlohaHE_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the AlohaHE_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block AlohaHE_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the AlohaHE_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block AlohaHE_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the AlohaHE_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block AlohaHE_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the AlohaHE_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block AlohaHE_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the AlohaHE_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block AlohaHE_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the AlohaHE_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block AlohaHE_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the AlohaHE_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block AlohaHE_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the AlohaHE_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block AlohaHE_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the AlohaHE_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block AlohaHE_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the AlohaHE_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block AlohaHE_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the AlohaHE_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block AlohaHE_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the AlohaHE_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block AlohaHE_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the AlohaHE_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block AlohaHE_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the AlohaHE_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block AlohaHE_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the AlohaHE_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block AlohaHE_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the AlohaHE_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block AlohaHE_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the AlohaHE_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block AlohaHE_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the AlohaHE_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block AlohaHE_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the AlohaHE_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block AlohaHE_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the AlohaHE_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block AlohaHE_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the AlohaHE_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block AlohaHE_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the AlohaHE_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block AlohaHE_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the AlohaHE_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block AlohaHE_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the AlohaHE_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block AlohaHE_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the AlohaHE_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block AlohaHE_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the AlohaHE_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block AlohaHE_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the AlohaHE_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block AlohaHE_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the AlohaHE_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block AlohaHE_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the AlohaHE_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force AlohaHE_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer AlohaHE_i/mig_7series_0/u_AlohaHE_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs/IBUFDS_0 has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer AlohaHE_i/mig_7series_0/u_AlohaHE_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs/IBUFDS_0 has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer AlohaHE_i/mig_7series_0/u_AlohaHE_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iobuf_dqs/IBUFDS_0 has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer AlohaHE_i/mig_7series_0/u_AlohaHE_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iobuf_dqs/IBUFDS_0 has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC DPIP-1] Input pipelining: DSP AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[0].int_mult/ah_x_bl_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[0].int_mult/ah_x_bl_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[0].int_mult/al_x_bh_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[0].int_mult/al_x_bh_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[0].int_mult/al_x_bh_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[0].int_mult/al_x_bh_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[0].int_mult/al_x_bl_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[0].int_mult/al_x_bl_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[0].int_mult/am_x_bh_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[0].int_mult/am_x_bh_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[0].int_mult/am_x_bl_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[0].int_mult/am_x_bl_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[1].int_mult/ah_x_bl_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[1].int_mult/ah_x_bl_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[1].int_mult/al_x_bh_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[1].int_mult/al_x_bh_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[1].int_mult/al_x_bl_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[1].int_mult/al_x_bl_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[1].int_mult/am_x_bh_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[1].int_mult/am_x_bh_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[1].int_mult/am_x_bl_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[1].int_mult/am_x_bl_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[2].int_mult/ah_x_bl_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[2].int_mult/ah_x_bl_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[2].int_mult/al_x_bh_mult/dsp_a_x_b/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[2].int_mult/al_x_bh_mult/dsp_a_x_b/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[2].int_mult/al_x_bh_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[2].int_mult/al_x_bh_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[2].int_mult/al_x_bl_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[2].int_mult/al_x_bl_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[2].int_mult/am_x_bh_mult/dsp_a_x_b/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[2].int_mult/am_x_bh_mult/dsp_a_x_b/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[2].int_mult/am_x_bh_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[2].int_mult/am_x_bh_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[2].int_mult/am_x_bl_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[2].int_mult/am_x_bl_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[3].int_mult/ah_x_bl_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[3].int_mult/ah_x_bl_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[3].int_mult/al_x_bh_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[3].int_mult/al_x_bh_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[3].int_mult/al_x_bl_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[3].int_mult/al_x_bl_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[3].int_mult/am_x_bh_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[3].int_mult/am_x_bh_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[3].int_mult/am_x_bl_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[3].int_mult/am_x_bl_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/ntt_butterfly_0/multiplier/reduction/stage1/dsp_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/ntt_butterfly_0/multiplier/reduction/stage1/dsp_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/ntt_butterfly_0/multiplier/reduction/stage2/dsp_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/ntt_butterfly_0/multiplier/reduction/stage2/dsp_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/ntt_butterfly_0/multiplier/reduction/stage3/dsp_mult_add/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/ntt_butterfly_0/multiplier/reduction/stage3/dsp_mult_add/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/ntt_butterfly_1/multiplier/reduction/stage1/dsp_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/ntt_butterfly_1/multiplier/reduction/stage1/dsp_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/ntt_butterfly_1/multiplier/reduction/stage2/dsp_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/ntt_butterfly_1/multiplier/reduction/stage2/dsp_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/ntt_butterfly_1/multiplier/reduction/stage3/dsp_mult_add/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/ntt_butterfly_1/multiplier/reduction/stage3/dsp_mult_add/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/ntt_butterfly_2/multiplier/reduction/stage1/dsp_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/ntt_butterfly_2/multiplier/reduction/stage1/dsp_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/ntt_butterfly_2/multiplier/reduction/stage2/dsp_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/ntt_butterfly_2/multiplier/reduction/stage2/dsp_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/ntt_butterfly_2/multiplier/reduction/stage3/dsp_mult_add/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/ntt_butterfly_2/multiplier/reduction/stage3/dsp_mult_add/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/unif_tw_fct_gen/modular_multiplier/reduction/stage1/dsp_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/unif_tw_fct_gen/modular_multiplier/reduction/stage1/dsp_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/unif_tw_fct_gen/modular_multiplier/reduction/stage2/dsp_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/unif_tw_fct_gen/modular_multiplier/reduction/stage2/dsp_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/unif_tw_fct_gen/modular_multiplier/reduction/stage3/dsp_mult_add/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/unif_tw_fct_gen/modular_multiplier/reduction/stage3/dsp_mult_add/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/ntt_butterfly_0/multiplier/reduction/stage1/dsp_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive multiplier stage AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/ntt_butterfly_0/multiplier/reduction/stage1/dsp_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/ntt_butterfly_0/multiplier/reduction/stage2/dsp_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive multiplier stage AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/ntt_butterfly_0/multiplier/reduction/stage2/dsp_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/ntt_butterfly_1/multiplier/reduction/stage1/dsp_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive multiplier stage AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/ntt_butterfly_1/multiplier/reduction/stage1/dsp_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/ntt_butterfly_1/multiplier/reduction/stage2/dsp_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive multiplier stage AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/ntt_butterfly_1/multiplier/reduction/stage2/dsp_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/ntt_butterfly_2/multiplier/reduction/stage1/dsp_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive multiplier stage AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/ntt_butterfly_2/multiplier/reduction/stage1/dsp_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/ntt_butterfly_2/multiplier/reduction/stage2/dsp_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive multiplier stage AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/ntt_butterfly_2/multiplier/reduction/stage2/dsp_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/unif_tw_fct_gen/modular_multiplier/reduction/stage1/dsp_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive multiplier stage AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/unif_tw_fct_gen/modular_multiplier/reduction/stage1/dsp_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/unif_tw_fct_gen/modular_multiplier/reduction/stage2/dsp_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive multiplier stage AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/unif_tw_fct_gen/modular_multiplier/reduction/stage2/dsp_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC REQP-1709] Clock output buffering: PLLE2_ADV connectivity violation. The signal AlohaHE_i/mig_7series_0/u_AlohaHE_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out on the AlohaHE_i/mig_7series_0/u_AlohaHE_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 pin of AlohaHE_i/mig_7series_0/u_AlohaHE_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
WARNING: [DRC RTSTAT-10] No routable loads: 2 net(s) have no routable loads. The problem bus(es) and/or net(s) are AlohaHE_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset, and AlohaHE_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[0].int_mult/ah_x_bh_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[0].int_mult/ah_x_bl_mult/dsp_a_x_b/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[0].int_mult/ah_x_bl_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[0].int_mult/al_x_bh_mult/dsp_a_x_b/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[0].int_mult/al_x_bh_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[0].int_mult/al_x_bl_mult/dsp_a_x_b/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[0].int_mult/al_x_bl_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[0].int_mult/am_x_bh_mult/dsp_a_x_b/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[0].int_mult/am_x_bh_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[0].int_mult/am_x_bl_mult/dsp_a_x_b/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[0].int_mult/am_x_bl_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[1].int_mult/ah_x_bh_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[1].int_mult/ah_x_bl_mult/dsp_a_x_b/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[1].int_mult/ah_x_bl_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[1].int_mult/al_x_bh_mult/dsp_a_x_b/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[1].int_mult/al_x_bh_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[1].int_mult/al_x_bl_mult/dsp_a_x_b/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[1].int_mult/al_x_bl_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[1].int_mult/am_x_bh_mult/dsp_a_x_b/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[1].int_mult/am_x_bh_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[1].int_mult/am_x_bl_mult/dsp_a_x_b/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[1].int_mult/am_x_bl_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[2].int_mult/ah_x_bh_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[2].int_mult/ah_x_bl_mult/dsp_a_x_b/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[2].int_mult/ah_x_bl_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[2].int_mult/al_x_bh_mult/dsp_a_x_b/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[2].int_mult/al_x_bh_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[2].int_mult/al_x_bl_mult/dsp_a_x_b/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[2].int_mult/al_x_bl_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[2].int_mult/am_x_bh_mult/dsp_a_x_b/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[2].int_mult/am_x_bh_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[2].int_mult/am_x_bl_mult/dsp_a_x_b/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[2].int_mult/am_x_bl_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[3].int_mult/ah_x_bh_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[3].int_mult/ah_x_bl_mult/dsp_a_x_b/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[3].int_mult/ah_x_bl_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[3].int_mult/al_x_bh_mult/dsp_a_x_b/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[3].int_mult/al_x_bh_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[3].int_mult/al_x_bl_mult/dsp_a_x_b/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[3].int_mult/al_x_bl_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[3].int_mult/am_x_bh_mult/dsp_a_x_b/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[3].int_mult/am_x_bh_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[3].int_mult/am_x_bl_mult/dsp_a_x_b/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[3].int_mult/am_x_bl_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/ntt_butterfly_0/multiplier/reduction/stage1/dsp_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/ntt_butterfly_0/multiplier/reduction/stage2/dsp_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/ntt_butterfly_0/multiplier/reduction/stage3/dsp_mult_add/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/ntt_butterfly_1/multiplier/reduction/stage1/dsp_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/ntt_butterfly_1/multiplier/reduction/stage2/dsp_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/ntt_butterfly_1/multiplier/reduction/stage3/dsp_mult_add/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/ntt_butterfly_2/multiplier/reduction/stage1/dsp_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/ntt_butterfly_2/multiplier/reduction/stage2/dsp_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/ntt_butterfly_2/multiplier/reduction/stage3/dsp_mult_add/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/unif_tw_fct_gen/modular_multiplier/reduction/stage1/dsp_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/unif_tw_fct_gen/modular_multiplier/reduction/stage2/dsp_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/unif_tw_fct_gen/modular_multiplier/reduction/stage3/dsp_mult_add/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC REQP-24] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[0].int_mult/al_x_bh_mult/dsp_a_x_b_p_c/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When DSP48E1 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-24] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[2].int_mult/al_x_bh_mult/dsp_a_x_b/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When DSP48E1 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-24] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[2].int_mult/am_x_bh_mult/dsp_a_x_b/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When DSP48E1 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 50 Warnings, 59 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./AlohaHE_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
498 Infos, 56 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:02:36 ; elapsed = 00:00:54 . Memory (MB): peak = 4127.969 ; gain = 130.457 ; free physical = 1058 ; free virtual = 5980
INFO: [Common 17-206] Exiting Vivado at Tue Nov  7 18:57:04 2023...
