module  pwm_gen(
    input  wire clk,
    input  wire rst,
    input  wire pwm_gen_en,
    input  wire [31:0] ctr_arr,
    input  wire [31:0] ctr_crr,
    output reg  pwm_out
);

reg [31:0] cnt;

always @(posedge clk)
    if (rst) begin
        cnt <= ctr_arr; // åˆå§‹åŒ–æ—¶ï¼ŒåŠ è½½é¢„é‡è£…å¯„å­˜å™¨å??
    end else if(pwm_gen_en) begin
        if (cnt <= 1) begin
            cnt <= ctr_arr; // è®¡æ•°å™¨å‡åˆ?1æ—¶ï¼ŒåŠ è½½é¢„é‡è£…å¯„å­˜å™¨å€?
        end else begin
            cnt <= cnt - 1; // è®¡æ•°å™¨å‡1
        end
    end else begin
        cnt <= ctr_arr; // æœªä½¿èƒ½æ—¶ï¼ŒåŠ è½½é¢„é‡è£…å¯„å­˜å™¨å??
    end

always @(posedge clk)
    if (rst) begin
        pwm_out <= 0; // å¤ä½æ—¶ï¼Œè¾“å‡ºä½ç”µå¹?
    end else if(cnt <= ctr_crr) begin
        pwm_out <= 1;
    end else begin
        pwm_out <= 0;
    end

endmodule