
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035802                       # Number of seconds simulated
sim_ticks                                 35802481590                       # Number of ticks simulated
final_tick                               562768844775                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 281356                       # Simulator instruction rate (inst/s)
host_op_rate                                   355092                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3053058                       # Simulator tick rate (ticks/s)
host_mem_usage                               16902020                       # Number of bytes of host memory used
host_seconds                                 11726.76                       # Real time elapsed on the host
sim_insts                                  3299397469                       # Number of instructions simulated
sim_ops                                    4164076483                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1953920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       701824                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1070848                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3731968                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1698816                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1698816                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        15265                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         5483                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8366                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 29156                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13272                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13272                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        50052                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     54574988                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        53628                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     19602664                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        46477                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     29909882                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               104237691                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        50052                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        53628                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        46477                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             150157                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          47449672                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               47449672                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          47449672                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        50052                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     54574988                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        53628                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     19602664                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        46477                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     29909882                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              151687362                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85857271                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31075698                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25256210                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2119680                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13070168                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12129868                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3279000                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89806                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31190692                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172347064                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31075698                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15408868                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37904864                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11377680                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6251421                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15274815                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       910179                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84558005                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.517849                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.306661                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46653141     55.17%     55.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3332340      3.94%     59.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2685949      3.18%     62.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6547613      7.74%     70.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1770902      2.09%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2280655      2.70%     74.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1651433      1.95%     76.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          926042      1.10%     77.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18709930     22.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84558005                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361946                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.007367                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32626690                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6061506                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36455817                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       245042                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9168948                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5309046                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42425                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206054307                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        82968                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9168948                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35012632                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1352503                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1189711                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34258407                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3575802                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198801378                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        30170                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1482970                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1111775                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          881                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278356500                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928101330                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928101330                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107660951                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        40505                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22677                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9808215                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18527263                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9444353                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       148696                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3173249                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         187994412                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        38948                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149361550                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       288511                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64888287                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198260878                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         5880                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84558005                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.766380                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.886734                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29208195     34.54%     34.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18222525     21.55%     56.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12002119     14.19%     70.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8845644     10.46%     80.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7605048      8.99%     89.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3944760      4.67%     94.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3375170      3.99%     98.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       633509      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       721035      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84558005                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         873745     71.11%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            11      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        178055     14.49%     85.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       176950     14.40%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124453974     83.32%     83.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2126157      1.42%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14829554      9.93%     94.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7935331      5.31%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149361550                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.739649                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1228761                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008227                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    384798375                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    252922288                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145558245                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150590311                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       561432                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7293295                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2879                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          642                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2418577                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9168948                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         554906                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        81083                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188033360                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       413803                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18527263                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9444353                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22414                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         72781                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          642                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1268963                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1190092                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2459055                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    146988564                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13914517                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2372984                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21643705                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20739407                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7729188                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.712011                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145655047                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145558245                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94856560                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267812547                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.695351                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354190                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65224715                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2124169                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75389057                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.629009                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.140683                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29163208     38.68%     38.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20951426     27.79%     66.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8525297     11.31%     77.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4795336      6.36%     84.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3921230      5.20%     89.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1593969      2.11%     91.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1895928      2.51%     93.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       950230      1.26%     95.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3592433      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75389057                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3592433                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           259830774                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385243058                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42704                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1299266                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.858573                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.858573                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.164724                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.164724                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661249217                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201192734                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190132298                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85857271                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31767542                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25898437                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2120518                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13469958                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12419609                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3425823                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94292                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31784262                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             174494974                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31767542                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15845432                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             38763442                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11268830                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5262710                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         15690455                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1028170                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84932570                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.545911                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.294758                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46169128     54.36%     54.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2565237      3.02%     57.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4796071      5.65%     63.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4774828      5.62%     68.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2961801      3.49%     72.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2359906      2.78%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1477760      1.74%     76.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1387099      1.63%     78.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18440740     21.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84932570                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.370004                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.032384                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        33140526                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5204062                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         37237677                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       228391                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9121910                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5375400                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          270                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     209345475                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1387                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9121910                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35545713                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1007122                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       905083                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         35014784                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3337954                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     201869557                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1387460                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1021133                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    283470674                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    941775535                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    941775535                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    175374412                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       108096133                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35974                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17270                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9291051                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18669486                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9536554                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       120137                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3223378                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         190330419                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34540                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        151648322                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       299783                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64328084                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    196730421                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     84932570                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.785514                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897774                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28956966     34.09%     34.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18518120     21.80%     55.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12206123     14.37%     70.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8014525      9.44%     79.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8453300      9.95%     89.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4072922      4.80%     94.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3227666      3.80%     98.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       733009      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       749939      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84932570                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         945042     72.55%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        178957     13.74%     86.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       178668     13.72%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    126841952     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2037152      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17268      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14673427      9.68%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8078523      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     151648322                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.766284                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1302667                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008590                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    389831663                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    254693391                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    148173113                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     152950989                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       473213                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7236692                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2043                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          348                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2293876                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9121910                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         521454                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        90707                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    190364959                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       379603                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18669486                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9536554                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17270                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         71220                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          348                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1328775                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1176483                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2505258                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    149636967                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14001212                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2011354                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21886906                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21218157                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7885694                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.742857                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             148219631                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            148173113                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         94438495                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        271002698                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.725807                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348478                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102137438                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125761498                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64603884                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34540                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2146177                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75810660                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.658889                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.150681                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28611221     37.74%     37.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21309248     28.11%     65.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8856646     11.68%     77.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4415459      5.82%     83.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4400018      5.80%     89.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1778233      2.35%     91.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1780409      2.35%     93.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       956518      1.26%     95.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3702908      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75810660                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102137438                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125761498                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18675472                       # Number of memory references committed
system.switch_cpus1.commit.loads             11432794                       # Number of loads committed
system.switch_cpus1.commit.membars              17270                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18152278                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113301633                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2593923                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3702908                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           262473134                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          389858474                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32890                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 924701                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102137438                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125761498                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102137438                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.840605                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.840605                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.189619                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.189619                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       672197761                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      205833012                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      192327141                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34540                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85857271                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31435282                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25564516                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2099077                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13403997                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12406622                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3229513                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        92519                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     34763967                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             171620258                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31435282                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15636135                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             36060248                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10770253                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5290808                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           35                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16986242                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       830373                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84750739                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.494919                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.299995                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        48690491     57.45%     57.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1925219      2.27%     59.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2524490      2.98%     62.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3828236      4.52%     67.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3718403      4.39%     71.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2834527      3.34%     74.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1684140      1.99%     76.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2525662      2.98%     79.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17019571     20.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84750739                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.366134                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.998902                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        35922735                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5171253                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34750117                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       271193                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8635439                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5338008                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          264                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     205304566                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1353                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8635439                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        37810265                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1043324                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1361338                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33089728                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2810638                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     199352663                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          773                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1215559                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       882259                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents           52                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    277661556                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    928426734                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    928426734                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    172833544                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       104827889                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        42240                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        23846                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7924534                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18477477                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9803758                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       188776                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2999575                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         185329614                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        40176                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        149371486                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       271415                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     60212778                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    182933179                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6432                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84750739                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.762480                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.899146                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29336332     34.61%     34.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18657011     22.01%     56.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11990365     14.15%     70.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8242310      9.73%     80.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7726621      9.12%     89.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4108618      4.85%     94.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3025603      3.57%     98.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       907409      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       756470      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84750739                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         728371     68.87%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             9      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        151294     14.30%     83.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       177977     16.83%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    124285484     83.21%     83.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2110117      1.41%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16872      0.01%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14738142      9.87%     94.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8220871      5.50%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     149371486                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.739765                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1057651                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007081                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    384822776                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    245583410                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    145157945                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     150429137                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       506089                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7071925                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2180                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          888                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2493132                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           70                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8635439                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         614037                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        99563                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    185369794                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1203728                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18477477                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9803758                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        23304                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         75267                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          888                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1284497                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1182831                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2467328                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    146486683                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13874560                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2884802                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21902970                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20522662                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8028410                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.706165                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             145196621                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            145157945                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93251641                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        261866110                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.690689                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356104                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101220708                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124404927                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     60965019                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33744                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2133643                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     76115300                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.634427                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.155541                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29215444     38.38%     38.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21923924     28.80%     67.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8086893     10.62%     77.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4628305      6.08%     83.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3858094      5.07%     88.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1870234      2.46%     91.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1905718      2.50%     93.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       809056      1.06%     94.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3817632      5.02%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     76115300                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101220708                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124404927                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18716168                       # Number of memory references committed
system.switch_cpus2.commit.loads             11405546                       # Number of loads committed
system.switch_cpus2.commit.membars              16872                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17842556                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112134265                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2538426                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3817632                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           257667614                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          379379886                       # The number of ROB writes
system.switch_cpus2.timesIdled                  33435                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1106532                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101220708                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124404927                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101220708                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.848218                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.848218                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.178942                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.178942                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       659193522                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      200447323                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      189656057                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33744                       # number of misc regfile writes
system.l2.replacements                          29158                       # number of replacements
system.l2.tagsinuse                      32767.985641                       # Cycle average of tags in use
system.l2.total_refs                          1704525                       # Total number of references to valid blocks.
system.l2.sampled_refs                          61926                       # Sample count of references to valid blocks.
system.l2.avg_refs                          27.525191                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1186.864414                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.890902                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5327.699950                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     11.292679                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2367.760332                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     11.510676                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   3675.542161                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           6884.579700                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           5683.236720                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           7608.608108                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.036220                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000332                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.162588                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000345                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.072258                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000351                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.112169                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.210101                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.173439                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.232196                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        57454                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        34084                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        44507                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  136045                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            57051                       # number of Writeback hits
system.l2.Writeback_hits::total                 57051                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        57454                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        34084                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        44507                       # number of demand (read+write) hits
system.l2.demand_hits::total                   136045                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        57454                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        34084                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        44507                       # number of overall hits
system.l2.overall_hits::total                  136045                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        15265                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         5483                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         8363                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 29153                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   3                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        15265                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         5483                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         8366                       # number of demand (read+write) misses
system.l2.demand_misses::total                  29156                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        15265                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         5483                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         8366                       # number of overall misses
system.l2.overall_misses::total                 29156                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       623012                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    778755940                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       541510                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    303697135                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       641047                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    438200397                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1522459041                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       162455                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        162455                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       623012                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    778755940                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       541510                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    303697135                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       641047                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    438362852                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1522621496                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       623012                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    778755940                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       541510                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    303697135                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       641047                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    438362852                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1522621496                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        72719                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        39567                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        52870                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              165198                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        57051                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             57051                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 3                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        72719                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        39567                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        52873                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               165201                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        72719                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        39567                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        52873                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              165201                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.209918                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.138575                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.158180                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.176473                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.209918                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.138575                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.158228                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.176488                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.209918                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.138575                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.158228                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.176488                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 44500.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 51015.783819                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 36100.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 55388.862849                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 49311.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 52397.512496                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52223.065928                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 54151.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 54151.666667                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 44500.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 51015.783819                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 36100.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 55388.862849                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 49311.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 52398.141525                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52223.264371                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 44500.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 51015.783819                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 36100.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 55388.862849                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 49311.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 52398.141525                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52223.264371                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                13272                       # number of writebacks
system.l2.writebacks::total                     13272                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        15265                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         5483                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         8363                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            29153                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              3                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        15265                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         5483                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         8366                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             29156                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        15265                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         5483                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         8366                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            29156                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       543857                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    690364033                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       455302                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    272053622                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       565593                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    389534418                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1353516825                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       144536                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       144536                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       543857                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    690364033                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       455302                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    272053622                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       565593                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    389678954                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1353661361                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       543857                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    690364033                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       455302                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    272053622                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       565593                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    389678954                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1353661361                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.209918                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.138575                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.158180                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.176473                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.209918                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.138575                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.158228                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.176488                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.209918                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.138575                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.158228                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.176488                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 38846.928571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 45225.288765                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 30353.466667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 49617.658581                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 43507.153846                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 46578.311372                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 46428.045999                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 48178.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 48178.666667                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 38846.928571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 45225.288765                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 30353.466667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 49617.658581                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 43507.153846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 46578.885250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 46428.226128                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 38846.928571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 45225.288765                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 30353.466667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 49617.658581                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 43507.153846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 46578.885250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 46428.226128                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.995740                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015282416                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042821.762575                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.995740                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022429                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15274799                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15274799                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15274799                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15274799                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15274799                       # number of overall hits
system.cpu0.icache.overall_hits::total       15274799                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       851551                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       851551                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       851551                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       851551                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       851551                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       851551                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15274815                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15274815                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15274815                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15274815                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15274815                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15274815                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 53221.937500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 53221.937500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 53221.937500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 53221.937500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 53221.937500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 53221.937500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       668980                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       668980                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       668980                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       668980                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       668980                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       668980                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 47784.285714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 47784.285714                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 47784.285714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 47784.285714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 47784.285714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 47784.285714                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72719                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180560777                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72975                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2474.282658                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.512044                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.487956                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900438                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099562                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10569052                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10569052                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        22002                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        22002                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17561757                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17561757                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17561757                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17561757                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       154918                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       154918                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       154918                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        154918                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       154918                       # number of overall misses
system.cpu0.dcache.overall_misses::total       154918                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4768899477                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4768899477                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4768899477                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4768899477                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4768899477                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4768899477                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10723970                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10723970                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        22002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        22002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17716675                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17716675                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17716675                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17716675                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014446                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014446                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008744                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008744                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008744                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008744                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 30783.378800                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30783.378800                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 30783.378800                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30783.378800                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 30783.378800                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30783.378800                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        21496                       # number of writebacks
system.cpu0.dcache.writebacks::total            21496                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        82199                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        82199                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        82199                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        82199                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        82199                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        82199                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72719                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72719                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72719                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72719                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72719                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72719                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1291043261                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1291043261                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1291043261                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1291043261                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1291043261                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1291043261                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006781                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006781                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004105                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004105                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004105                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004105                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 17753.864341                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17753.864341                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 17753.864341                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17753.864341                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 17753.864341                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17753.864341                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.997297                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013590746                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   464                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2184462.814655                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.997297                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024034                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.743585                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15690437                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15690437                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15690437                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15690437                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15690437                       # number of overall hits
system.cpu1.icache.overall_hits::total       15690437                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       707481                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       707481                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       707481                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       707481                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       707481                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       707481                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15690455                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15690455                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15690455                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15690455                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15690455                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15690455                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 39304.500000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 39304.500000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 39304.500000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 39304.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 39304.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 39304.500000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       557180                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       557180                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       557180                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       557180                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       557180                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       557180                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 37145.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 37145.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 37145.333333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 37145.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 37145.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 37145.333333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39567                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169255051                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39823                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4250.183336                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.758176                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.241824                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905305                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094695                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10684115                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10684115                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7208698                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7208698                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17270                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17270                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17270                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17270                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17892813                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17892813                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17892813                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17892813                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       103413                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       103413                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       103413                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        103413                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       103413                       # number of overall misses
system.cpu1.dcache.overall_misses::total       103413                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   3276937024                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3276937024                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   3276937024                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3276937024                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   3276937024                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3276937024                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10787528                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10787528                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7208698                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7208698                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17270                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17270                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17270                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17270                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17996226                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17996226                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17996226                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17996226                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009586                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009586                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005746                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005746                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005746                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005746                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 31687.863460                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 31687.863460                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 31687.863460                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 31687.863460                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 31687.863460                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 31687.863460                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10576                       # number of writebacks
system.cpu1.dcache.writebacks::total            10576                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        63846                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        63846                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        63846                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        63846                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        63846                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        63846                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39567                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39567                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39567                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39567                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39567                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39567                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    560799702                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    560799702                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    560799702                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    560799702                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    560799702                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    560799702                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003668                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003668                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002199                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002199                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002199                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002199                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 14173.419820                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14173.419820                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 14173.419820                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 14173.419820                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 14173.419820                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 14173.419820                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996735                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015140503                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2046654.239919                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996735                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16986227                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16986227                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16986227                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16986227                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16986227                       # number of overall hits
system.cpu2.icache.overall_hits::total       16986227                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.cpu2.icache.overall_misses::total           15                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       809854                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       809854                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       809854                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       809854                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       809854                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       809854                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16986242                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16986242                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16986242                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16986242                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16986242                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16986242                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 53990.266667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 53990.266667                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 53990.266667                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 53990.266667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 53990.266667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 53990.266667                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       654983                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       654983                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       654983                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       654983                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       654983                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       654983                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 50383.307692                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 50383.307692                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 50383.307692                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 50383.307692                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 50383.307692                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 50383.307692                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 52873                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               173549104                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 53129                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3266.560711                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.191798                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.808202                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.910905                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.089095                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10554884                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10554884                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7272928                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7272928                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17818                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17818                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16872                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16872                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17827812                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17827812                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17827812                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17827812                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       134776                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       134776                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         2927                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2927                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       137703                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        137703                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       137703                       # number of overall misses
system.cpu2.dcache.overall_misses::total       137703                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4335040073                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4335040073                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    168797855                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    168797855                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4503837928                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4503837928                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4503837928                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4503837928                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10689660                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10689660                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7275855                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7275855                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16872                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16872                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17965515                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17965515                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17965515                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17965515                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012608                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012608                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000402                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000402                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007665                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007665                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007665                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007665                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 32164.777653                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 32164.777653                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 57669.236420                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 57669.236420                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 32706.897657                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 32706.897657                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 32706.897657                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 32706.897657                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       228864                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 20805.818182                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        24979                       # number of writebacks
system.cpu2.dcache.writebacks::total            24979                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        81906                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        81906                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         2924                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         2924                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        84830                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        84830                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        84830                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        84830                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        52870                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        52870                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        52873                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        52873                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        52873                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        52873                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    847337056                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    847337056                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       165455                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       165455                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    847502511                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    847502511                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    847502511                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    847502511                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004946                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004946                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002943                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002943                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002943                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002943                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 16026.802648                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 16026.802648                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 55151.666667                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 55151.666667                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 16029.022582                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 16029.022582                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 16029.022582                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 16029.022582                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
