
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.009316                       # Number of seconds simulated
sim_ticks                                  9315864000                       # Number of ticks simulated
final_tick                                 9315864000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  88224                       # Simulator instruction rate (inst/s)
host_op_rate                                   136018                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               57077634                       # Simulator tick rate (ticks/s)
host_mem_usage                                 669428                       # Number of bytes of host memory used
host_seconds                                   163.21                       # Real time elapsed on the host
sim_insts                                    14399449                       # Number of instructions simulated
sim_ops                                      22200084                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9315864000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         291904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             343552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51648                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             807                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4561                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5368                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           5544091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          31334077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              36878168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      5544091                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5544091                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          5544091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         31334077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             36878168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       807.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4561.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001103750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               11073                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5368                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5368                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 343552                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  343552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    9315752000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5368                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4061                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1023                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          749                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    457.057410                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   299.812617                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   351.205705                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          164     21.90%     21.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          126     16.82%     38.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           48      6.41%     45.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           65      8.68%     53.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          119     15.89%     69.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           42      5.61%     75.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           31      4.14%     79.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           19      2.54%     81.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          135     18.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          749                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        51648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       291904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 5544091.240490415134                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 31334077.010999731719                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          807                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4561                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     27812250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    263150750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     34463.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     57695.85                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                    190313000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               290963000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   26840000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     35453.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54203.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        36.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     36.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.21                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4609                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1735423.25                       # Average gap between requests
system.mem_ctrls.pageHitRate                    85.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2877420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1518000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                21848400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         149972160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             62419560                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             13632480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       483275640                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       267876480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1823462580                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             2826987750                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            303.459534                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           9142941750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     29708000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      63440000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   7385836000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    697594750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      79455750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1059829500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2541840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1324455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                16479120                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         74986080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             48807390                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              5501280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       276860970                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        90204480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       2027228940                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             2544277305                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            273.112328                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           9193696500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     11957000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      31720000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   8351680500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    234902750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      78426250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    607177500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   9315864000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  325551                       # Number of BP lookups
system.cpu.branchPred.condPredicted            325551                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2976                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               290052                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1360                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                343                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          290052                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             270550                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            19502                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1802                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   9315864000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     4875199                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2110522                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           530                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            86                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   9315864000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   9315864000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1625612                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           114                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      9315864000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          9315865                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1646477                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       14498232                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      325551                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             271910                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       7630500                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    6376                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        111                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   19                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           305                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1625569                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1172                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            9280627                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.410952                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.344116                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  5605420     60.40%     60.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   353962      3.81%     64.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   139360      1.50%     65.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   177590      1.91%     67.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   303924      3.27%     70.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   165899      1.79%     72.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   337313      3.63%     76.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   436647      4.70%     81.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1760512     18.97%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              9280627                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.034946                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.556295                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   658000                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               5755233                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1369541                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1494665                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   3188                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               22344754                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   3188                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1239230                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  298248                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2021                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2281443                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               5456497                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               22331172                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2478                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 531155                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                4781723                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  16469                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            21661994                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              48506815                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         24896061                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          14699469                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              21513140                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   148854                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 85                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             58                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   7840478                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              4525734                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2114117                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2098401                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2092342                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   22307008                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  73                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  22364322                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               879                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          106996                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       148274                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             46                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       9280627                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.409786                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.072737                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1979434     21.33%     21.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1775227     19.13%     40.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1657823     17.86%     58.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1234346     13.30%     71.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1084911     11.69%     83.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              742962      8.01%     91.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              354567      3.82%     95.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              222301      2.40%     97.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              229056      2.47%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         9280627                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   47987     32.43%     32.43% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     32.43% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     32.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  2407      1.63%     34.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     34.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     34.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     34.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     34.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     34.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     34.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     34.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     34.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     34.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     12      0.01%     34.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     34.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      7      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 2      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            95788     64.73%     98.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     98.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     98.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     98.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     98.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     98.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     98.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     98.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     98.80% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    657      0.44%     99.24% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   433      0.29%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               656      0.44%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               34      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             35484      0.16%      0.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7208087     32.23%     32.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   24      0.00%     32.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1164      0.01%     32.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4196468     18.76%     51.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     51.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     51.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     51.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     51.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     51.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     51.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     51.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  379      0.00%     51.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     51.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  786      0.00%     51.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     51.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  942      0.00%     51.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 594      0.00%     51.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     51.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     51.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                201      0.00%     51.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     51.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     51.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2097284      9.38%     60.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2097444      9.38%     69.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     69.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     69.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     69.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     69.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     69.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     69.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     69.93% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                62397      0.28%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13444      0.06%     70.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4551962     20.35%     90.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        2097656      9.38%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               22364322                       # Type of FU issued
system.cpu.iq.rate                           2.400670                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      147986                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.006617                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           23971523                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           7449590                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      7311289                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            30186613                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           14964704                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     14949165                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                7334129                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                15142695                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2315                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        15663                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          225                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         7169                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        82720                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         12659                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   3188                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   54474                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                218888                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            22307081                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               139                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               4525734                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2114117                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 56                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1200                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                212509                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            225                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            954                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2755                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3709                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              22357404                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               4612751                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              6918                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      6723269                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   313561                       # Number of branches executed
system.cpu.iew.exec_stores                    2110518                       # Number of stores executed
system.cpu.iew.exec_rate                     2.399928                       # Inst execution rate
system.cpu.iew.wb_sent                       22261958                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      22260454                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  13401466                       # num instructions producing a value
system.cpu.iew.wb_consumers                  19248404                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.389521                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.696238                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          107097                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              2994                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      9264666                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.396210                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.222199                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3895389     42.05%     42.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2648829     28.59%     70.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        71197      0.77%     71.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        13855      0.15%     71.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       252387      2.72%     74.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        27504      0.30%     74.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       103898      1.12%     75.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       416016      4.49%     80.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1835591     19.81%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      9264666                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             14399449                       # Number of instructions committed
system.cpu.commit.committedOps               22200084                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        6617019                       # Number of memory references committed
system.cpu.commit.loads                       4510071                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     310224                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   14945212                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  13775566                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  588                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        34178      0.15%      0.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7157226     32.24%     32.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     32.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.00%     32.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4194322     18.89%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2097152      9.45%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2097152      9.45%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           52961      0.24%     70.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9460      0.04%     70.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4457110     20.08%     90.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      2097488      9.45%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          22200084                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1835591                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     29736256                       # The number of ROB reads
system.cpu.rob.rob_writes                    44630496                       # The number of ROB writes
system.cpu.timesIdled                             477                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           35238                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    14399449                       # Number of Instructions Simulated
system.cpu.committedOps                      22200084                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.646960                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.646960                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.545691                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.545691                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 24968514                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6953799                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  14688462                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 12851246                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1576802                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1773866                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 7355042                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9315864000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1016.880817                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6590508                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            203813                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             32.336053                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            232000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1016.880817                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.993048                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.993048                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           63                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          896                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          55291957                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         55291957                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9315864000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      4311915                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4311915                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      2074780                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2074780                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      6386695                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6386695                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      6386695                       # number of overall hits
system.cpu.dcache.overall_hits::total         6386695                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       467155                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        467155                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        32168                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        32168                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       499323                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         499323                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       499323                       # number of overall misses
system.cpu.dcache.overall_misses::total        499323                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10959703000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10959703000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    947765783                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    947765783                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  11907468783                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  11907468783                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  11907468783                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  11907468783                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4779070                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4779070                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2106948                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2106948                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      6886018                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6886018                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      6886018                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6886018                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.097750                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.097750                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015268                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015268                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.072513                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.072513                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.072513                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.072513                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23460.528090                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23460.528090                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 29462.999969                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 29462.999969                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 23847.226711                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23847.226711                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 23847.226711                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23847.226711                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        35302                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3406                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.364651                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        68343                       # number of writebacks
system.cpu.dcache.writebacks::total             68343                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       278483                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       278483                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        17027                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        17027                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       295510                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       295510                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       295510                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       295510                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       188672                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       188672                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15141                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15141                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       203813                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       203813                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       203813                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       203813                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   5071687000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5071687000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    434375882                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    434375882                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   5506062882                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5506062882                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   5506062882                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5506062882                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.039479                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.039479                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007186                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007186                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.029598                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.029598                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.029598                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.029598                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 26880.973329                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26880.973329                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 28688.718182                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 28688.718182                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 27015.268319                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27015.268319                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 27015.268319                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27015.268319                       # average overall mshr miss latency
system.cpu.dcache.replacements                 202789                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   9315864000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   9315864000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9315864000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           699.578245                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1625274                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               821                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1979.627284                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   699.578245                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.683182                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.683182                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          727                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          678                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.709961                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3251959                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3251959                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9315864000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1624453                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1624453                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1624453                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1624453                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1624453                       # number of overall hits
system.cpu.icache.overall_hits::total         1624453                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1116                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1116                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1116                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1116                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1116                       # number of overall misses
system.cpu.icache.overall_misses::total          1116                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    111016999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    111016999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    111016999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    111016999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    111016999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    111016999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1625569                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1625569                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1625569                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1625569                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1625569                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1625569                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000687                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000687                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000687                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000687                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000687                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000687                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 99477.597670                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 99477.597670                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 99477.597670                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 99477.597670                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 99477.597670                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 99477.597670                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          449                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   112.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           94                       # number of writebacks
system.cpu.icache.writebacks::total                94                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          295                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          295                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          295                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          295                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          295                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          295                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          821                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          821                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          821                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          821                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          821                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          821                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     88132999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     88132999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     88132999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     88132999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     88132999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     88132999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000505                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000505                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000505                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000505                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000505                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000505                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 107348.354446                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 107348.354446                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 107348.354446                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 107348.354446                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 107348.354446                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 107348.354446                       # average overall mshr miss latency
system.cpu.icache.replacements                     94                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   9315864000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   9315864000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   9315864000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4540.579479                       # Cycle average of tags in use
system.l2.tags.total_refs                      407511                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5368                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     75.914866                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       753.940724                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3786.638755                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.023008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.115559                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.138567                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5368                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5310                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.163818                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3265456                       # Number of tag accesses
system.l2.tags.data_accesses                  3265456                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   9315864000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        68343                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            68343                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           93                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               93                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data             29769                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 29769                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             14                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 14                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data        169483                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            169483                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   14                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               199252                       # number of demand (read+write) hits
system.l2.demand_hits::total                   199266                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  14                       # number of overall hits
system.l2.overall_hits::.cpu.data              199252                       # number of overall hits
system.l2.overall_hits::total                  199266                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             412                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 412                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          807                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              807                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         4149                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4149                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                807                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4561                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5368                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               807                       # number of overall misses
system.l2.overall_misses::.cpu.data              4561                       # number of overall misses
system.l2.overall_misses::total                  5368                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     41823000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      41823000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     85358000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     85358000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    546496000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    546496000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     85358000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    588319000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        673677000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     85358000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    588319000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       673677000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        68343                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        68343                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           93                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           93                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         30181                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             30181                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          821                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            821                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data       173632                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        173632                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              821                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           203813                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               204634                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             821                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          203813                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              204634                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.013651                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.013651                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.982948                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.982948                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.023895                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.023895                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.982948                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.022378                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.026232                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.982948                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.022378                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.026232                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 101512.135922                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101512.135922                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 105771.995043                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 105771.995043                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 131717.522295                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 131717.522295                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 105771.995043                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 128989.037492                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 125498.695976                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 105771.995043                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 128989.037492                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 125498.695976                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data          412                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            412                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          807                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          807                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4149                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4149                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           807                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4561                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5368                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          807                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4561                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5368                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     33583000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     33583000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     69218000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     69218000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    463516000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    463516000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     69218000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    497099000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    566317000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     69218000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    497099000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    566317000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.013651                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.013651                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.982948                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.982948                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.023895                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.023895                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.982948                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.022378                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.026232                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.982948                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.022378                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.026232                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81512.135922                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81512.135922                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 85771.995043                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85771.995043                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 111717.522295                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 111717.522295                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 85771.995043                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 108989.037492                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105498.695976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 85771.995043                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 108989.037492                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105498.695976                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          5368                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   9315864000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4956                       # Transaction distribution
system.membus.trans_dist::ReadExReq               412                       # Transaction distribution
system.membus.trans_dist::ReadExResp              412                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4956                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        10736                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        10736                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10736                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       343552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       343552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  343552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5368                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5368    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5368                       # Request fanout histogram
system.membus.reqLayer2.occupancy             5368000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           28298750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       407517                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       202885                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   9315864000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            174453                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        68343                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           94                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          134446                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            30181                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           30181                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           821                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       173632                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1736                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       610415                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                612151                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        58560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     17417984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               17476544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           204634                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000039                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006252                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 204626    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             204634                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          544391000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2463000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         611439000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
