Analysis & Synthesis report for DE0_TOP
Mon Feb 12 21:41:39 2024
Quartus II 32-bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |DE0_TOP|top:top_inst|cpu:cpu_inst|state_reg
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Registers Added for RAM Pass-Through Logic
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for top:top_inst|memory:memory_inst|altsyncram:mem_rtl_0|altsyncram_dke1:auto_generated
 17. Parameter Settings for User Entity Instance: top:top_inst
 18. Parameter Settings for User Entity Instance: top:top_inst|clk_div:clk_div_inst
 19. Parameter Settings for User Entity Instance: top:top_inst|memory:memory_inst
 20. Parameter Settings for User Entity Instance: top:top_inst|cpu:cpu_inst
 21. Parameter Settings for User Entity Instance: top:top_inst|cpu:cpu_inst|register:PC
 22. Parameter Settings for User Entity Instance: top:top_inst|cpu:cpu_inst|register:SP
 23. Parameter Settings for User Entity Instance: top:top_inst|cpu:cpu_inst|register:IRH
 24. Parameter Settings for User Entity Instance: top:top_inst|cpu:cpu_inst|register:IRL
 25. Parameter Settings for User Entity Instance: top:top_inst|cpu:cpu_inst|register:A
 26. Parameter Settings for User Entity Instance: top:top_inst|cpu:cpu_inst|alu:alu_inst
 27. Parameter Settings for Inferred Entity Instance: top:top_inst|memory:memory_inst|altsyncram:mem_rtl_0
 28. Parameter Settings for Inferred Entity Instance: top:top_inst|bcd:bcd_pc|lpm_divide:Mod0
 29. Parameter Settings for Inferred Entity Instance: top:top_inst|bcd:bcd_sp|lpm_divide:Mod0
 30. Parameter Settings for Inferred Entity Instance: top:top_inst|cpu:cpu_inst|alu:alu_inst|lpm_mult:Mult0
 31. Parameter Settings for Inferred Entity Instance: top:top_inst|cpu:cpu_inst|alu:alu_inst|lpm_divide:Div0
 32. altsyncram Parameter Settings by Entity Instance
 33. lpm_mult Parameter Settings by Entity Instance
 34. Port Connectivity Checks: "top:top_inst|cpu:cpu_inst|alu:alu_inst"
 35. Port Connectivity Checks: "top:top_inst|cpu:cpu_inst|register:IRL"
 36. Port Connectivity Checks: "top:top_inst|cpu:cpu_inst|register:PC"
 37. Port Connectivity Checks: "top:top_inst|cpu:cpu_inst"
 38. Port Connectivity Checks: "top:top_inst|bcd:bcd_pc"
 39. Port Connectivity Checks: "top:top_inst|bcd:bcd_sp"
 40. Elapsed Time Per Partition
 41. Analysis & Synthesis Messages
 42. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Feb 12 21:41:39 2024      ;
; Quartus II 32-bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; DE0_TOP                                    ;
; Top-level Entity Name              ; DE0_TOP                                    ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; 577                                        ;
;     Total combinational functions  ; 562                                        ;
;     Dedicated logic registers      ; 115                                        ;
; Total registers                    ; 115                                        ;
; Total pins                         ; 252                                        ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 1,024                                      ;
; Embedded Multiplier 9-bit elements ; 2                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; DE0_TOP            ; DE0_TOP            ;
; Family name                                                                ; CycloneIII         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                  ;
+-------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path    ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                 ; Library ;
+-------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------+---------+
; ../src/synthesis/modules/register.v ; yes             ; User Verilog HDL File                  ; C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/modules/register.v   ;         ;
; ../src/synthesis/modules/clk_div.v  ; yes             ; User Verilog HDL File                  ; C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/modules/clk_div.v    ;         ;
; ../src/synthesis/modules/memory.v   ; yes             ; User Verilog HDL File                  ; C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/modules/memory.v     ;         ;
; ../src/synthesis/modules/alu.v      ; yes             ; User Verilog HDL File                  ; C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/modules/alu.v        ;         ;
; ../src/synthesis/modules/bcd.v      ; yes             ; User Verilog HDL File                  ; C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/modules/bcd.v        ;         ;
; ../src/synthesis/modules/ssd.v      ; yes             ; User Verilog HDL File                  ; C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/modules/ssd.v        ;         ;
; ../src/synthesis/modules/cpu.v      ; yes             ; User Verilog HDL File                  ; C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/modules/cpu.v        ;         ;
; ../src/synthesis/modules/top.v      ; yes             ; User Verilog HDL File                  ; C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/modules/top.v        ;         ;
; ../src/synthesis/DE0_TOP.v          ; yes             ; User Verilog HDL File                  ; C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v            ;         ;
; altsyncram.tdf                      ; yes             ; Megafunction                           ; c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                                  ;         ;
; stratix_ram_block.inc               ; yes             ; Megafunction                           ; c:/program files/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                           ;         ;
; lpm_mux.inc                         ; yes             ; Megafunction                           ; c:/program files/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                                     ;         ;
; lpm_decode.inc                      ; yes             ; Megafunction                           ; c:/program files/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                                  ;         ;
; aglobal131.inc                      ; yes             ; Megafunction                           ; c:/program files/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                                  ;         ;
; a_rdenreg.inc                       ; yes             ; Megafunction                           ; c:/program files/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                                   ;         ;
; altrom.inc                          ; yes             ; Megafunction                           ; c:/program files/altera/13.1/quartus/libraries/megafunctions/altrom.inc                                      ;         ;
; altram.inc                          ; yes             ; Megafunction                           ; c:/program files/altera/13.1/quartus/libraries/megafunctions/altram.inc                                      ;         ;
; altdpram.inc                        ; yes             ; Megafunction                           ; c:/program files/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                                    ;         ;
; db/altsyncram_dke1.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/tooling/db/altsyncram_dke1.tdf     ;         ;
; mem_init.mif                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/tooling/mem_init.mif               ;         ;
; lpm_divide.tdf                      ; yes             ; Megafunction                           ; c:/program files/altera/13.1/quartus/libraries/megafunctions/lpm_divide.tdf                                  ;         ;
; abs_divider.inc                     ; yes             ; Megafunction                           ; c:/program files/altera/13.1/quartus/libraries/megafunctions/abs_divider.inc                                 ;         ;
; sign_div_unsign.inc                 ; yes             ; Megafunction                           ; c:/program files/altera/13.1/quartus/libraries/megafunctions/sign_div_unsign.inc                             ;         ;
; db/lpm_divide_5mo.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/tooling/db/lpm_divide_5mo.tdf      ;         ;
; db/abs_divider_6ag.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/tooling/db/abs_divider_6ag.tdf     ;         ;
; db/alt_u_div_13f.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/tooling/db/alt_u_div_13f.tdf       ;         ;
; db/add_sub_unc.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/tooling/db/add_sub_unc.tdf         ;         ;
; db/add_sub_vnc.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/tooling/db/add_sub_vnc.tdf         ;         ;
; db/lpm_abs_pt9.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/tooling/db/lpm_abs_pt9.tdf         ;         ;
; db/lpm_abs_rt9.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/tooling/db/lpm_abs_rt9.tdf         ;         ;
; lpm_mult.tdf                        ; yes             ; Megafunction                           ; c:/program files/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf                                    ;         ;
; lpm_add_sub.inc                     ; yes             ; Megafunction                           ; c:/program files/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                 ;         ;
; multcore.inc                        ; yes             ; Megafunction                           ; c:/program files/altera/13.1/quartus/libraries/megafunctions/multcore.inc                                    ;         ;
; bypassff.inc                        ; yes             ; Megafunction                           ; c:/program files/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                                    ;         ;
; altshift.inc                        ; yes             ; Megafunction                           ; c:/program files/altera/13.1/quartus/libraries/megafunctions/altshift.inc                                    ;         ;
; db/mult_ubt.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/tooling/db/mult_ubt.tdf            ;         ;
; db/lpm_divide_cjm.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/tooling/db/lpm_divide_cjm.tdf      ;         ;
; db/sign_div_unsign_dnh.tdf          ; yes             ; Auto-Generated Megafunction            ; C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/tooling/db/sign_div_unsign_dnh.tdf ;         ;
; db/alt_u_div_59f.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/tooling/db/alt_u_div_59f.tdf       ;         ;
+-------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                             ;
+---------------------------------------------+-------------------------------------------+
; Resource                                    ; Usage                                     ;
+---------------------------------------------+-------------------------------------------+
; Estimated Total logic elements              ; 577                                       ;
;                                             ;                                           ;
; Total combinational functions               ; 562                                       ;
; Logic element usage by number of LUT inputs ;                                           ;
;     -- 4 input functions                    ; 247                                       ;
;     -- 3 input functions                    ; 206                                       ;
;     -- <=2 input functions                  ; 109                                       ;
;                                             ;                                           ;
; Logic elements by mode                      ;                                           ;
;     -- normal mode                          ; 377                                       ;
;     -- arithmetic mode                      ; 185                                       ;
;                                             ;                                           ;
; Total registers                             ; 115                                       ;
;     -- Dedicated logic registers            ; 115                                       ;
;     -- I/O registers                        ; 0                                         ;
;                                             ;                                           ;
; I/O pins                                    ; 252                                       ;
; Total memory bits                           ; 1024                                      ;
; Embedded Multiplier 9-bit elements          ; 2                                         ;
; Maximum fan-out node                        ; top:top_inst|clk_div:clk_div_inst|out_reg ;
; Maximum fan-out                             ; 99                                        ;
; Total fan-out                               ; 2731                                      ;
; Average fan-out                             ; 2.08                                      ;
+---------------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                   ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE0_TOP                                        ; 562 (1)           ; 115 (0)      ; 1024        ; 2            ; 0       ; 1         ; 252  ; 0            ; |DE0_TOP                                                                                                                                                              ; work         ;
;    |top:top_inst|                               ; 561 (0)           ; 115 (0)      ; 1024        ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_TOP|top:top_inst                                                                                                                                                 ; work         ;
;       |clk_div:clk_div_inst|                    ; 57 (57)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|top:top_inst|clk_div:clk_div_inst                                                                                                                            ; work         ;
;       |cpu:cpu_inst|                            ; 493 (147)         ; 65 (27)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_TOP|top:top_inst|cpu:cpu_inst                                                                                                                                    ; work         ;
;          |alu:alu_inst|                         ; 337 (33)          ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_TOP|top:top_inst|cpu:cpu_inst|alu:alu_inst                                                                                                                       ; work         ;
;             |lpm_divide:Div0|                   ; 304 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|top:top_inst|cpu:cpu_inst|alu:alu_inst|lpm_divide:Div0                                                                                                       ; work         ;
;                |lpm_divide_cjm:auto_generated|  ; 304 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|top:top_inst|cpu:cpu_inst|alu:alu_inst|lpm_divide:Div0|lpm_divide_cjm:auto_generated                                                                         ; work         ;
;                   |sign_div_unsign_dnh:divider| ; 304 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|top:top_inst|cpu:cpu_inst|alu:alu_inst|lpm_divide:Div0|lpm_divide_cjm:auto_generated|sign_div_unsign_dnh:divider                                             ; work         ;
;                      |alt_u_div_59f:divider|    ; 304 (303)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|top:top_inst|cpu:cpu_inst|alu:alu_inst|lpm_divide:Div0|lpm_divide_cjm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_59f:divider                       ; work         ;
;                         |add_sub_vnc:add_sub_1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|top:top_inst|cpu:cpu_inst|alu:alu_inst|lpm_divide:Div0|lpm_divide_cjm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_59f:divider|add_sub_vnc:add_sub_1 ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_TOP|top:top_inst|cpu:cpu_inst|alu:alu_inst|lpm_mult:Mult0                                                                                                        ; work         ;
;                |mult_ubt:auto_generated|        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_TOP|top:top_inst|cpu:cpu_inst|alu:alu_inst|lpm_mult:Mult0|mult_ubt:auto_generated                                                                                ; work         ;
;          |register:A|                           ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|top:top_inst|cpu:cpu_inst|register:A                                                                                                                         ; work         ;
;          |register:IRH|                         ; 2 (2)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|top:top_inst|cpu:cpu_inst|register:IRH                                                                                                                       ; work         ;
;          |register:PC|                          ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|top:top_inst|cpu:cpu_inst|register:PC                                                                                                                        ; work         ;
;       |memory:memory_inst|                      ; 11 (11)           ; 17 (17)      ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|top:top_inst|memory:memory_inst                                                                                                                              ; work         ;
;          |altsyncram:mem_rtl_0|                 ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|top:top_inst|memory:memory_inst|altsyncram:mem_rtl_0                                                                                                         ; work         ;
;             |altsyncram_dke1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|top:top_inst|memory:memory_inst|altsyncram:mem_rtl_0|altsyncram_dke1:auto_generated                                                                          ; work         ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------+
; Name                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF          ;
+------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------+
; top:top_inst|memory:memory_inst|altsyncram:mem_rtl_0|altsyncram_dke1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024 ; mem_init.mif ;
+------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_TOP|top:top_inst|cpu:cpu_inst|state_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+------------------------+------------------------+-----------------------+-------------------+--------------------+-----------------------+------------------------+------------------------+-------------------+-------------------+-------------------+-------------------+-------------------+--------------------+--------------------+--------------------+------------------+--------------------+----------------+--------------------+------------------+------------------+-----------------+
; Name                   ; state_reg.out_operand3 ; state_reg.execute_alu1 ; state_reg.execute_alu ; state_reg.execute ; state_reg.load_irl ; state_reg.execute_mov ; state_reg.out_operand2 ; state_reg.out_operand1 ; state_reg.decode5 ; state_reg.decode4 ; state_reg.decode3 ; state_reg.decode2 ; state_reg.decode1 ; state_reg.load_op3 ; state_reg.load_op2 ; state_reg.load_op1 ; state_reg.fetch2 ; state_reg.load_irh ; state_reg.halt ; state_reg.execute1 ; state_reg.decode ; state_reg.fetch1 ; state_reg.00000 ;
+------------------------+------------------------+------------------------+-----------------------+-------------------+--------------------+-----------------------+------------------------+------------------------+-------------------+-------------------+-------------------+-------------------+-------------------+--------------------+--------------------+--------------------+------------------+--------------------+----------------+--------------------+------------------+------------------+-----------------+
; state_reg.00000        ; 0                      ; 0                      ; 0                     ; 0                 ; 0                  ; 0                     ; 0                      ; 0                      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                ; 0                  ; 0              ; 0                  ; 0                ; 0                ; 0               ;
; state_reg.fetch1       ; 0                      ; 0                      ; 0                     ; 0                 ; 0                  ; 0                     ; 0                      ; 0                      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                ; 0                  ; 0              ; 0                  ; 0                ; 1                ; 1               ;
; state_reg.decode       ; 0                      ; 0                      ; 0                     ; 0                 ; 0                  ; 0                     ; 0                      ; 0                      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                ; 0                  ; 0              ; 0                  ; 1                ; 0                ; 1               ;
; state_reg.execute1     ; 0                      ; 0                      ; 0                     ; 0                 ; 0                  ; 0                     ; 0                      ; 0                      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                ; 0                  ; 0              ; 1                  ; 0                ; 0                ; 1               ;
; state_reg.halt         ; 0                      ; 0                      ; 0                     ; 0                 ; 0                  ; 0                     ; 0                      ; 0                      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                ; 0                  ; 1              ; 0                  ; 0                ; 0                ; 1               ;
; state_reg.load_irh     ; 0                      ; 0                      ; 0                     ; 0                 ; 0                  ; 0                     ; 0                      ; 0                      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                ; 1                  ; 0              ; 0                  ; 0                ; 0                ; 1               ;
; state_reg.fetch2       ; 0                      ; 0                      ; 0                     ; 0                 ; 0                  ; 0                     ; 0                      ; 0                      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 1                ; 0                  ; 0              ; 0                  ; 0                ; 0                ; 1               ;
; state_reg.load_op1     ; 0                      ; 0                      ; 0                     ; 0                 ; 0                  ; 0                     ; 0                      ; 0                      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 1                  ; 0                ; 0                  ; 0              ; 0                  ; 0                ; 0                ; 1               ;
; state_reg.load_op2     ; 0                      ; 0                      ; 0                     ; 0                 ; 0                  ; 0                     ; 0                      ; 0                      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 1                  ; 0                  ; 0                ; 0                  ; 0              ; 0                  ; 0                ; 0                ; 1               ;
; state_reg.load_op3     ; 0                      ; 0                      ; 0                     ; 0                 ; 0                  ; 0                     ; 0                      ; 0                      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                  ; 0                  ; 0                  ; 0                ; 0                  ; 0              ; 0                  ; 0                ; 0                ; 1               ;
; state_reg.decode1      ; 0                      ; 0                      ; 0                     ; 0                 ; 0                  ; 0                     ; 0                      ; 0                      ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                  ; 0                  ; 0                  ; 0                ; 0                  ; 0              ; 0                  ; 0                ; 0                ; 1               ;
; state_reg.decode2      ; 0                      ; 0                      ; 0                     ; 0                 ; 0                  ; 0                     ; 0                      ; 0                      ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                ; 0                  ; 0              ; 0                  ; 0                ; 0                ; 1               ;
; state_reg.decode3      ; 0                      ; 0                      ; 0                     ; 0                 ; 0                  ; 0                     ; 0                      ; 0                      ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                ; 0                  ; 0              ; 0                  ; 0                ; 0                ; 1               ;
; state_reg.decode4      ; 0                      ; 0                      ; 0                     ; 0                 ; 0                  ; 0                     ; 0                      ; 0                      ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                ; 0                  ; 0              ; 0                  ; 0                ; 0                ; 1               ;
; state_reg.decode5      ; 0                      ; 0                      ; 0                     ; 0                 ; 0                  ; 0                     ; 0                      ; 0                      ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                ; 0                  ; 0              ; 0                  ; 0                ; 0                ; 1               ;
; state_reg.out_operand1 ; 0                      ; 0                      ; 0                     ; 0                 ; 0                  ; 0                     ; 0                      ; 1                      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                ; 0                  ; 0              ; 0                  ; 0                ; 0                ; 1               ;
; state_reg.out_operand2 ; 0                      ; 0                      ; 0                     ; 0                 ; 0                  ; 0                     ; 1                      ; 0                      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                ; 0                  ; 0              ; 0                  ; 0                ; 0                ; 1               ;
; state_reg.execute_mov  ; 0                      ; 0                      ; 0                     ; 0                 ; 0                  ; 1                     ; 0                      ; 0                      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                ; 0                  ; 0              ; 0                  ; 0                ; 0                ; 1               ;
; state_reg.load_irl     ; 0                      ; 0                      ; 0                     ; 0                 ; 1                  ; 0                     ; 0                      ; 0                      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                ; 0                  ; 0              ; 0                  ; 0                ; 0                ; 1               ;
; state_reg.execute      ; 0                      ; 0                      ; 0                     ; 1                 ; 0                  ; 0                     ; 0                      ; 0                      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                ; 0                  ; 0              ; 0                  ; 0                ; 0                ; 1               ;
; state_reg.execute_alu  ; 0                      ; 0                      ; 1                     ; 0                 ; 0                  ; 0                     ; 0                      ; 0                      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                ; 0                  ; 0              ; 0                  ; 0                ; 0                ; 1               ;
; state_reg.execute_alu1 ; 0                      ; 1                      ; 0                     ; 0                 ; 0                  ; 0                     ; 0                      ; 0                      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                ; 0                  ; 0              ; 0                  ; 0                ; 0                ; 1               ;
; state_reg.out_operand3 ; 1                      ; 0                      ; 0                     ; 0                 ; 0                  ; 0                     ; 0                      ; 0                      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                ; 0                  ; 0              ; 0                  ; 0                ; 0                ; 1               ;
+------------------------+------------------------+------------------------+-----------------------+-------------------+--------------------+-----------------------+------------------------+------------------------+-------------------+-------------------+-------------------+-------------------+-------------------+--------------------+--------------------+--------------------+------------------+--------------------+----------------+--------------------+------------------+------------------+-----------------+


+---------------------------------------------------------------+
; Registers Removed During Synthesis                            ;
+------------------------------------------+--------------------+
; Register name                            ; Reason for Removal ;
+------------------------------------------+--------------------+
; top:top_inst|cpu:cpu_inst|state_reg~4    ; Lost fanout        ;
; top:top_inst|cpu:cpu_inst|state_reg~5    ; Lost fanout        ;
; top:top_inst|cpu:cpu_inst|state_reg~6    ; Lost fanout        ;
; top:top_inst|cpu:cpu_inst|state_reg~7    ; Lost fanout        ;
; top:top_inst|cpu:cpu_inst|state_reg~8    ; Lost fanout        ;
; top:top_inst|cpu:cpu_inst|state_reg.halt ; Lost fanout        ;
; Total Number of Removed Registers = 6    ;                    ;
+------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 115   ;
; Number of registers using Synchronous Clear  ; 3     ;
; Number of registers using Synchronous Load   ; 11    ;
; Number of registers using Asynchronous Clear ; 98    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 43    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                       ;
+------------------------------------------------------+-------------------------------------------+
; Register Name                                        ; RAM Name                                  ;
+------------------------------------------------------+-------------------------------------------+
; top:top_inst|memory:memory_inst|mem_rtl_0_bypass[0]  ; top:top_inst|memory:memory_inst|mem_rtl_0 ;
; top:top_inst|memory:memory_inst|mem_rtl_0_bypass[1]  ; top:top_inst|memory:memory_inst|mem_rtl_0 ;
; top:top_inst|memory:memory_inst|mem_rtl_0_bypass[2]  ; top:top_inst|memory:memory_inst|mem_rtl_0 ;
; top:top_inst|memory:memory_inst|mem_rtl_0_bypass[3]  ; top:top_inst|memory:memory_inst|mem_rtl_0 ;
; top:top_inst|memory:memory_inst|mem_rtl_0_bypass[4]  ; top:top_inst|memory:memory_inst|mem_rtl_0 ;
; top:top_inst|memory:memory_inst|mem_rtl_0_bypass[5]  ; top:top_inst|memory:memory_inst|mem_rtl_0 ;
; top:top_inst|memory:memory_inst|mem_rtl_0_bypass[6]  ; top:top_inst|memory:memory_inst|mem_rtl_0 ;
; top:top_inst|memory:memory_inst|mem_rtl_0_bypass[7]  ; top:top_inst|memory:memory_inst|mem_rtl_0 ;
; top:top_inst|memory:memory_inst|mem_rtl_0_bypass[8]  ; top:top_inst|memory:memory_inst|mem_rtl_0 ;
; top:top_inst|memory:memory_inst|mem_rtl_0_bypass[9]  ; top:top_inst|memory:memory_inst|mem_rtl_0 ;
; top:top_inst|memory:memory_inst|mem_rtl_0_bypass[10] ; top:top_inst|memory:memory_inst|mem_rtl_0 ;
; top:top_inst|memory:memory_inst|mem_rtl_0_bypass[11] ; top:top_inst|memory:memory_inst|mem_rtl_0 ;
; top:top_inst|memory:memory_inst|mem_rtl_0_bypass[12] ; top:top_inst|memory:memory_inst|mem_rtl_0 ;
; top:top_inst|memory:memory_inst|mem_rtl_0_bypass[13] ; top:top_inst|memory:memory_inst|mem_rtl_0 ;
; top:top_inst|memory:memory_inst|mem_rtl_0_bypass[14] ; top:top_inst|memory:memory_inst|mem_rtl_0 ;
; top:top_inst|memory:memory_inst|mem_rtl_0_bypass[15] ; top:top_inst|memory:memory_inst|mem_rtl_0 ;
; top:top_inst|memory:memory_inst|mem_rtl_0_bypass[16] ; top:top_inst|memory:memory_inst|mem_rtl_0 ;
+------------------------------------------------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                  ;
+--------------------------------------------+-------------------------------------------+------+
; Register Name                              ; Megafunction                              ; Type ;
+--------------------------------------------+-------------------------------------------+------+
; top:top_inst|memory:memory_inst|out[0..15] ; top:top_inst|memory:memory_inst|mem_rtl_0 ; RAM  ;
+--------------------------------------------+-------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE0_TOP|top:top_inst|cpu:cpu_inst|register:PC|out_reg[2]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE0_TOP|top:top_inst|cpu:cpu_inst|register:IRH|out_reg[4] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE0_TOP|top:top_inst|cpu:cpu_inst|register:IRH|out_reg[8] ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |DE0_TOP|top:top_inst|cpu:cpu_inst|out_reg[2]              ;
; 9:1                ; 12 bits   ; 72 LEs        ; 24 LEs               ; 48 LEs                 ; No         ; |DE0_TOP|top:top_inst|cpu:cpu_inst|Selector72              ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |DE0_TOP|top:top_inst|cpu:cpu_inst|Selector73              ;
; 24:1               ; 3 bits    ; 48 LEs        ; 15 LEs               ; 33 LEs                 ; No         ; |DE0_TOP|top:top_inst|cpu:cpu_inst|Selector27              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for top:top_inst|memory:memory_inst|altsyncram:mem_rtl_0|altsyncram_dke1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:top_inst ;
+----------------+--------------+---------------------------+
; Parameter Name ; Value        ; Type                      ;
+----------------+--------------+---------------------------+
; DIVISOR        ; 50000000     ; Signed Integer            ;
; FILE_NAME      ; mem_init.mif ; String                    ;
; ADDR_WIDTH     ; 6            ; Signed Integer            ;
; DATA_WIDTH     ; 16           ; Signed Integer            ;
+----------------+--------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:top_inst|clk_div:clk_div_inst ;
+----------------+----------+----------------------------------------------------+
; Parameter Name ; Value    ; Type                                               ;
+----------------+----------+----------------------------------------------------+
; DIVISOR        ; 50000000 ; Signed Integer                                     ;
+----------------+----------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:top_inst|memory:memory_inst ;
+----------------+--------------+----------------------------------------------+
; Parameter Name ; Value        ; Type                                         ;
+----------------+--------------+----------------------------------------------+
; FILE_NAME      ; mem_init.mif ; String                                       ;
; ADDR_WIDTH     ; 6            ; Signed Integer                               ;
; DATA_WIDTH     ; 16           ; Signed Integer                               ;
+----------------+--------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:top_inst|cpu:cpu_inst ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; ADDR_WIDTH     ; 6     ; Signed Integer                                ;
; DATA_WIDTH     ; 16    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:top_inst|cpu:cpu_inst|register:PC ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DATA_WIDTH     ; 6     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:top_inst|cpu:cpu_inst|register:SP ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DATA_WIDTH     ; 6     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:top_inst|cpu:cpu_inst|register:IRH ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:top_inst|cpu:cpu_inst|register:IRL ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:top_inst|cpu:cpu_inst|register:A ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:top_inst|cpu:cpu_inst|alu:alu_inst ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: top:top_inst|memory:memory_inst|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                   ;
; WIDTH_A                            ; 16                   ; Untyped                                   ;
; WIDTHAD_A                          ; 6                    ; Untyped                                   ;
; NUMWORDS_A                         ; 64                   ; Untyped                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 16                   ; Untyped                                   ;
; WIDTHAD_B                          ; 6                    ; Untyped                                   ;
; NUMWORDS_B                         ; 64                   ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; mem_init.mif         ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_dke1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: top:top_inst|bcd:bcd_pc|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                        ;
; LPM_WIDTHD             ; 5              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                        ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_5mo ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: top:top_inst|bcd:bcd_sp|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                        ;
; LPM_WIDTHD             ; 5              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                        ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_5mo ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: top:top_inst|cpu:cpu_inst|alu:alu_inst|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+-----------------------------------------+
; Parameter Name                                 ; Value       ; Type                                    ;
+------------------------------------------------+-------------+-----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                          ;
; LPM_WIDTHA                                     ; 16          ; Untyped                                 ;
; LPM_WIDTHB                                     ; 16          ; Untyped                                 ;
; LPM_WIDTHP                                     ; 32          ; Untyped                                 ;
; LPM_WIDTHR                                     ; 32          ; Untyped                                 ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                 ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                 ;
; LATENCY                                        ; 0           ; Untyped                                 ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                 ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                 ;
; USE_EAB                                        ; OFF         ; Untyped                                 ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                 ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                 ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                 ;
; CBXI_PARAMETER                                 ; mult_ubt    ; Untyped                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                 ;
+------------------------------------------------+-------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: top:top_inst|cpu:cpu_inst|alu:alu_inst|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                          ;
+------------------------+----------------+---------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                       ;
; LPM_WIDTHD             ; 16             ; Untyped                                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                       ;
; CBXI_PARAMETER         ; lpm_divide_cjm ; Untyped                                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                ;
+------------------------+----------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                 ;
+-------------------------------------------+------------------------------------------------------+
; Name                                      ; Value                                                ;
+-------------------------------------------+------------------------------------------------------+
; Number of entity instances                ; 1                                                    ;
; Entity Instance                           ; top:top_inst|memory:memory_inst|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                            ;
;     -- WIDTH_A                            ; 16                                                   ;
;     -- NUMWORDS_A                         ; 64                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 16                                                   ;
;     -- NUMWORDS_B                         ; 64                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
+-------------------------------------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                ;
+---------------------------------------+-------------------------------------------------------+
; Name                                  ; Value                                                 ;
+---------------------------------------+-------------------------------------------------------+
; Number of entity instances            ; 1                                                     ;
; Entity Instance                       ; top:top_inst|cpu:cpu_inst|alu:alu_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                    ;
;     -- LPM_WIDTHB                     ; 16                                                    ;
;     -- LPM_WIDTHP                     ; 32                                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                    ;
;     -- USE_EAB                        ; OFF                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                    ;
+---------------------------------------+-------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "top:top_inst|cpu:cpu_inst|alu:alu_inst" ;
+-------+-------+----------+-----------------------------------------+
; Port  ; Type  ; Severity ; Details                                 ;
+-------+-------+----------+-----------------------------------------+
; oc[2] ; Input ; Info     ; Stuck at GND                            ;
+-------+-------+----------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:top_inst|cpu:cpu_inst|register:IRL"                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "top:top_inst|cpu:cpu_inst|register:PC" ;
+----------+-------+----------+-------------------------------------+
; Port     ; Type  ; Severity ; Details                             ;
+----------+-------+----------+-------------------------------------+
; in[5..4] ; Input ; Info     ; Stuck at GND                        ;
; in[2..0] ; Input ; Info     ; Stuck at GND                        ;
+----------+-------+----------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:top_inst|cpu:cpu_inst"                                                                ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; in[15..4]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; out[15..5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pc         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sp         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:top_inst|bcd:bcd_pc"                                                                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                    ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; in   ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (6 bits) it drives.  Extra input bit(s) "in[5..1]" will be connected to GND. ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:top_inst|bcd:bcd_sp"                                                                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                    ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; in   ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (6 bits) it drives.  Extra input bit(s) "in[5..1]" will be connected to GND. ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Mon Feb 12 21:41:29 2024
Info: Command: quartus_map --family=CycloneIII --source=../src/synthesis/modules/register.v --source=../src/synthesis/modules/clk_div.v --source=../src/synthesis/modules/memory.v --source=../src/synthesis/modules/alu.v --source=../src/synthesis/modules/bcd.v --source=../src/synthesis/modules/ssd.v --source=../src/synthesis/modules/cpu.v --source=../src/synthesis/modules/top.v --source=../src/synthesis/DE0_TOP.v DE0_TOP
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file /users/vm200325d/documents/faks/vlsi/domaci vlsi 2324/projekat/projekat/src/synthesis/modules/register.v
    Info (12023): Found entity 1: register
Info (12021): Found 1 design units, including 1 entities, in source file /users/vm200325d/documents/faks/vlsi/domaci vlsi 2324/projekat/projekat/src/synthesis/modules/clk_div.v
    Info (12023): Found entity 1: clk_div
Info (12021): Found 1 design units, including 1 entities, in source file /users/vm200325d/documents/faks/vlsi/domaci vlsi 2324/projekat/projekat/src/synthesis/modules/memory.v
    Info (12023): Found entity 1: memory
Info (12021): Found 1 design units, including 1 entities, in source file /users/vm200325d/documents/faks/vlsi/domaci vlsi 2324/projekat/projekat/src/synthesis/modules/alu.v
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file /users/vm200325d/documents/faks/vlsi/domaci vlsi 2324/projekat/projekat/src/synthesis/modules/bcd.v
    Info (12023): Found entity 1: bcd
Info (12021): Found 1 design units, including 1 entities, in source file /users/vm200325d/documents/faks/vlsi/domaci vlsi 2324/projekat/projekat/src/synthesis/modules/ssd.v
    Info (12023): Found entity 1: ssd
Info (12021): Found 1 design units, including 1 entities, in source file /users/vm200325d/documents/faks/vlsi/domaci vlsi 2324/projekat/projekat/src/synthesis/modules/cpu.v
    Info (12023): Found entity 1: cpu
Info (12021): Found 1 design units, including 1 entities, in source file /users/vm200325d/documents/faks/vlsi/domaci vlsi 2324/projekat/projekat/src/synthesis/modules/top.v
    Info (12023): Found entity 1: top
Info (12021): Found 1 design units, including 1 entities, in source file /users/vm200325d/documents/faks/vlsi/domaci vlsi 2324/projekat/projekat/src/synthesis/de0_top.v
    Info (12023): Found entity 1: DE0_TOP
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(51): created implicit net for "a_ir"
Warning (10236): Verilog HDL Implicit Net warning at top.v(13): created implicit net for "rst_n"
Warning (10236): Verilog HDL Implicit Net warning at top.v(38): created implicit net for "sp"
Warning (10236): Verilog HDL Implicit Net warning at top.v(39): created implicit net for "pc"
Info (12127): Elaborating entity "DE0_TOP" for the top level hierarchy
Warning (10034): Output port "DRAM_ADDR" at DE0_TOP.v(150) has no driver
Warning (10034): Output port "FL_ADDR" at DE0_TOP.v(164) has no driver
Warning (10034): Output port "VGA_R" at DE0_TOP.v(192) has no driver
Warning (10034): Output port "VGA_G" at DE0_TOP.v(193) has no driver
Warning (10034): Output port "VGA_B" at DE0_TOP.v(194) has no driver
Warning (10034): Output port "GPIO0_CLKOUT" at DE0_TOP.v(197) has no driver
Warning (10034): Output port "GPIO1_CLKOUT" at DE0_TOP.v(200) has no driver
Warning (10034): Output port "UART_TXD" at DE0_TOP.v(144) has no driver
Warning (10034): Output port "UART_CTS" at DE0_TOP.v(146) has no driver
Warning (10034): Output port "DRAM_LDQM" at DE0_TOP.v(151) has no driver
Warning (10034): Output port "DRAM_UDQM" at DE0_TOP.v(152) has no driver
Warning (10034): Output port "DRAM_WE_N" at DE0_TOP.v(153) has no driver
Warning (10034): Output port "DRAM_CAS_N" at DE0_TOP.v(154) has no driver
Warning (10034): Output port "DRAM_RAS_N" at DE0_TOP.v(155) has no driver
Warning (10034): Output port "DRAM_CS_N" at DE0_TOP.v(156) has no driver
Warning (10034): Output port "DRAM_BA_0" at DE0_TOP.v(157) has no driver
Warning (10034): Output port "DRAM_BA_1" at DE0_TOP.v(158) has no driver
Warning (10034): Output port "DRAM_CLK" at DE0_TOP.v(159) has no driver
Warning (10034): Output port "DRAM_CKE" at DE0_TOP.v(160) has no driver
Warning (10034): Output port "FL_WE_N" at DE0_TOP.v(165) has no driver
Warning (10034): Output port "FL_RST_N" at DE0_TOP.v(166) has no driver
Warning (10034): Output port "FL_OE_N" at DE0_TOP.v(167) has no driver
Warning (10034): Output port "FL_CE_N" at DE0_TOP.v(168) has no driver
Warning (10034): Output port "FL_WP_N" at DE0_TOP.v(169) has no driver
Warning (10034): Output port "FL_BYTE_N" at DE0_TOP.v(170) has no driver
Warning (10034): Output port "LCD_BLON" at DE0_TOP.v(174) has no driver
Warning (10034): Output port "LCD_RW" at DE0_TOP.v(175) has no driver
Warning (10034): Output port "LCD_EN" at DE0_TOP.v(176) has no driver
Warning (10034): Output port "LCD_RS" at DE0_TOP.v(177) has no driver
Warning (10034): Output port "SD_CLK" at DE0_TOP.v(182) has no driver
Warning (10034): Output port "VGA_HS" at DE0_TOP.v(190) has no driver
Warning (10034): Output port "VGA_VS" at DE0_TOP.v(191) has no driver
Info (12128): Elaborating entity "top" for hierarchy "top:top_inst"
Warning (10034): Output port "led[9..5]" at top.v(8) has no driver
Info (12128): Elaborating entity "clk_div" for hierarchy "top:top_inst|clk_div:clk_div_inst"
Info (12128): Elaborating entity "memory" for hierarchy "top:top_inst|memory:memory_inst"
Info (12128): Elaborating entity "bcd" for hierarchy "top:top_inst|bcd:bcd_sp"
Warning (10230): Verilog HDL assignment warning at bcd.v(15): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at bcd.v(16): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "ssd" for hierarchy "top:top_inst|ssd:ssd_sp_tens"
Info (12128): Elaborating entity "cpu" for hierarchy "top:top_inst|cpu:cpu_inst"
Warning (10230): Verilog HDL assignment warning at cpu.v(200): truncated value with size 16 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(201): truncated value with size 16 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at cpu.v(229): truncated value with size 16 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(230): truncated value with size 16 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at cpu.v(257): truncated value with size 16 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(258): truncated value with size 16 to match size of target (3)
Info (12128): Elaborating entity "register" for hierarchy "top:top_inst|cpu:cpu_inst|register:PC"
Info (12128): Elaborating entity "register" for hierarchy "top:top_inst|cpu:cpu_inst|register:IRH"
Info (12128): Elaborating entity "alu" for hierarchy "top:top_inst|cpu:cpu_inst|alu:alu_inst"
Warning (276020): Inferred RAM node "top:top_inst|memory:memory_inst|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "top:top_inst|memory:memory_inst|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to mem_init.mif
Info (278001): Inferred 4 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "top:top_inst|bcd:bcd_pc|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "top:top_inst|bcd:bcd_sp|Mod0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "top:top_inst|cpu:cpu_inst|alu:alu_inst|Mult0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "top:top_inst|cpu:cpu_inst|alu:alu_inst|Div0"
Info (12130): Elaborated megafunction instantiation "top:top_inst|memory:memory_inst|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "top:top_inst|memory:memory_inst|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "mem_init.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dke1.tdf
    Info (12023): Found entity 1: altsyncram_dke1
Info (12130): Elaborated megafunction instantiation "top:top_inst|bcd:bcd_pc|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "top:top_inst|bcd:bcd_pc|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5mo.tdf
    Info (12023): Found entity 1: lpm_divide_5mo
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_6ag.tdf
    Info (12023): Found entity 1: abs_divider_6ag
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_13f.tdf
    Info (12023): Found entity 1: alt_u_div_13f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf
    Info (12023): Found entity 1: add_sub_unc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf
    Info (12023): Found entity 1: add_sub_vnc
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_pt9.tdf
    Info (12023): Found entity 1: lpm_abs_pt9
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_rt9.tdf
    Info (12023): Found entity 1: lpm_abs_rt9
Info (12130): Elaborated megafunction instantiation "top:top_inst|cpu:cpu_inst|alu:alu_inst|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "top:top_inst|cpu:cpu_inst|alu:alu_inst|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_ubt.tdf
    Info (12023): Found entity 1: mult_ubt
Info (12130): Elaborated megafunction instantiation "top:top_inst|cpu:cpu_inst|alu:alu_inst|lpm_divide:Div0"
Info (12133): Instantiated megafunction "top:top_inst|cpu:cpu_inst|alu:alu_inst|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_cjm.tdf
    Info (12023): Found entity 1: lpm_divide_cjm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dnh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_59f.tdf
    Info (12023): Found entity 1: alt_u_div_59f
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "DRAM_DQ[0]" has no driver
    Warning (13040): Bidir "DRAM_DQ[1]" has no driver
    Warning (13040): Bidir "DRAM_DQ[2]" has no driver
    Warning (13040): Bidir "DRAM_DQ[3]" has no driver
    Warning (13040): Bidir "DRAM_DQ[4]" has no driver
    Warning (13040): Bidir "DRAM_DQ[5]" has no driver
    Warning (13040): Bidir "DRAM_DQ[6]" has no driver
    Warning (13040): Bidir "DRAM_DQ[7]" has no driver
    Warning (13040): Bidir "DRAM_DQ[8]" has no driver
    Warning (13040): Bidir "DRAM_DQ[9]" has no driver
    Warning (13040): Bidir "DRAM_DQ[10]" has no driver
    Warning (13040): Bidir "DRAM_DQ[11]" has no driver
    Warning (13040): Bidir "DRAM_DQ[12]" has no driver
    Warning (13040): Bidir "DRAM_DQ[13]" has no driver
    Warning (13040): Bidir "DRAM_DQ[14]" has no driver
    Warning (13040): Bidir "DRAM_DQ[15]" has no driver
    Warning (13040): Bidir "FL_DQ[0]" has no driver
    Warning (13040): Bidir "FL_DQ[1]" has no driver
    Warning (13040): Bidir "FL_DQ[2]" has no driver
    Warning (13040): Bidir "FL_DQ[3]" has no driver
    Warning (13040): Bidir "FL_DQ[4]" has no driver
    Warning (13040): Bidir "FL_DQ[5]" has no driver
    Warning (13040): Bidir "FL_DQ[6]" has no driver
    Warning (13040): Bidir "FL_DQ[7]" has no driver
    Warning (13040): Bidir "FL_DQ[8]" has no driver
    Warning (13040): Bidir "FL_DQ[9]" has no driver
    Warning (13040): Bidir "FL_DQ[10]" has no driver
    Warning (13040): Bidir "FL_DQ[11]" has no driver
    Warning (13040): Bidir "FL_DQ[12]" has no driver
    Warning (13040): Bidir "FL_DQ[13]" has no driver
    Warning (13040): Bidir "FL_DQ[14]" has no driver
    Warning (13040): Bidir "FL_DQ15_AM1" has no driver
    Warning (13040): Bidir "LCD_DATA[0]" has no driver
    Warning (13040): Bidir "LCD_DATA[1]" has no driver
    Warning (13040): Bidir "LCD_DATA[2]" has no driver
    Warning (13040): Bidir "LCD_DATA[3]" has no driver
    Warning (13040): Bidir "LCD_DATA[4]" has no driver
    Warning (13040): Bidir "LCD_DATA[5]" has no driver
    Warning (13040): Bidir "LCD_DATA[6]" has no driver
    Warning (13040): Bidir "LCD_DATA[7]" has no driver
    Warning (13040): Bidir "SD_DAT0" has no driver
    Warning (13040): Bidir "SD_DAT3" has no driver
    Warning (13040): Bidir "SD_CMD" has no driver
    Warning (13040): Bidir "PS2_KBDAT" has no driver
    Warning (13040): Bidir "PS2_KBCLK" has no driver
    Warning (13040): Bidir "PS2_MSDAT" has no driver
    Warning (13040): Bidir "PS2_MSCLK" has no driver
    Warning (13040): Bidir "GPIO0_D[0]" has no driver
    Warning (13040): Bidir "GPIO0_D[1]" has no driver
    Warning (13040): Bidir "GPIO0_D[2]" has no driver
    Warning (13040): Bidir "GPIO0_D[3]" has no driver
    Warning (13040): Bidir "GPIO0_D[4]" has no driver
    Warning (13040): Bidir "GPIO0_D[5]" has no driver
    Warning (13040): Bidir "GPIO0_D[6]" has no driver
    Warning (13040): Bidir "GPIO0_D[7]" has no driver
    Warning (13040): Bidir "GPIO0_D[8]" has no driver
    Warning (13040): Bidir "GPIO0_D[9]" has no driver
    Warning (13040): Bidir "GPIO0_D[10]" has no driver
    Warning (13040): Bidir "GPIO0_D[11]" has no driver
    Warning (13040): Bidir "GPIO0_D[12]" has no driver
    Warning (13040): Bidir "GPIO0_D[13]" has no driver
    Warning (13040): Bidir "GPIO0_D[14]" has no driver
    Warning (13040): Bidir "GPIO0_D[15]" has no driver
    Warning (13040): Bidir "GPIO0_D[16]" has no driver
    Warning (13040): Bidir "GPIO0_D[17]" has no driver
    Warning (13040): Bidir "GPIO0_D[18]" has no driver
    Warning (13040): Bidir "GPIO0_D[19]" has no driver
    Warning (13040): Bidir "GPIO0_D[20]" has no driver
    Warning (13040): Bidir "GPIO0_D[21]" has no driver
    Warning (13040): Bidir "GPIO0_D[22]" has no driver
    Warning (13040): Bidir "GPIO0_D[23]" has no driver
    Warning (13040): Bidir "GPIO0_D[24]" has no driver
    Warning (13040): Bidir "GPIO0_D[25]" has no driver
    Warning (13040): Bidir "GPIO0_D[26]" has no driver
    Warning (13040): Bidir "GPIO0_D[27]" has no driver
    Warning (13040): Bidir "GPIO0_D[28]" has no driver
    Warning (13040): Bidir "GPIO0_D[29]" has no driver
    Warning (13040): Bidir "GPIO0_D[30]" has no driver
    Warning (13040): Bidir "GPIO0_D[31]" has no driver
    Warning (13040): Bidir "GPIO1_D[0]" has no driver
    Warning (13040): Bidir "GPIO1_D[1]" has no driver
    Warning (13040): Bidir "GPIO1_D[2]" has no driver
    Warning (13040): Bidir "GPIO1_D[3]" has no driver
    Warning (13040): Bidir "GPIO1_D[4]" has no driver
    Warning (13040): Bidir "GPIO1_D[5]" has no driver
    Warning (13040): Bidir "GPIO1_D[6]" has no driver
    Warning (13040): Bidir "GPIO1_D[7]" has no driver
    Warning (13040): Bidir "GPIO1_D[8]" has no driver
    Warning (13040): Bidir "GPIO1_D[9]" has no driver
    Warning (13040): Bidir "GPIO1_D[10]" has no driver
    Warning (13040): Bidir "GPIO1_D[11]" has no driver
    Warning (13040): Bidir "GPIO1_D[12]" has no driver
    Warning (13040): Bidir "GPIO1_D[13]" has no driver
    Warning (13040): Bidir "GPIO1_D[14]" has no driver
    Warning (13040): Bidir "GPIO1_D[15]" has no driver
    Warning (13040): Bidir "GPIO1_D[16]" has no driver
    Warning (13040): Bidir "GPIO1_D[17]" has no driver
    Warning (13040): Bidir "GPIO1_D[18]" has no driver
    Warning (13040): Bidir "GPIO1_D[19]" has no driver
    Warning (13040): Bidir "GPIO1_D[20]" has no driver
    Warning (13040): Bidir "GPIO1_D[21]" has no driver
    Warning (13040): Bidir "GPIO1_D[22]" has no driver
    Warning (13040): Bidir "GPIO1_D[23]" has no driver
    Warning (13040): Bidir "GPIO1_D[24]" has no driver
    Warning (13040): Bidir "GPIO1_D[25]" has no driver
    Warning (13040): Bidir "GPIO1_D[26]" has no driver
    Warning (13040): Bidir "GPIO1_D[27]" has no driver
    Warning (13040): Bidir "GPIO1_D[28]" has no driver
    Warning (13040): Bidir "GPIO1_D[29]" has no driver
    Warning (13040): Bidir "GPIO1_D[30]" has no driver
    Warning (13040): Bidir "GPIO1_D[31]" has no driver
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0_D[0]" is stuck at GND
    Warning (13410): Pin "HEX0_D[1]" is stuck at GND
    Warning (13410): Pin "HEX0_D[2]" is stuck at GND
    Warning (13410): Pin "HEX0_D[3]" is stuck at GND
    Warning (13410): Pin "HEX0_D[4]" is stuck at GND
    Warning (13410): Pin "HEX0_D[5]" is stuck at GND
    Warning (13410): Pin "HEX0_D[6]" is stuck at VCC
    Warning (13410): Pin "HEX0_DP" is stuck at VCC
    Warning (13410): Pin "HEX1_D[0]" is stuck at GND
    Warning (13410): Pin "HEX1_D[1]" is stuck at GND
    Warning (13410): Pin "HEX1_D[2]" is stuck at GND
    Warning (13410): Pin "HEX1_D[3]" is stuck at GND
    Warning (13410): Pin "HEX1_D[4]" is stuck at GND
    Warning (13410): Pin "HEX1_D[5]" is stuck at GND
    Warning (13410): Pin "HEX1_D[6]" is stuck at VCC
    Warning (13410): Pin "HEX1_DP" is stuck at VCC
    Warning (13410): Pin "HEX2_D[0]" is stuck at GND
    Warning (13410): Pin "HEX2_D[1]" is stuck at GND
    Warning (13410): Pin "HEX2_D[2]" is stuck at GND
    Warning (13410): Pin "HEX2_D[3]" is stuck at GND
    Warning (13410): Pin "HEX2_D[4]" is stuck at GND
    Warning (13410): Pin "HEX2_D[5]" is stuck at GND
    Warning (13410): Pin "HEX2_D[6]" is stuck at VCC
    Warning (13410): Pin "HEX2_DP" is stuck at VCC
    Warning (13410): Pin "HEX3_D[0]" is stuck at GND
    Warning (13410): Pin "HEX3_D[1]" is stuck at GND
    Warning (13410): Pin "HEX3_D[2]" is stuck at GND
    Warning (13410): Pin "HEX3_D[3]" is stuck at GND
    Warning (13410): Pin "HEX3_D[4]" is stuck at GND
    Warning (13410): Pin "HEX3_D[5]" is stuck at GND
    Warning (13410): Pin "HEX3_D[6]" is stuck at VCC
    Warning (13410): Pin "HEX3_DP" is stuck at VCC
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "LEDG[9]" is stuck at GND
    Warning (13410): Pin "UART_TXD" is stuck at GND
    Warning (13410): Pin "UART_CTS" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND
    Warning (13410): Pin "DRAM_BA_0" is stuck at GND
    Warning (13410): Pin "DRAM_BA_1" is stuck at GND
    Warning (13410): Pin "DRAM_CLK" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at GND
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_WE_N" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at GND
    Warning (13410): Pin "FL_OE_N" is stuck at GND
    Warning (13410): Pin "FL_CE_N" is stuck at GND
    Warning (13410): Pin "FL_WP_N" is stuck at GND
    Warning (13410): Pin "FL_BYTE_N" is stuck at GND
    Warning (13410): Pin "LCD_BLON" is stuck at GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "LCD_EN" is stuck at GND
    Warning (13410): Pin "LCD_RS" is stuck at GND
    Warning (13410): Pin "SD_CLK" is stuck at GND
    Warning (13410): Pin "VGA_HS" is stuck at GND
    Warning (13410): Pin "VGA_VS" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "GPIO0_CLKOUT[0]" is stuck at GND
    Warning (13410): Pin "GPIO0_CLKOUT[1]" is stuck at GND
    Warning (13410): Pin "GPIO1_CLKOUT[0]" is stuck at GND
    Warning (13410): Pin "GPIO1_CLKOUT[1]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/tooling/DE0_TOP.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 17 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_50_2"
    Warning (15610): No output dependent on input pin "BUTTON[0]"
    Warning (15610): No output dependent on input pin "BUTTON[1]"
    Warning (15610): No output dependent on input pin "BUTTON[2]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "UART_RXD"
    Warning (15610): No output dependent on input pin "UART_RTS"
    Warning (15610): No output dependent on input pin "FL_RY"
    Warning (15610): No output dependent on input pin "SD_WP_N"
    Warning (15610): No output dependent on input pin "GPIO0_CLKIN[0]"
    Warning (15610): No output dependent on input pin "GPIO0_CLKIN[1]"
    Warning (15610): No output dependent on input pin "GPIO1_CLKIN[0]"
    Warning (15610): No output dependent on input pin "GPIO1_CLKIN[1]"
Info (21057): Implemented 882 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 118 output pins
    Info (21060): Implemented 111 bidirectional pins
    Info (21061): Implemented 612 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21062): Implemented 2 DSP elements
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 291 warnings
    Info: Peak virtual memory: 421 megabytes
    Info: Processing ended: Mon Feb 12 21:41:39 2024
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:08


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/tooling/DE0_TOP.map.smsg.


