

================================================================
== Vivado HLS Report for 'network'
================================================================
* Date:           Sat Dec 28 21:59:02 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.67|     6.380|        3.33|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+--------+--------+--------+--------+---------+
        |                                   |                        |     Latency     |     Interval    | Pipeline|
        |              Instance             |         Module         |   min  |   max  |   min  |   max  |   Type  |
        +-----------------------------------+------------------------+--------+--------+--------+--------+---------+
        |grp_depthwise_conv2d_fix_2_fu_440  |depthwise_conv2d_fix_2  |   38353|  151921|   38353|  151921|   none  |
        |grp_depthwise_conv2d_fix_1_fu_467  |depthwise_conv2d_fix_1  |    4505|   17609|    4505|   17609|   none  |
        |grp_padding2d_fix16_fu_494         |padding2d_fix16         |     134|   17189|     134|   17189|   none  |
        |grp_depthwise_conv2d_fix_fu_512    |depthwise_conv2d_fix    |    8709|    8709|    8709|    8709|   none  |
        |grp_up_sampling2d_fix16_fu_518     |up_sampling2d_fix16     |    3143|   25095|    3143|   25095|   none  |
        |grp_max_pooling2d_fix16_fu_539     |max_pooling2d_fix16     |   11553|   91649|   11553|   91649|   none  |
        |grp_pointwise_conv2d_fix_1_fu_560  |pointwise_conv2d_fix_1  |  130393|  130393|  130393|  130393|   none  |
        |grp_pointwise_conv2d_fix_3_fu_568  |pointwise_conv2d_fix_3  |  135345|  135345|  135345|  135345|   none  |
        |grp_pointwise_conv2d_fix_2_fu_576  |pointwise_conv2d_fix_2  |   16993|   16993|   16993|   16993|   none  |
        |grp_pointwise_conv2d_fix_fu_584    |pointwise_conv2d_fix    |   88753|   88753|   88753|   88753|   none  |
        |grp_pointwise_conv2d_fix_4_fu_592  |pointwise_conv2d_fix_4  |   65129|   65129|   65129|   65129|   none  |
        +-----------------------------------+------------------------+--------+--------+--------+--------+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         1|          1|          1|     ?|    yes   |
        |- Loop 2  |  785|  785|         3|          1|          1|   784|    yes   |
        |- Loop 3  |  785|  785|         3|          1|          1|   784|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    277|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|     33|    5135|   7052|    -|
|Memory           |       35|      -|     392|    160|    0|
|Multiplexer      |        -|      -|       -|   1672|    -|
|Register         |        -|      -|     306|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       35|     33|    5833|   9161|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       12|     15|       5|     17|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------+---------+-------+------+------+-----+
    |              Instance             |         Module         | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-----------------------------------+------------------------+---------+-------+------+------+-----+
    |grp_depthwise_conv2d_fix_fu_512    |depthwise_conv2d_fix    |        0|      7|   522|   601|    0|
    |grp_depthwise_conv2d_fix_1_fu_467  |depthwise_conv2d_fix_1  |        0|      9|   998|  1095|    0|
    |grp_depthwise_conv2d_fix_2_fu_440  |depthwise_conv2d_fix_2  |        0|      9|  1067|  1233|    0|
    |grp_max_pooling2d_fix16_fu_539     |max_pooling2d_fix16     |        0|      0|   236|   478|    0|
    |network_AXILiteS_s_axi_U           |network_AXILiteS_s_axi  |        0|      0|    68|   104|    0|
    |grp_padding2d_fix16_fu_494         |padding2d_fix16         |        0|      0|   533|  1007|    0|
    |grp_pointwise_conv2d_fix_fu_584    |pointwise_conv2d_fix    |        0|      1|   267|   354|    0|
    |grp_pointwise_conv2d_fix_1_fu_560  |pointwise_conv2d_fix_1  |        0|      1|   309|   426|    0|
    |grp_pointwise_conv2d_fix_2_fu_576  |pointwise_conv2d_fix_2  |        0|      1|   270|   425|    0|
    |grp_pointwise_conv2d_fix_3_fu_568  |pointwise_conv2d_fix_3  |        0|      1|   310|   427|    0|
    |grp_pointwise_conv2d_fix_4_fu_592  |pointwise_conv2d_fix_4  |        0|      1|   224|   351|    0|
    |grp_up_sampling2d_fix16_fu_518     |up_sampling2d_fix16     |        0|      3|   331|   551|    0|
    +-----------------------------------+------------------------+---------+-------+------+------+-----+
    |Total                              |                        |        0|     33|  5135|  7052|    0|
    +-----------------------------------+------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------------------+-------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |          Memory         |             Module            | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------------------------+-------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |MemBank_A_U              |network_MemBank_A              |       16|   0|   0|    0|  14400|   16|     1|       230400|
    |MemBank_B_U              |network_MemBank_B              |       16|   0|   0|    0|  14400|   16|     1|       230400|
    |MemBank_Out_U            |network_MemBank_Out            |        1|   0|   0|    0|    784|   16|     1|        12544|
    |SeparableConv2D_1_w_1_U  |network_SeparableConv2D_1_w_1  |        0|  32|  12|    0|     48|   16|     1|          768|
    |SeparableConv2D_1_w_2_U  |network_SeparableConv2D_1_w_2  |        0|  32|  12|    0|     48|   16|     1|          768|
    |SeparableConv2D_1_w_s_U  |network_SeparableConv2D_1_w_s  |        0|  32|  12|    0|     48|   16|     1|          768|
    |SeparableConv2D_2_w_1_U  |network_SeparableConv2D_2_w_1  |        0|  32|   6|    0|     24|   16|     1|          384|
    |SeparableConv2D_2_w_2_U  |network_SeparableConv2D_2_w_2  |        0|  32|   6|    0|     24|   16|     1|          384|
    |SeparableConv2D_2_w_s_U  |network_SeparableConv2D_2_w_s  |        0|  32|   6|    0|     24|   16|     1|          384|
    |SeparableConv2D_3_w_1_U  |network_SeparableConv2D_3_w_1  |        0|  32|   6|    0|     24|   16|     1|          384|
    |SeparableConv2D_3_w_2_U  |network_SeparableConv2D_3_w_2  |        0|  32|   6|    0|     24|   16|     1|          384|
    |SeparableConv2D_3_w_s_U  |network_SeparableConv2D_3_w_s  |        0|  32|   6|    0|     24|   16|     1|          384|
    |SeparableConv2D_4_w_1_U  |network_SeparableConv2D_4_w_1  |        0|  32|  12|    0|     48|   16|     1|          768|
    |SeparableConv2D_4_w_2_U  |network_SeparableConv2D_4_w_2  |        0|  32|  12|    0|     48|   16|     1|          768|
    |SeparableConv2D_4_w_s_U  |network_SeparableConv2D_4_w_s  |        0|  32|  12|    0|     48|   16|     1|          768|
    |sig_buffer_keep_V_U      |network_sig_buffer_keep_V      |        1|   0|   0|    0|    784|    2|     1|         1568|
    |sig_buffer_strb_V_U      |network_sig_buffer_keep_V      |        1|   0|   0|    0|    784|    2|     1|         1568|
    |sig_buffer_user_V_U      |network_sig_buffer_user_V      |        0|   2|  13|    0|    784|    1|     1|          784|
    |sig_buffer_last_V_U      |network_sig_buffer_user_V      |        0|   2|  13|    0|    784|    1|     1|          784|
    |sig_buffer_id_V_U        |network_sig_buffer_user_V      |        0|   2|  13|    0|    784|    1|     1|          784|
    |sig_buffer_dest_V_U      |network_sig_buffer_user_V      |        0|   2|  13|    0|    784|    1|     1|          784|
    +-------------------------+-------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total                    |                               |       35| 392| 160|    0|  34720|  248|    21|       486528|
    +-------------------------+-------------------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |i_3_fu_656_p2                        |     +    |      0|  0|  14|          10|           1|
    |i_4_fu_673_p2                        |     +    |      0|  0|  14|          10|           1|
    |i_fu_644_p2                          |     +    |      0|  0|  39|          32|           1|
    |ap_block_state46_io                  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state47_io                  |    and   |      0|  0|   2|           1|           1|
    |input_data_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_data_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |input_data_dest_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_data_dest_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |input_data_id_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |input_data_id_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |input_data_keep_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_data_keep_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |input_data_last_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_data_last_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |input_data_strb_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_data_strb_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |input_data_user_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_data_user_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |output_data_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_dest_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_dest_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_id_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |output_data_id_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |output_data_keep_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_keep_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_strb_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_strb_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_user_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_user_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln176_fu_650_p2                 |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln200_fu_667_p2                 |   icmp   |      0|  0|  13|          10|           9|
    |input_data_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |input_data_dest_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |input_data_id_V_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |input_data_keep_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |input_data_last_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |input_data_strb_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |input_data_user_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |output_data_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_dest_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_id_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |output_data_keep_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_strb_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_user_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_pp2_stage0_11001            |    or    |      0|  0|   2|           1|           1|
    |ap_block_state49                     |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp1                        |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                        |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1              |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1              |    xor   |      0|  0|   2|           2|           1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      0|  0| 277|         138|          73|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+-----+-----------+-----+-----------+
    |                       Name                      | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------------+-----+-----------+-----+-----------+
    |MemBank_A_address0                               |   56|         13|   14|        182|
    |MemBank_A_ce0                                    |   56|         13|    1|         13|
    |MemBank_A_d0                                     |   38|          7|   16|        112|
    |MemBank_A_we0                                    |   38|          7|    1|          7|
    |MemBank_B_address0                               |   56|         13|   14|        182|
    |MemBank_B_address1                               |   21|          4|   14|         56|
    |MemBank_B_ce0                                    |   56|         13|    1|         13|
    |MemBank_B_ce1                                    |   21|          4|    1|          4|
    |MemBank_B_d0                                     |   38|          7|   16|        112|
    |MemBank_B_we0                                    |   38|          7|    1|          7|
    |MemBank_Out_address0                             |   15|          3|   10|         30|
    |SeparableConv2D_1_w_1_ce0                        |    9|          2|    1|          2|
    |SeparableConv2D_1_w_2_ce0                        |    9|          2|    1|          2|
    |SeparableConv2D_1_w_s_ce0                        |    9|          2|    1|          2|
    |SeparableConv2D_2_w_1_ce0                        |    9|          2|    1|          2|
    |SeparableConv2D_2_w_2_ce0                        |    9|          2|    1|          2|
    |SeparableConv2D_2_w_s_ce0                        |    9|          2|    1|          2|
    |SeparableConv2D_3_w_1_ce0                        |    9|          2|    1|          2|
    |SeparableConv2D_3_w_2_ce0                        |    9|          2|    1|          2|
    |SeparableConv2D_3_w_s_ce0                        |    9|          2|    1|          2|
    |SeparableConv2D_4_w_1_ce0                        |    9|          2|    1|          2|
    |SeparableConv2D_4_w_2_ce0                        |    9|          2|    1|          2|
    |SeparableConv2D_4_w_s_ce0                        |    9|          2|    1|          2|
    |ap_NS_fsm                                        |  201|         46|    1|         46|
    |ap_enable_reg_pp1_iter1                          |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2                          |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                          |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2                          |    9|          2|    1|          2|
    |grp_depthwise_conv2d_fix_1_fu_467_input_height   |   15|          3|    6|         18|
    |grp_depthwise_conv2d_fix_1_fu_467_input_width    |   15|          3|    6|         18|
    |grp_depthwise_conv2d_fix_1_fu_467_kernel1_q0     |   15|          3|   16|         48|
    |grp_depthwise_conv2d_fix_1_fu_467_kernel2_q0     |   15|          3|   16|         48|
    |grp_depthwise_conv2d_fix_1_fu_467_kernel_q0      |   15|          3|   16|         48|
    |grp_depthwise_conv2d_fix_1_fu_467_output_height  |   15|          3|    5|         15|
    |grp_depthwise_conv2d_fix_1_fu_467_output_width   |   15|          3|    5|         15|
    |grp_depthwise_conv2d_fix_2_fu_440_input_height   |   15|          3|    7|         21|
    |grp_depthwise_conv2d_fix_2_fu_440_input_width    |   15|          3|    6|         18|
    |grp_depthwise_conv2d_fix_2_fu_440_kernel1_q0     |   15|          3|   16|         48|
    |grp_depthwise_conv2d_fix_2_fu_440_kernel2_q0     |   15|          3|   16|         48|
    |grp_depthwise_conv2d_fix_2_fu_440_kernel_q0      |   15|          3|   16|         48|
    |grp_depthwise_conv2d_fix_2_fu_440_output_height  |   15|          3|    6|         18|
    |grp_depthwise_conv2d_fix_2_fu_440_output_width   |   15|          3|    6|         18|
    |grp_max_pooling2d_fix16_fu_539_input_height      |   15|          3|    7|         21|
    |grp_max_pooling2d_fix16_fu_539_input_width       |   15|          3|    6|         18|
    |grp_max_pooling2d_fix16_fu_539_output_depth      |   15|          3|    6|         18|
    |grp_max_pooling2d_fix16_fu_539_output_height     |   15|          3|    5|         15|
    |grp_max_pooling2d_fix16_fu_539_output_width      |   15|          3|    5|         15|
    |grp_padding2d_fix16_fu_494_input_depth           |   21|          4|    7|         28|
    |grp_padding2d_fix16_fu_494_input_height          |   21|          4|    6|         24|
    |grp_padding2d_fix16_fu_494_input_width           |   21|          4|    6|         24|
    |grp_up_sampling2d_fix16_fu_518_input_height      |   15|          3|    5|         15|
    |grp_up_sampling2d_fix16_fu_518_input_width       |   15|          3|    5|         15|
    |grp_up_sampling2d_fix16_fu_518_output_depth      |   15|          3|    6|         18|
    |grp_up_sampling2d_fix16_fu_518_output_height     |   15|          3|    6|         18|
    |grp_up_sampling2d_fix16_fu_518_output_width      |   15|          3|    6|         18|
    |i_0_reg_407                                      |    9|          2|   32|         64|
    |i_1_reg_418                                      |    9|          2|   10|         20|
    |i_2_reg_429                                      |    9|          2|   10|         20|
    |input_data_TDATA_blk_n                           |    9|          2|    1|          2|
    |input_data_data_V_0_data_out                     |    9|          2|   16|         32|
    |input_data_data_V_0_state                        |   15|          3|    2|          6|
    |input_data_dest_V_0_data_out                     |    9|          2|    1|          2|
    |input_data_dest_V_0_state                        |   15|          3|    2|          6|
    |input_data_id_V_0_data_out                       |    9|          2|    1|          2|
    |input_data_id_V_0_state                          |   15|          3|    2|          6|
    |input_data_keep_V_0_data_out                     |    9|          2|    2|          4|
    |input_data_keep_V_0_state                        |   15|          3|    2|          6|
    |input_data_last_V_0_data_out                     |    9|          2|    1|          2|
    |input_data_last_V_0_state                        |   15|          3|    2|          6|
    |input_data_strb_V_0_data_out                     |    9|          2|    2|          4|
    |input_data_strb_V_0_state                        |   15|          3|    2|          6|
    |input_data_user_V_0_data_out                     |    9|          2|    1|          2|
    |input_data_user_V_0_state                        |   15|          3|    2|          6|
    |output_data_TDATA_blk_n                          |    9|          2|    1|          2|
    |output_data_data_V_1_data_out                    |    9|          2|   16|         32|
    |output_data_data_V_1_state                       |   15|          3|    2|          6|
    |output_data_dest_V_1_data_out                    |    9|          2|    1|          2|
    |output_data_dest_V_1_state                       |   15|          3|    2|          6|
    |output_data_id_V_1_data_out                      |    9|          2|    1|          2|
    |output_data_id_V_1_state                         |   15|          3|    2|          6|
    |output_data_keep_V_1_data_out                    |    9|          2|    2|          4|
    |output_data_keep_V_1_state                       |   15|          3|    2|          6|
    |output_data_last_V_1_data_out                    |    9|          2|    1|          2|
    |output_data_last_V_1_state                       |   15|          3|    2|          6|
    |output_data_strb_V_1_data_out                    |    9|          2|    2|          4|
    |output_data_strb_V_1_state                       |   15|          3|    2|          6|
    |output_data_user_V_1_data_out                    |    9|          2|    1|          2|
    |output_data_user_V_1_state                       |   15|          3|    2|          6|
    |sig_buffer_dest_V_address0                       |   15|          3|   10|         30|
    |sig_buffer_id_V_address0                         |   15|          3|   10|         30|
    |sig_buffer_keep_V_address0                       |   15|          3|   10|         30|
    |sig_buffer_last_V_address0                       |   15|          3|   10|         30|
    |sig_buffer_strb_V_address0                       |   15|          3|   10|         30|
    |sig_buffer_user_V_address0                       |   15|          3|   10|         30|
    +-------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                            | 1672|        351|  515|       1940|
    +-------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |MemBank_B_load_reg_717                          |  16|   0|   16|          0|
    |ap_CS_fsm                                       |  45|   0|   45|          0|
    |ap_enable_reg_pp1_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                         |   1|   0|    1|          0|
    |grp_depthwise_conv2d_fix_1_fu_467_ap_start_reg  |   1|   0|    1|          0|
    |grp_depthwise_conv2d_fix_2_fu_440_ap_start_reg  |   1|   0|    1|          0|
    |grp_depthwise_conv2d_fix_fu_512_ap_start_reg    |   1|   0|    1|          0|
    |grp_max_pooling2d_fix16_fu_539_ap_start_reg     |   1|   0|    1|          0|
    |grp_padding2d_fix16_fu_494_ap_start_reg         |   1|   0|    1|          0|
    |grp_pointwise_conv2d_fix_1_fu_560_ap_start_reg  |   1|   0|    1|          0|
    |grp_pointwise_conv2d_fix_2_fu_576_ap_start_reg  |   1|   0|    1|          0|
    |grp_pointwise_conv2d_fix_3_fu_568_ap_start_reg  |   1|   0|    1|          0|
    |grp_pointwise_conv2d_fix_4_fu_592_ap_start_reg  |   1|   0|    1|          0|
    |grp_pointwise_conv2d_fix_fu_584_ap_start_reg    |   1|   0|    1|          0|
    |grp_up_sampling2d_fix16_fu_518_ap_start_reg     |   1|   0|    1|          0|
    |i_0_reg_407                                     |  32|   0|   32|          0|
    |i_1_reg_418                                     |  10|   0|   10|          0|
    |i_2_reg_429                                     |  10|   0|   10|          0|
    |icmp_ln176_reg_698                              |   1|   0|    1|          0|
    |icmp_ln176_reg_698_pp1_iter1_reg                |   1|   0|    1|          0|
    |icmp_ln200_reg_722                              |   1|   0|    1|          0|
    |icmp_ln200_reg_722_pp2_iter1_reg                |   1|   0|    1|          0|
    |input_data_data_V_0_payload_A                   |  16|   0|   16|          0|
    |input_data_data_V_0_payload_B                   |  16|   0|   16|          0|
    |input_data_data_V_0_sel_rd                      |   1|   0|    1|          0|
    |input_data_data_V_0_sel_wr                      |   1|   0|    1|          0|
    |input_data_data_V_0_state                       |   2|   0|    2|          0|
    |input_data_dest_V_0_payload_A                   |   1|   0|    1|          0|
    |input_data_dest_V_0_payload_B                   |   1|   0|    1|          0|
    |input_data_dest_V_0_sel_rd                      |   1|   0|    1|          0|
    |input_data_dest_V_0_sel_wr                      |   1|   0|    1|          0|
    |input_data_dest_V_0_state                       |   2|   0|    2|          0|
    |input_data_id_V_0_payload_A                     |   1|   0|    1|          0|
    |input_data_id_V_0_payload_B                     |   1|   0|    1|          0|
    |input_data_id_V_0_sel_rd                        |   1|   0|    1|          0|
    |input_data_id_V_0_sel_wr                        |   1|   0|    1|          0|
    |input_data_id_V_0_state                         |   2|   0|    2|          0|
    |input_data_keep_V_0_payload_A                   |   2|   0|    2|          0|
    |input_data_keep_V_0_payload_B                   |   2|   0|    2|          0|
    |input_data_keep_V_0_sel_rd                      |   1|   0|    1|          0|
    |input_data_keep_V_0_sel_wr                      |   1|   0|    1|          0|
    |input_data_keep_V_0_state                       |   2|   0|    2|          0|
    |input_data_last_V_0_payload_A                   |   1|   0|    1|          0|
    |input_data_last_V_0_payload_B                   |   1|   0|    1|          0|
    |input_data_last_V_0_sel_rd                      |   1|   0|    1|          0|
    |input_data_last_V_0_sel_wr                      |   1|   0|    1|          0|
    |input_data_last_V_0_state                       |   2|   0|    2|          0|
    |input_data_strb_V_0_payload_A                   |   2|   0|    2|          0|
    |input_data_strb_V_0_payload_B                   |   2|   0|    2|          0|
    |input_data_strb_V_0_sel_rd                      |   1|   0|    1|          0|
    |input_data_strb_V_0_sel_wr                      |   1|   0|    1|          0|
    |input_data_strb_V_0_state                       |   2|   0|    2|          0|
    |input_data_user_V_0_payload_A                   |   1|   0|    1|          0|
    |input_data_user_V_0_payload_B                   |   1|   0|    1|          0|
    |input_data_user_V_0_sel_rd                      |   1|   0|    1|          0|
    |input_data_user_V_0_sel_wr                      |   1|   0|    1|          0|
    |input_data_user_V_0_state                       |   2|   0|    2|          0|
    |output_data_data_V_1_payload_A                  |  16|   0|   16|          0|
    |output_data_data_V_1_payload_B                  |  16|   0|   16|          0|
    |output_data_data_V_1_sel_rd                     |   1|   0|    1|          0|
    |output_data_data_V_1_sel_wr                     |   1|   0|    1|          0|
    |output_data_data_V_1_state                      |   2|   0|    2|          0|
    |output_data_dest_V_1_payload_A                  |   1|   0|    1|          0|
    |output_data_dest_V_1_payload_B                  |   1|   0|    1|          0|
    |output_data_dest_V_1_sel_rd                     |   1|   0|    1|          0|
    |output_data_dest_V_1_sel_wr                     |   1|   0|    1|          0|
    |output_data_dest_V_1_state                      |   2|   0|    2|          0|
    |output_data_id_V_1_payload_A                    |   1|   0|    1|          0|
    |output_data_id_V_1_payload_B                    |   1|   0|    1|          0|
    |output_data_id_V_1_sel_rd                       |   1|   0|    1|          0|
    |output_data_id_V_1_sel_wr                       |   1|   0|    1|          0|
    |output_data_id_V_1_state                        |   2|   0|    2|          0|
    |output_data_keep_V_1_payload_A                  |   2|   0|    2|          0|
    |output_data_keep_V_1_payload_B                  |   2|   0|    2|          0|
    |output_data_keep_V_1_sel_rd                     |   1|   0|    1|          0|
    |output_data_keep_V_1_sel_wr                     |   1|   0|    1|          0|
    |output_data_keep_V_1_state                      |   2|   0|    2|          0|
    |output_data_last_V_1_payload_A                  |   1|   0|    1|          0|
    |output_data_last_V_1_payload_B                  |   1|   0|    1|          0|
    |output_data_last_V_1_sel_rd                     |   1|   0|    1|          0|
    |output_data_last_V_1_sel_wr                     |   1|   0|    1|          0|
    |output_data_last_V_1_state                      |   2|   0|    2|          0|
    |output_data_strb_V_1_payload_A                  |   2|   0|    2|          0|
    |output_data_strb_V_1_payload_B                  |   2|   0|    2|          0|
    |output_data_strb_V_1_sel_rd                     |   1|   0|    1|          0|
    |output_data_strb_V_1_sel_wr                     |   1|   0|    1|          0|
    |output_data_strb_V_1_state                      |   2|   0|    2|          0|
    |output_data_user_V_1_payload_A                  |   1|   0|    1|          0|
    |output_data_user_V_1_payload_B                  |   1|   0|    1|          0|
    |output_data_user_V_1_sel_rd                     |   1|   0|    1|          0|
    |output_data_user_V_1_sel_wr                     |   1|   0|    1|          0|
    |output_data_user_V_1_state                      |   2|   0|    2|          0|
    |zext_ln179_reg_707                              |  10|   0|   64|         54|
    |zext_ln179_reg_707_pp1_iter1_reg                |  10|   0|   64|         54|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           | 306|   0|  414|        108|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------------------+-----+-----+------------+--------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_AWADDR   |  in |    5|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_ARADDR   |  in |    5|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |      AXILiteS      | return value |
|ap_clk                  |  in |    1| ap_ctrl_hs |       network      | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |       network      | return value |
|interrupt               | out |    1| ap_ctrl_hs |       network      | return value |
|input_data_TDATA        |  in |   16|    axis    |  input_data_data_V |    pointer   |
|input_data_TVALID       |  in |    1|    axis    |  input_data_dest_V |    pointer   |
|input_data_TREADY       | out |    1|    axis    |  input_data_dest_V |    pointer   |
|input_data_TDEST        |  in |    1|    axis    |  input_data_dest_V |    pointer   |
|input_data_TKEEP        |  in |    2|    axis    |  input_data_keep_V |    pointer   |
|input_data_TSTRB        |  in |    2|    axis    |  input_data_strb_V |    pointer   |
|input_data_TUSER        |  in |    1|    axis    |  input_data_user_V |    pointer   |
|input_data_TLAST        |  in |    1|    axis    |  input_data_last_V |    pointer   |
|input_data_TID          |  in |    1|    axis    |   input_data_id_V  |    pointer   |
|output_data_TDATA       | out |   16|    axis    | output_data_data_V |    pointer   |
|output_data_TREADY      |  in |    1|    axis    | output_data_data_V |    pointer   |
|output_data_TVALID      | out |    1|    axis    | output_data_dest_V |    pointer   |
|output_data_TDEST       | out |    1|    axis    | output_data_dest_V |    pointer   |
|output_data_TKEEP       | out |    2|    axis    | output_data_keep_V |    pointer   |
|output_data_TSTRB       | out |    2|    axis    | output_data_strb_V |    pointer   |
|output_data_TUSER       | out |    1|    axis    | output_data_user_V |    pointer   |
|output_data_TLAST       | out |    1|    axis    | output_data_last_V |    pointer   |
|output_data_TID         | out |    1|    axis    |  output_data_id_V  |    pointer   |
+------------------------+-----+-----+------------+--------------------+--------------+

