INFO: [VRFC 10-163] Analyzing VHDL file "D:/DLD_Labs/Basic_Labs/project/ECG_Filter/ECG_Filter.srcs/sources_1/new/Clock_Divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Clock_Divider'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DLD_Labs/Basic_Labs/project/ECG_Filter/ECG_Filter.srcs/sim_1/new/tb_Clock_Divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Clock_Divider'
