-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
-- Date        : Tue Feb 10 15:33:29 2026
-- Host        : ARSHAD running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ mobilenet_bd_depthwise_conv_0_0_sim_netlist.vhdl
-- Design      : mobilenet_bd_depthwise_conv_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_control_r_s_axi is
  port (
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    weights : out STD_LOGIC_VECTOR ( 63 downto 0 );
    output_r : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_control_r_BVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_control_r_RVALID : out STD_LOGIC;
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    input_r : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_control_r_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_r_WVALID : in STD_LOGIC;
    s_axi_control_r_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_control_r_AWADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_r_ARVALID : in STD_LOGIC;
    s_axi_control_r_BREADY : in STD_LOGIC;
    s_axi_control_r_AWVALID : in STD_LOGIC;
    s_axi_control_r_RREADY : in STD_LOGIC;
    s_axi_control_r_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_r_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_control_r_s_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_control_r_s_axi is
  signal \FSM_onehot_rstate[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal \^input_r\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \int_input_r[31]_i_1_n_0\ : STD_LOGIC;
  signal int_input_r_reg0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_input_r_reg06_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_output_r[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_output_r[63]_i_1_n_0\ : STD_LOGIC;
  signal int_output_r_reg0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_output_r_reg01_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_weights[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_weights[63]_i_1_n_0\ : STD_LOGIC;
  signal int_weights_reg0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_weights_reg03_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^output_r\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \rdata[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_3_n_0\ : STD_LOGIC;
  signal \^s_axi_control_r_bvalid\ : STD_LOGIC;
  signal \^s_axi_control_r_rvalid\ : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[5]\ : STD_LOGIC;
  signal \^weights\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1__0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1__0\ : label is "soft_lutpair0";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of \int_input_r[0]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \int_input_r[10]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_input_r[11]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_input_r[12]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_input_r[13]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_input_r[14]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \int_input_r[15]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \int_input_r[16]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \int_input_r[17]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \int_input_r[18]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \int_input_r[19]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \int_input_r[1]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \int_input_r[20]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \int_input_r[21]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \int_input_r[22]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \int_input_r[23]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \int_input_r[24]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \int_input_r[25]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \int_input_r[26]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \int_input_r[27]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \int_input_r[28]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \int_input_r[29]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \int_input_r[2]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_input_r[30]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \int_input_r[31]_i_2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \int_input_r[32]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \int_input_r[33]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \int_input_r[34]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_input_r[35]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_input_r[36]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_input_r[37]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_input_r[38]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_input_r[39]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_input_r[3]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_input_r[40]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_input_r[41]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_input_r[42]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_input_r[43]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_input_r[44]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_input_r[45]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_input_r[46]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \int_input_r[47]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \int_input_r[48]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \int_input_r[49]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \int_input_r[4]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_input_r[50]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \int_input_r[51]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \int_input_r[52]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \int_input_r[53]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \int_input_r[54]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \int_input_r[55]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \int_input_r[56]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \int_input_r[57]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \int_input_r[58]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \int_input_r[59]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \int_input_r[5]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_input_r[60]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \int_input_r[61]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \int_input_r[62]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \int_input_r[63]_i_2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \int_input_r[6]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_input_r[7]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_input_r[8]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_input_r[9]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_output_r[0]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \int_output_r[10]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_output_r[11]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_output_r[12]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_output_r[13]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_output_r[14]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \int_output_r[15]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \int_output_r[16]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \int_output_r[17]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \int_output_r[18]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \int_output_r[19]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \int_output_r[1]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \int_output_r[20]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \int_output_r[21]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \int_output_r[22]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \int_output_r[23]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \int_output_r[24]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \int_output_r[25]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \int_output_r[26]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \int_output_r[27]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \int_output_r[28]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \int_output_r[29]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \int_output_r[2]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \int_output_r[30]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_output_r[31]_i_2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_output_r[32]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \int_output_r[33]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \int_output_r[34]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \int_output_r[35]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \int_output_r[36]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_output_r[37]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_output_r[38]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_output_r[39]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_output_r[3]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \int_output_r[40]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_output_r[41]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_output_r[42]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_output_r[43]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_output_r[44]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_output_r[45]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_output_r[46]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \int_output_r[47]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \int_output_r[48]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_output_r[49]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_output_r[4]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_output_r[50]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_output_r[51]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_output_r[52]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \int_output_r[53]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \int_output_r[54]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \int_output_r[55]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \int_output_r[56]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \int_output_r[57]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \int_output_r[58]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \int_output_r[59]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \int_output_r[5]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_output_r[60]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \int_output_r[61]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \int_output_r[62]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \int_output_r[63]_i_2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \int_output_r[6]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_output_r[7]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_output_r[8]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_output_r[9]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_weights[0]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \int_weights[10]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_weights[11]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_weights[12]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_weights[13]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_weights[14]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_weights[15]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_weights[16]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \int_weights[17]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \int_weights[18]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \int_weights[19]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \int_weights[1]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \int_weights[20]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \int_weights[21]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \int_weights[22]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \int_weights[23]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \int_weights[24]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \int_weights[25]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \int_weights[26]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \int_weights[27]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \int_weights[28]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \int_weights[29]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \int_weights[2]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_weights[30]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_weights[31]_i_2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_weights[32]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \int_weights[33]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \int_weights[34]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \int_weights[35]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \int_weights[36]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_weights[37]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_weights[38]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_weights[39]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_weights[3]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_weights[40]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_weights[41]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_weights[42]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_weights[43]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_weights[44]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \int_weights[45]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \int_weights[46]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_weights[47]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_weights[48]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \int_weights[49]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \int_weights[4]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_weights[50]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \int_weights[51]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \int_weights[52]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_weights[53]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_weights[54]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \int_weights[55]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \int_weights[56]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \int_weights[57]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \int_weights[58]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \int_weights[59]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \int_weights[5]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_weights[60]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \int_weights[61]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \int_weights[62]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \int_weights[63]_i_2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \int_weights[6]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_weights[7]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_weights[8]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_weights[9]_i_1\ : label is "soft_lutpair28";
begin
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  input_r(63 downto 0) <= \^input_r\(63 downto 0);
  output_r(63 downto 0) <= \^output_r\(63 downto 0);
  s_axi_control_r_BVALID <= \^s_axi_control_r_bvalid\;
  s_axi_control_r_RVALID <= \^s_axi_control_r_rvalid\;
  weights(63 downto 0) <= \^weights\(63 downto 0);
\FSM_onehot_rstate[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F747"
    )
        port map (
      I0 => s_axi_control_r_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => \^s_axi_control_r_rvalid\,
      I3 => s_axi_control_r_RREADY,
      O => \FSM_onehot_rstate[1]_i_1__0_n_0\
    );
\FSM_onehot_rstate[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_control_r_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => s_axi_control_r_RREADY,
      I3 => \^s_axi_control_r_rvalid\,
      O => \FSM_onehot_rstate[2]_i_1__0_n_0\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1__0_n_0\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1__0_n_0\,
      Q => \^s_axi_control_r_rvalid\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888BFF8B"
    )
        port map (
      I0 => s_axi_control_r_BREADY,
      I1 => \^s_axi_control_r_bvalid\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => \^fsm_onehot_wstate_reg[1]_0\,
      I4 => s_axi_control_r_AWVALID,
      O => \FSM_onehot_wstate[1]_i_1__0_n_0\
    );
\FSM_onehot_wstate[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_control_r_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_control_r_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1__0_n_0\
    );
\FSM_onehot_wstate[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_control_r_WVALID,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_control_r_BREADY,
      I3 => \^s_axi_control_r_bvalid\,
      O => \FSM_onehot_wstate[3]_i_1__0_n_0\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_1__0_n_0\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1__0_n_0\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1__0_n_0\,
      Q => \^s_axi_control_r_bvalid\,
      R => ap_rst_n_inv
    );
\int_input_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(0),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^input_r\(0),
      O => int_input_r_reg06_out(0)
    );
\int_input_r[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(10),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^input_r\(10),
      O => int_input_r_reg06_out(10)
    );
\int_input_r[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(11),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^input_r\(11),
      O => int_input_r_reg06_out(11)
    );
\int_input_r[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(12),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^input_r\(12),
      O => int_input_r_reg06_out(12)
    );
\int_input_r[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(13),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^input_r\(13),
      O => int_input_r_reg06_out(13)
    );
\int_input_r[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(14),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^input_r\(14),
      O => int_input_r_reg06_out(14)
    );
\int_input_r[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(15),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^input_r\(15),
      O => int_input_r_reg06_out(15)
    );
\int_input_r[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(16),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^input_r\(16),
      O => int_input_r_reg06_out(16)
    );
\int_input_r[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(17),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^input_r\(17),
      O => int_input_r_reg06_out(17)
    );
\int_input_r[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(18),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^input_r\(18),
      O => int_input_r_reg06_out(18)
    );
\int_input_r[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(19),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^input_r\(19),
      O => int_input_r_reg06_out(19)
    );
\int_input_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(1),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^input_r\(1),
      O => int_input_r_reg06_out(1)
    );
\int_input_r[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(20),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^input_r\(20),
      O => int_input_r_reg06_out(20)
    );
\int_input_r[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(21),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^input_r\(21),
      O => int_input_r_reg06_out(21)
    );
\int_input_r[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(22),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^input_r\(22),
      O => int_input_r_reg06_out(22)
    );
\int_input_r[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(23),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^input_r\(23),
      O => int_input_r_reg06_out(23)
    );
\int_input_r[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(24),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^input_r\(24),
      O => int_input_r_reg06_out(24)
    );
\int_input_r[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(25),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^input_r\(25),
      O => int_input_r_reg06_out(25)
    );
\int_input_r[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(26),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^input_r\(26),
      O => int_input_r_reg06_out(26)
    );
\int_input_r[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(27),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^input_r\(27),
      O => int_input_r_reg06_out(27)
    );
\int_input_r[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(28),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^input_r\(28),
      O => int_input_r_reg06_out(28)
    );
\int_input_r[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(29),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^input_r\(29),
      O => int_input_r_reg06_out(29)
    );
\int_input_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(2),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^input_r\(2),
      O => int_input_r_reg06_out(2)
    );
\int_input_r[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(30),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^input_r\(30),
      O => int_input_r_reg06_out(30)
    );
\int_input_r[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[5]\,
      I2 => s_axi_control_r_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      I4 => \waddr_reg_n_0_[4]\,
      I5 => \waddr_reg_n_0_[2]\,
      O => \int_input_r[31]_i_1_n_0\
    );
\int_input_r[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(31),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^input_r\(31),
      O => int_input_r_reg06_out(31)
    );
\int_input_r[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(0),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^input_r\(32),
      O => int_input_r_reg0(0)
    );
\int_input_r[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(1),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^input_r\(33),
      O => int_input_r_reg0(1)
    );
\int_input_r[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(2),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^input_r\(34),
      O => int_input_r_reg0(2)
    );
\int_input_r[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(3),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^input_r\(35),
      O => int_input_r_reg0(3)
    );
\int_input_r[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(4),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^input_r\(36),
      O => int_input_r_reg0(4)
    );
\int_input_r[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(5),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^input_r\(37),
      O => int_input_r_reg0(5)
    );
\int_input_r[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(6),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^input_r\(38),
      O => int_input_r_reg0(6)
    );
\int_input_r[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(7),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^input_r\(39),
      O => int_input_r_reg0(7)
    );
\int_input_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(3),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^input_r\(3),
      O => int_input_r_reg06_out(3)
    );
\int_input_r[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(8),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^input_r\(40),
      O => int_input_r_reg0(8)
    );
\int_input_r[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(9),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^input_r\(41),
      O => int_input_r_reg0(9)
    );
\int_input_r[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(10),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^input_r\(42),
      O => int_input_r_reg0(10)
    );
\int_input_r[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(11),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^input_r\(43),
      O => int_input_r_reg0(11)
    );
\int_input_r[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(12),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^input_r\(44),
      O => int_input_r_reg0(12)
    );
\int_input_r[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(13),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^input_r\(45),
      O => int_input_r_reg0(13)
    );
\int_input_r[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(14),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^input_r\(46),
      O => int_input_r_reg0(14)
    );
\int_input_r[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(15),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^input_r\(47),
      O => int_input_r_reg0(15)
    );
\int_input_r[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(16),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^input_r\(48),
      O => int_input_r_reg0(16)
    );
\int_input_r[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(17),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^input_r\(49),
      O => int_input_r_reg0(17)
    );
\int_input_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(4),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^input_r\(4),
      O => int_input_r_reg06_out(4)
    );
\int_input_r[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(18),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^input_r\(50),
      O => int_input_r_reg0(18)
    );
\int_input_r[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(19),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^input_r\(51),
      O => int_input_r_reg0(19)
    );
\int_input_r[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(20),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^input_r\(52),
      O => int_input_r_reg0(20)
    );
\int_input_r[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(21),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^input_r\(53),
      O => int_input_r_reg0(21)
    );
\int_input_r[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(22),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^input_r\(54),
      O => int_input_r_reg0(22)
    );
\int_input_r[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(23),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^input_r\(55),
      O => int_input_r_reg0(23)
    );
\int_input_r[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(24),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^input_r\(56),
      O => int_input_r_reg0(24)
    );
\int_input_r[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(25),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^input_r\(57),
      O => int_input_r_reg0(25)
    );
\int_input_r[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(26),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^input_r\(58),
      O => int_input_r_reg0(26)
    );
\int_input_r[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(27),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^input_r\(59),
      O => int_input_r_reg0(27)
    );
\int_input_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(5),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^input_r\(5),
      O => int_input_r_reg06_out(5)
    );
\int_input_r[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(28),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^input_r\(60),
      O => int_input_r_reg0(28)
    );
\int_input_r[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(29),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^input_r\(61),
      O => int_input_r_reg0(29)
    );
\int_input_r[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(30),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^input_r\(62),
      O => int_input_r_reg0(30)
    );
\int_input_r[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \waddr_reg_n_0_[5]\,
      I3 => s_axi_control_r_WVALID,
      I4 => \^fsm_onehot_wstate_reg[2]_0\,
      I5 => \waddr_reg_n_0_[4]\,
      O => p_0_in
    );
\int_input_r[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(31),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^input_r\(63),
      O => int_input_r_reg0(31)
    );
\int_input_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(6),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^input_r\(6),
      O => int_input_r_reg06_out(6)
    );
\int_input_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(7),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^input_r\(7),
      O => int_input_r_reg06_out(7)
    );
\int_input_r[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(8),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^input_r\(8),
      O => int_input_r_reg06_out(8)
    );
\int_input_r[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(9),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^input_r\(9),
      O => int_input_r_reg06_out(9)
    );
\int_input_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => int_input_r_reg06_out(0),
      Q => \^input_r\(0),
      R => ap_rst_n_inv
    );
\int_input_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => int_input_r_reg06_out(10),
      Q => \^input_r\(10),
      R => ap_rst_n_inv
    );
\int_input_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => int_input_r_reg06_out(11),
      Q => \^input_r\(11),
      R => ap_rst_n_inv
    );
\int_input_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => int_input_r_reg06_out(12),
      Q => \^input_r\(12),
      R => ap_rst_n_inv
    );
\int_input_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => int_input_r_reg06_out(13),
      Q => \^input_r\(13),
      R => ap_rst_n_inv
    );
\int_input_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => int_input_r_reg06_out(14),
      Q => \^input_r\(14),
      R => ap_rst_n_inv
    );
\int_input_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => int_input_r_reg06_out(15),
      Q => \^input_r\(15),
      R => ap_rst_n_inv
    );
\int_input_r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => int_input_r_reg06_out(16),
      Q => \^input_r\(16),
      R => ap_rst_n_inv
    );
\int_input_r_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => int_input_r_reg06_out(17),
      Q => \^input_r\(17),
      R => ap_rst_n_inv
    );
\int_input_r_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => int_input_r_reg06_out(18),
      Q => \^input_r\(18),
      R => ap_rst_n_inv
    );
\int_input_r_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => int_input_r_reg06_out(19),
      Q => \^input_r\(19),
      R => ap_rst_n_inv
    );
\int_input_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => int_input_r_reg06_out(1),
      Q => \^input_r\(1),
      R => ap_rst_n_inv
    );
\int_input_r_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => int_input_r_reg06_out(20),
      Q => \^input_r\(20),
      R => ap_rst_n_inv
    );
\int_input_r_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => int_input_r_reg06_out(21),
      Q => \^input_r\(21),
      R => ap_rst_n_inv
    );
\int_input_r_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => int_input_r_reg06_out(22),
      Q => \^input_r\(22),
      R => ap_rst_n_inv
    );
\int_input_r_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => int_input_r_reg06_out(23),
      Q => \^input_r\(23),
      R => ap_rst_n_inv
    );
\int_input_r_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => int_input_r_reg06_out(24),
      Q => \^input_r\(24),
      R => ap_rst_n_inv
    );
\int_input_r_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => int_input_r_reg06_out(25),
      Q => \^input_r\(25),
      R => ap_rst_n_inv
    );
\int_input_r_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => int_input_r_reg06_out(26),
      Q => \^input_r\(26),
      R => ap_rst_n_inv
    );
\int_input_r_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => int_input_r_reg06_out(27),
      Q => \^input_r\(27),
      R => ap_rst_n_inv
    );
\int_input_r_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => int_input_r_reg06_out(28),
      Q => \^input_r\(28),
      R => ap_rst_n_inv
    );
\int_input_r_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => int_input_r_reg06_out(29),
      Q => \^input_r\(29),
      R => ap_rst_n_inv
    );
\int_input_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => int_input_r_reg06_out(2),
      Q => \^input_r\(2),
      R => ap_rst_n_inv
    );
\int_input_r_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => int_input_r_reg06_out(30),
      Q => \^input_r\(30),
      R => ap_rst_n_inv
    );
\int_input_r_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => int_input_r_reg06_out(31),
      Q => \^input_r\(31),
      R => ap_rst_n_inv
    );
\int_input_r_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_input_r_reg0(0),
      Q => \^input_r\(32),
      R => ap_rst_n_inv
    );
\int_input_r_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_input_r_reg0(1),
      Q => \^input_r\(33),
      R => ap_rst_n_inv
    );
\int_input_r_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_input_r_reg0(2),
      Q => \^input_r\(34),
      R => ap_rst_n_inv
    );
\int_input_r_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_input_r_reg0(3),
      Q => \^input_r\(35),
      R => ap_rst_n_inv
    );
\int_input_r_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_input_r_reg0(4),
      Q => \^input_r\(36),
      R => ap_rst_n_inv
    );
\int_input_r_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_input_r_reg0(5),
      Q => \^input_r\(37),
      R => ap_rst_n_inv
    );
\int_input_r_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_input_r_reg0(6),
      Q => \^input_r\(38),
      R => ap_rst_n_inv
    );
\int_input_r_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_input_r_reg0(7),
      Q => \^input_r\(39),
      R => ap_rst_n_inv
    );
\int_input_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => int_input_r_reg06_out(3),
      Q => \^input_r\(3),
      R => ap_rst_n_inv
    );
\int_input_r_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_input_r_reg0(8),
      Q => \^input_r\(40),
      R => ap_rst_n_inv
    );
\int_input_r_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_input_r_reg0(9),
      Q => \^input_r\(41),
      R => ap_rst_n_inv
    );
\int_input_r_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_input_r_reg0(10),
      Q => \^input_r\(42),
      R => ap_rst_n_inv
    );
\int_input_r_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_input_r_reg0(11),
      Q => \^input_r\(43),
      R => ap_rst_n_inv
    );
\int_input_r_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_input_r_reg0(12),
      Q => \^input_r\(44),
      R => ap_rst_n_inv
    );
\int_input_r_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_input_r_reg0(13),
      Q => \^input_r\(45),
      R => ap_rst_n_inv
    );
\int_input_r_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_input_r_reg0(14),
      Q => \^input_r\(46),
      R => ap_rst_n_inv
    );
\int_input_r_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_input_r_reg0(15),
      Q => \^input_r\(47),
      R => ap_rst_n_inv
    );
\int_input_r_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_input_r_reg0(16),
      Q => \^input_r\(48),
      R => ap_rst_n_inv
    );
\int_input_r_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_input_r_reg0(17),
      Q => \^input_r\(49),
      R => ap_rst_n_inv
    );
\int_input_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => int_input_r_reg06_out(4),
      Q => \^input_r\(4),
      R => ap_rst_n_inv
    );
\int_input_r_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_input_r_reg0(18),
      Q => \^input_r\(50),
      R => ap_rst_n_inv
    );
\int_input_r_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_input_r_reg0(19),
      Q => \^input_r\(51),
      R => ap_rst_n_inv
    );
\int_input_r_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_input_r_reg0(20),
      Q => \^input_r\(52),
      R => ap_rst_n_inv
    );
\int_input_r_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_input_r_reg0(21),
      Q => \^input_r\(53),
      R => ap_rst_n_inv
    );
\int_input_r_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_input_r_reg0(22),
      Q => \^input_r\(54),
      R => ap_rst_n_inv
    );
\int_input_r_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_input_r_reg0(23),
      Q => \^input_r\(55),
      R => ap_rst_n_inv
    );
\int_input_r_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_input_r_reg0(24),
      Q => \^input_r\(56),
      R => ap_rst_n_inv
    );
\int_input_r_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_input_r_reg0(25),
      Q => \^input_r\(57),
      R => ap_rst_n_inv
    );
\int_input_r_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_input_r_reg0(26),
      Q => \^input_r\(58),
      R => ap_rst_n_inv
    );
\int_input_r_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_input_r_reg0(27),
      Q => \^input_r\(59),
      R => ap_rst_n_inv
    );
\int_input_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => int_input_r_reg06_out(5),
      Q => \^input_r\(5),
      R => ap_rst_n_inv
    );
\int_input_r_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_input_r_reg0(28),
      Q => \^input_r\(60),
      R => ap_rst_n_inv
    );
\int_input_r_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_input_r_reg0(29),
      Q => \^input_r\(61),
      R => ap_rst_n_inv
    );
\int_input_r_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_input_r_reg0(30),
      Q => \^input_r\(62),
      R => ap_rst_n_inv
    );
\int_input_r_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_input_r_reg0(31),
      Q => \^input_r\(63),
      R => ap_rst_n_inv
    );
\int_input_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => int_input_r_reg06_out(6),
      Q => \^input_r\(6),
      R => ap_rst_n_inv
    );
\int_input_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => int_input_r_reg06_out(7),
      Q => \^input_r\(7),
      R => ap_rst_n_inv
    );
\int_input_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => int_input_r_reg06_out(8),
      Q => \^input_r\(8),
      R => ap_rst_n_inv
    );
\int_input_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => int_input_r_reg06_out(9),
      Q => \^input_r\(9),
      R => ap_rst_n_inv
    );
\int_output_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(0),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^output_r\(0),
      O => int_output_r_reg01_out(0)
    );
\int_output_r[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(10),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^output_r\(10),
      O => int_output_r_reg01_out(10)
    );
\int_output_r[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(11),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^output_r\(11),
      O => int_output_r_reg01_out(11)
    );
\int_output_r[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(12),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^output_r\(12),
      O => int_output_r_reg01_out(12)
    );
\int_output_r[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(13),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^output_r\(13),
      O => int_output_r_reg01_out(13)
    );
\int_output_r[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(14),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^output_r\(14),
      O => int_output_r_reg01_out(14)
    );
\int_output_r[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(15),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^output_r\(15),
      O => int_output_r_reg01_out(15)
    );
\int_output_r[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(16),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^output_r\(16),
      O => int_output_r_reg01_out(16)
    );
\int_output_r[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(17),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^output_r\(17),
      O => int_output_r_reg01_out(17)
    );
\int_output_r[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(18),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^output_r\(18),
      O => int_output_r_reg01_out(18)
    );
\int_output_r[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(19),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^output_r\(19),
      O => int_output_r_reg01_out(19)
    );
\int_output_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(1),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^output_r\(1),
      O => int_output_r_reg01_out(1)
    );
\int_output_r[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(20),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^output_r\(20),
      O => int_output_r_reg01_out(20)
    );
\int_output_r[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(21),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^output_r\(21),
      O => int_output_r_reg01_out(21)
    );
\int_output_r[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(22),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^output_r\(22),
      O => int_output_r_reg01_out(22)
    );
\int_output_r[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(23),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^output_r\(23),
      O => int_output_r_reg01_out(23)
    );
\int_output_r[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(24),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^output_r\(24),
      O => int_output_r_reg01_out(24)
    );
\int_output_r[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(25),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^output_r\(25),
      O => int_output_r_reg01_out(25)
    );
\int_output_r[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(26),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^output_r\(26),
      O => int_output_r_reg01_out(26)
    );
\int_output_r[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(27),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^output_r\(27),
      O => int_output_r_reg01_out(27)
    );
\int_output_r[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(28),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^output_r\(28),
      O => int_output_r_reg01_out(28)
    );
\int_output_r[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(29),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^output_r\(29),
      O => int_output_r_reg01_out(29)
    );
\int_output_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(2),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^output_r\(2),
      O => int_output_r_reg01_out(2)
    );
\int_output_r[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(30),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^output_r\(30),
      O => int_output_r_reg01_out(30)
    );
\int_output_r[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => s_axi_control_r_WVALID,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => \waddr_reg_n_0_[5]\,
      I4 => \waddr_reg_n_0_[3]\,
      I5 => \waddr_reg_n_0_[2]\,
      O => \int_output_r[31]_i_1_n_0\
    );
\int_output_r[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(31),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^output_r\(31),
      O => int_output_r_reg01_out(31)
    );
\int_output_r[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(0),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^output_r\(32),
      O => int_output_r_reg0(0)
    );
\int_output_r[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(1),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^output_r\(33),
      O => int_output_r_reg0(1)
    );
\int_output_r[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(2),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^output_r\(34),
      O => int_output_r_reg0(2)
    );
\int_output_r[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(3),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^output_r\(35),
      O => int_output_r_reg0(3)
    );
\int_output_r[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(4),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^output_r\(36),
      O => int_output_r_reg0(4)
    );
\int_output_r[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(5),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^output_r\(37),
      O => int_output_r_reg0(5)
    );
\int_output_r[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(6),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^output_r\(38),
      O => int_output_r_reg0(6)
    );
\int_output_r[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(7),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^output_r\(39),
      O => int_output_r_reg0(7)
    );
\int_output_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(3),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^output_r\(3),
      O => int_output_r_reg01_out(3)
    );
\int_output_r[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(8),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^output_r\(40),
      O => int_output_r_reg0(8)
    );
\int_output_r[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(9),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^output_r\(41),
      O => int_output_r_reg0(9)
    );
\int_output_r[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(10),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^output_r\(42),
      O => int_output_r_reg0(10)
    );
\int_output_r[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(11),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^output_r\(43),
      O => int_output_r_reg0(11)
    );
\int_output_r[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(12),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^output_r\(44),
      O => int_output_r_reg0(12)
    );
\int_output_r[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(13),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^output_r\(45),
      O => int_output_r_reg0(13)
    );
\int_output_r[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(14),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^output_r\(46),
      O => int_output_r_reg0(14)
    );
\int_output_r[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(15),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^output_r\(47),
      O => int_output_r_reg0(15)
    );
\int_output_r[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(16),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^output_r\(48),
      O => int_output_r_reg0(16)
    );
\int_output_r[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(17),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^output_r\(49),
      O => int_output_r_reg0(17)
    );
\int_output_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(4),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^output_r\(4),
      O => int_output_r_reg01_out(4)
    );
\int_output_r[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(18),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^output_r\(50),
      O => int_output_r_reg0(18)
    );
\int_output_r[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(19),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^output_r\(51),
      O => int_output_r_reg0(19)
    );
\int_output_r[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(20),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^output_r\(52),
      O => int_output_r_reg0(20)
    );
\int_output_r[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(21),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^output_r\(53),
      O => int_output_r_reg0(21)
    );
\int_output_r[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(22),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^output_r\(54),
      O => int_output_r_reg0(22)
    );
\int_output_r[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(23),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^output_r\(55),
      O => int_output_r_reg0(23)
    );
\int_output_r[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(24),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^output_r\(56),
      O => int_output_r_reg0(24)
    );
\int_output_r[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(25),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^output_r\(57),
      O => int_output_r_reg0(25)
    );
\int_output_r[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(26),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^output_r\(58),
      O => int_output_r_reg0(26)
    );
\int_output_r[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(27),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^output_r\(59),
      O => int_output_r_reg0(27)
    );
\int_output_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(5),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^output_r\(5),
      O => int_output_r_reg01_out(5)
    );
\int_output_r[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(28),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^output_r\(60),
      O => int_output_r_reg0(28)
    );
\int_output_r[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(29),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^output_r\(61),
      O => int_output_r_reg0(29)
    );
\int_output_r[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(30),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^output_r\(62),
      O => int_output_r_reg0(30)
    );
\int_output_r[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => s_axi_control_r_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      I4 => \waddr_reg_n_0_[5]\,
      I5 => \waddr_reg_n_0_[3]\,
      O => \int_output_r[63]_i_1_n_0\
    );
\int_output_r[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(31),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^output_r\(63),
      O => int_output_r_reg0(31)
    );
\int_output_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(6),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^output_r\(6),
      O => int_output_r_reg01_out(6)
    );
\int_output_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(7),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^output_r\(7),
      O => int_output_r_reg01_out(7)
    );
\int_output_r[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(8),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^output_r\(8),
      O => int_output_r_reg01_out(8)
    );
\int_output_r[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(9),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^output_r\(9),
      O => int_output_r_reg01_out(9)
    );
\int_output_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[31]_i_1_n_0\,
      D => int_output_r_reg01_out(0),
      Q => \^output_r\(0),
      R => ap_rst_n_inv
    );
\int_output_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[31]_i_1_n_0\,
      D => int_output_r_reg01_out(10),
      Q => \^output_r\(10),
      R => ap_rst_n_inv
    );
\int_output_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[31]_i_1_n_0\,
      D => int_output_r_reg01_out(11),
      Q => \^output_r\(11),
      R => ap_rst_n_inv
    );
\int_output_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[31]_i_1_n_0\,
      D => int_output_r_reg01_out(12),
      Q => \^output_r\(12),
      R => ap_rst_n_inv
    );
\int_output_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[31]_i_1_n_0\,
      D => int_output_r_reg01_out(13),
      Q => \^output_r\(13),
      R => ap_rst_n_inv
    );
\int_output_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[31]_i_1_n_0\,
      D => int_output_r_reg01_out(14),
      Q => \^output_r\(14),
      R => ap_rst_n_inv
    );
\int_output_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[31]_i_1_n_0\,
      D => int_output_r_reg01_out(15),
      Q => \^output_r\(15),
      R => ap_rst_n_inv
    );
\int_output_r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[31]_i_1_n_0\,
      D => int_output_r_reg01_out(16),
      Q => \^output_r\(16),
      R => ap_rst_n_inv
    );
\int_output_r_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[31]_i_1_n_0\,
      D => int_output_r_reg01_out(17),
      Q => \^output_r\(17),
      R => ap_rst_n_inv
    );
\int_output_r_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[31]_i_1_n_0\,
      D => int_output_r_reg01_out(18),
      Q => \^output_r\(18),
      R => ap_rst_n_inv
    );
\int_output_r_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[31]_i_1_n_0\,
      D => int_output_r_reg01_out(19),
      Q => \^output_r\(19),
      R => ap_rst_n_inv
    );
\int_output_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[31]_i_1_n_0\,
      D => int_output_r_reg01_out(1),
      Q => \^output_r\(1),
      R => ap_rst_n_inv
    );
\int_output_r_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[31]_i_1_n_0\,
      D => int_output_r_reg01_out(20),
      Q => \^output_r\(20),
      R => ap_rst_n_inv
    );
\int_output_r_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[31]_i_1_n_0\,
      D => int_output_r_reg01_out(21),
      Q => \^output_r\(21),
      R => ap_rst_n_inv
    );
\int_output_r_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[31]_i_1_n_0\,
      D => int_output_r_reg01_out(22),
      Q => \^output_r\(22),
      R => ap_rst_n_inv
    );
\int_output_r_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[31]_i_1_n_0\,
      D => int_output_r_reg01_out(23),
      Q => \^output_r\(23),
      R => ap_rst_n_inv
    );
\int_output_r_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[31]_i_1_n_0\,
      D => int_output_r_reg01_out(24),
      Q => \^output_r\(24),
      R => ap_rst_n_inv
    );
\int_output_r_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[31]_i_1_n_0\,
      D => int_output_r_reg01_out(25),
      Q => \^output_r\(25),
      R => ap_rst_n_inv
    );
\int_output_r_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[31]_i_1_n_0\,
      D => int_output_r_reg01_out(26),
      Q => \^output_r\(26),
      R => ap_rst_n_inv
    );
\int_output_r_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[31]_i_1_n_0\,
      D => int_output_r_reg01_out(27),
      Q => \^output_r\(27),
      R => ap_rst_n_inv
    );
\int_output_r_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[31]_i_1_n_0\,
      D => int_output_r_reg01_out(28),
      Q => \^output_r\(28),
      R => ap_rst_n_inv
    );
\int_output_r_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[31]_i_1_n_0\,
      D => int_output_r_reg01_out(29),
      Q => \^output_r\(29),
      R => ap_rst_n_inv
    );
\int_output_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[31]_i_1_n_0\,
      D => int_output_r_reg01_out(2),
      Q => \^output_r\(2),
      R => ap_rst_n_inv
    );
\int_output_r_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[31]_i_1_n_0\,
      D => int_output_r_reg01_out(30),
      Q => \^output_r\(30),
      R => ap_rst_n_inv
    );
\int_output_r_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[31]_i_1_n_0\,
      D => int_output_r_reg01_out(31),
      Q => \^output_r\(31),
      R => ap_rst_n_inv
    );
\int_output_r_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[63]_i_1_n_0\,
      D => int_output_r_reg0(0),
      Q => \^output_r\(32),
      R => ap_rst_n_inv
    );
\int_output_r_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[63]_i_1_n_0\,
      D => int_output_r_reg0(1),
      Q => \^output_r\(33),
      R => ap_rst_n_inv
    );
\int_output_r_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[63]_i_1_n_0\,
      D => int_output_r_reg0(2),
      Q => \^output_r\(34),
      R => ap_rst_n_inv
    );
\int_output_r_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[63]_i_1_n_0\,
      D => int_output_r_reg0(3),
      Q => \^output_r\(35),
      R => ap_rst_n_inv
    );
\int_output_r_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[63]_i_1_n_0\,
      D => int_output_r_reg0(4),
      Q => \^output_r\(36),
      R => ap_rst_n_inv
    );
\int_output_r_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[63]_i_1_n_0\,
      D => int_output_r_reg0(5),
      Q => \^output_r\(37),
      R => ap_rst_n_inv
    );
\int_output_r_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[63]_i_1_n_0\,
      D => int_output_r_reg0(6),
      Q => \^output_r\(38),
      R => ap_rst_n_inv
    );
\int_output_r_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[63]_i_1_n_0\,
      D => int_output_r_reg0(7),
      Q => \^output_r\(39),
      R => ap_rst_n_inv
    );
\int_output_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[31]_i_1_n_0\,
      D => int_output_r_reg01_out(3),
      Q => \^output_r\(3),
      R => ap_rst_n_inv
    );
\int_output_r_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[63]_i_1_n_0\,
      D => int_output_r_reg0(8),
      Q => \^output_r\(40),
      R => ap_rst_n_inv
    );
\int_output_r_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[63]_i_1_n_0\,
      D => int_output_r_reg0(9),
      Q => \^output_r\(41),
      R => ap_rst_n_inv
    );
\int_output_r_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[63]_i_1_n_0\,
      D => int_output_r_reg0(10),
      Q => \^output_r\(42),
      R => ap_rst_n_inv
    );
\int_output_r_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[63]_i_1_n_0\,
      D => int_output_r_reg0(11),
      Q => \^output_r\(43),
      R => ap_rst_n_inv
    );
\int_output_r_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[63]_i_1_n_0\,
      D => int_output_r_reg0(12),
      Q => \^output_r\(44),
      R => ap_rst_n_inv
    );
\int_output_r_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[63]_i_1_n_0\,
      D => int_output_r_reg0(13),
      Q => \^output_r\(45),
      R => ap_rst_n_inv
    );
\int_output_r_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[63]_i_1_n_0\,
      D => int_output_r_reg0(14),
      Q => \^output_r\(46),
      R => ap_rst_n_inv
    );
\int_output_r_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[63]_i_1_n_0\,
      D => int_output_r_reg0(15),
      Q => \^output_r\(47),
      R => ap_rst_n_inv
    );
\int_output_r_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[63]_i_1_n_0\,
      D => int_output_r_reg0(16),
      Q => \^output_r\(48),
      R => ap_rst_n_inv
    );
\int_output_r_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[63]_i_1_n_0\,
      D => int_output_r_reg0(17),
      Q => \^output_r\(49),
      R => ap_rst_n_inv
    );
\int_output_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[31]_i_1_n_0\,
      D => int_output_r_reg01_out(4),
      Q => \^output_r\(4),
      R => ap_rst_n_inv
    );
\int_output_r_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[63]_i_1_n_0\,
      D => int_output_r_reg0(18),
      Q => \^output_r\(50),
      R => ap_rst_n_inv
    );
\int_output_r_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[63]_i_1_n_0\,
      D => int_output_r_reg0(19),
      Q => \^output_r\(51),
      R => ap_rst_n_inv
    );
\int_output_r_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[63]_i_1_n_0\,
      D => int_output_r_reg0(20),
      Q => \^output_r\(52),
      R => ap_rst_n_inv
    );
\int_output_r_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[63]_i_1_n_0\,
      D => int_output_r_reg0(21),
      Q => \^output_r\(53),
      R => ap_rst_n_inv
    );
\int_output_r_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[63]_i_1_n_0\,
      D => int_output_r_reg0(22),
      Q => \^output_r\(54),
      R => ap_rst_n_inv
    );
\int_output_r_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[63]_i_1_n_0\,
      D => int_output_r_reg0(23),
      Q => \^output_r\(55),
      R => ap_rst_n_inv
    );
\int_output_r_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[63]_i_1_n_0\,
      D => int_output_r_reg0(24),
      Q => \^output_r\(56),
      R => ap_rst_n_inv
    );
\int_output_r_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[63]_i_1_n_0\,
      D => int_output_r_reg0(25),
      Q => \^output_r\(57),
      R => ap_rst_n_inv
    );
\int_output_r_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[63]_i_1_n_0\,
      D => int_output_r_reg0(26),
      Q => \^output_r\(58),
      R => ap_rst_n_inv
    );
\int_output_r_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[63]_i_1_n_0\,
      D => int_output_r_reg0(27),
      Q => \^output_r\(59),
      R => ap_rst_n_inv
    );
\int_output_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[31]_i_1_n_0\,
      D => int_output_r_reg01_out(5),
      Q => \^output_r\(5),
      R => ap_rst_n_inv
    );
\int_output_r_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[63]_i_1_n_0\,
      D => int_output_r_reg0(28),
      Q => \^output_r\(60),
      R => ap_rst_n_inv
    );
\int_output_r_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[63]_i_1_n_0\,
      D => int_output_r_reg0(29),
      Q => \^output_r\(61),
      R => ap_rst_n_inv
    );
\int_output_r_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[63]_i_1_n_0\,
      D => int_output_r_reg0(30),
      Q => \^output_r\(62),
      R => ap_rst_n_inv
    );
\int_output_r_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[63]_i_1_n_0\,
      D => int_output_r_reg0(31),
      Q => \^output_r\(63),
      R => ap_rst_n_inv
    );
\int_output_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[31]_i_1_n_0\,
      D => int_output_r_reg01_out(6),
      Q => \^output_r\(6),
      R => ap_rst_n_inv
    );
\int_output_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[31]_i_1_n_0\,
      D => int_output_r_reg01_out(7),
      Q => \^output_r\(7),
      R => ap_rst_n_inv
    );
\int_output_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[31]_i_1_n_0\,
      D => int_output_r_reg01_out(8),
      Q => \^output_r\(8),
      R => ap_rst_n_inv
    );
\int_output_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r[31]_i_1_n_0\,
      D => int_output_r_reg01_out(9),
      Q => \^output_r\(9),
      R => ap_rst_n_inv
    );
\int_weights[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(0),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^weights\(0),
      O => int_weights_reg03_out(0)
    );
\int_weights[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(10),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^weights\(10),
      O => int_weights_reg03_out(10)
    );
\int_weights[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(11),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^weights\(11),
      O => int_weights_reg03_out(11)
    );
\int_weights[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(12),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^weights\(12),
      O => int_weights_reg03_out(12)
    );
\int_weights[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(13),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^weights\(13),
      O => int_weights_reg03_out(13)
    );
\int_weights[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(14),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^weights\(14),
      O => int_weights_reg03_out(14)
    );
\int_weights[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(15),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^weights\(15),
      O => int_weights_reg03_out(15)
    );
\int_weights[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(16),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^weights\(16),
      O => int_weights_reg03_out(16)
    );
\int_weights[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(17),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^weights\(17),
      O => int_weights_reg03_out(17)
    );
\int_weights[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(18),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^weights\(18),
      O => int_weights_reg03_out(18)
    );
\int_weights[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(19),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^weights\(19),
      O => int_weights_reg03_out(19)
    );
\int_weights[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(1),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^weights\(1),
      O => int_weights_reg03_out(1)
    );
\int_weights[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(20),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^weights\(20),
      O => int_weights_reg03_out(20)
    );
\int_weights[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(21),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^weights\(21),
      O => int_weights_reg03_out(21)
    );
\int_weights[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(22),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^weights\(22),
      O => int_weights_reg03_out(22)
    );
\int_weights[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(23),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^weights\(23),
      O => int_weights_reg03_out(23)
    );
\int_weights[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(24),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^weights\(24),
      O => int_weights_reg03_out(24)
    );
\int_weights[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(25),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^weights\(25),
      O => int_weights_reg03_out(25)
    );
\int_weights[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(26),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^weights\(26),
      O => int_weights_reg03_out(26)
    );
\int_weights[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(27),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^weights\(27),
      O => int_weights_reg03_out(27)
    );
\int_weights[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(28),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^weights\(28),
      O => int_weights_reg03_out(28)
    );
\int_weights[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(29),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^weights\(29),
      O => int_weights_reg03_out(29)
    );
\int_weights[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(2),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^weights\(2),
      O => int_weights_reg03_out(2)
    );
\int_weights[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(30),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^weights\(30),
      O => int_weights_reg03_out(30)
    );
\int_weights[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \waddr_reg_n_0_[4]\,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      I4 => s_axi_control_r_WVALID,
      I5 => \waddr_reg_n_0_[5]\,
      O => \int_weights[31]_i_1_n_0\
    );
\int_weights[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(31),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^weights\(31),
      O => int_weights_reg03_out(31)
    );
\int_weights[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(0),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^weights\(32),
      O => int_weights_reg0(0)
    );
\int_weights[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(1),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^weights\(33),
      O => int_weights_reg0(1)
    );
\int_weights[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(2),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^weights\(34),
      O => int_weights_reg0(2)
    );
\int_weights[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(3),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^weights\(35),
      O => int_weights_reg0(3)
    );
\int_weights[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(4),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^weights\(36),
      O => int_weights_reg0(4)
    );
\int_weights[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(5),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^weights\(37),
      O => int_weights_reg0(5)
    );
\int_weights[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(6),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^weights\(38),
      O => int_weights_reg0(6)
    );
\int_weights[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(7),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^weights\(39),
      O => int_weights_reg0(7)
    );
\int_weights[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(3),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^weights\(3),
      O => int_weights_reg03_out(3)
    );
\int_weights[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(8),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^weights\(40),
      O => int_weights_reg0(8)
    );
\int_weights[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(9),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^weights\(41),
      O => int_weights_reg0(9)
    );
\int_weights[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(10),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^weights\(42),
      O => int_weights_reg0(10)
    );
\int_weights[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(11),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^weights\(43),
      O => int_weights_reg0(11)
    );
\int_weights[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(12),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^weights\(44),
      O => int_weights_reg0(12)
    );
\int_weights[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(13),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^weights\(45),
      O => int_weights_reg0(13)
    );
\int_weights[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(14),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^weights\(46),
      O => int_weights_reg0(14)
    );
\int_weights[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(15),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^weights\(47),
      O => int_weights_reg0(15)
    );
\int_weights[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(16),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^weights\(48),
      O => int_weights_reg0(16)
    );
\int_weights[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(17),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^weights\(49),
      O => int_weights_reg0(17)
    );
\int_weights[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(4),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^weights\(4),
      O => int_weights_reg03_out(4)
    );
\int_weights[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(18),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^weights\(50),
      O => int_weights_reg0(18)
    );
\int_weights[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(19),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^weights\(51),
      O => int_weights_reg0(19)
    );
\int_weights[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(20),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^weights\(52),
      O => int_weights_reg0(20)
    );
\int_weights[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(21),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^weights\(53),
      O => int_weights_reg0(21)
    );
\int_weights[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(22),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^weights\(54),
      O => int_weights_reg0(22)
    );
\int_weights[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(23),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^weights\(55),
      O => int_weights_reg0(23)
    );
\int_weights[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(24),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^weights\(56),
      O => int_weights_reg0(24)
    );
\int_weights[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(25),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^weights\(57),
      O => int_weights_reg0(25)
    );
\int_weights[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(26),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^weights\(58),
      O => int_weights_reg0(26)
    );
\int_weights[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(27),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^weights\(59),
      O => int_weights_reg0(27)
    );
\int_weights[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(5),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^weights\(5),
      O => int_weights_reg03_out(5)
    );
\int_weights[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(28),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^weights\(60),
      O => int_weights_reg0(28)
    );
\int_weights[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(29),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^weights\(61),
      O => int_weights_reg0(29)
    );
\int_weights[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(30),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^weights\(62),
      O => int_weights_reg0(30)
    );
\int_weights[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \waddr_reg_n_0_[5]\,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      I4 => s_axi_control_r_WVALID,
      I5 => \waddr_reg_n_0_[4]\,
      O => \int_weights[63]_i_1_n_0\
    );
\int_weights[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(31),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^weights\(63),
      O => int_weights_reg0(31)
    );
\int_weights[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(6),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^weights\(6),
      O => int_weights_reg03_out(6)
    );
\int_weights[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(7),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^weights\(7),
      O => int_weights_reg03_out(7)
    );
\int_weights[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(8),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^weights\(8),
      O => int_weights_reg03_out(8)
    );
\int_weights[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(9),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^weights\(9),
      O => int_weights_reg03_out(9)
    );
\int_weights_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[31]_i_1_n_0\,
      D => int_weights_reg03_out(0),
      Q => \^weights\(0),
      R => ap_rst_n_inv
    );
\int_weights_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[31]_i_1_n_0\,
      D => int_weights_reg03_out(10),
      Q => \^weights\(10),
      R => ap_rst_n_inv
    );
\int_weights_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[31]_i_1_n_0\,
      D => int_weights_reg03_out(11),
      Q => \^weights\(11),
      R => ap_rst_n_inv
    );
\int_weights_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[31]_i_1_n_0\,
      D => int_weights_reg03_out(12),
      Q => \^weights\(12),
      R => ap_rst_n_inv
    );
\int_weights_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[31]_i_1_n_0\,
      D => int_weights_reg03_out(13),
      Q => \^weights\(13),
      R => ap_rst_n_inv
    );
\int_weights_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[31]_i_1_n_0\,
      D => int_weights_reg03_out(14),
      Q => \^weights\(14),
      R => ap_rst_n_inv
    );
\int_weights_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[31]_i_1_n_0\,
      D => int_weights_reg03_out(15),
      Q => \^weights\(15),
      R => ap_rst_n_inv
    );
\int_weights_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[31]_i_1_n_0\,
      D => int_weights_reg03_out(16),
      Q => \^weights\(16),
      R => ap_rst_n_inv
    );
\int_weights_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[31]_i_1_n_0\,
      D => int_weights_reg03_out(17),
      Q => \^weights\(17),
      R => ap_rst_n_inv
    );
\int_weights_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[31]_i_1_n_0\,
      D => int_weights_reg03_out(18),
      Q => \^weights\(18),
      R => ap_rst_n_inv
    );
\int_weights_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[31]_i_1_n_0\,
      D => int_weights_reg03_out(19),
      Q => \^weights\(19),
      R => ap_rst_n_inv
    );
\int_weights_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[31]_i_1_n_0\,
      D => int_weights_reg03_out(1),
      Q => \^weights\(1),
      R => ap_rst_n_inv
    );
\int_weights_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[31]_i_1_n_0\,
      D => int_weights_reg03_out(20),
      Q => \^weights\(20),
      R => ap_rst_n_inv
    );
\int_weights_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[31]_i_1_n_0\,
      D => int_weights_reg03_out(21),
      Q => \^weights\(21),
      R => ap_rst_n_inv
    );
\int_weights_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[31]_i_1_n_0\,
      D => int_weights_reg03_out(22),
      Q => \^weights\(22),
      R => ap_rst_n_inv
    );
\int_weights_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[31]_i_1_n_0\,
      D => int_weights_reg03_out(23),
      Q => \^weights\(23),
      R => ap_rst_n_inv
    );
\int_weights_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[31]_i_1_n_0\,
      D => int_weights_reg03_out(24),
      Q => \^weights\(24),
      R => ap_rst_n_inv
    );
\int_weights_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[31]_i_1_n_0\,
      D => int_weights_reg03_out(25),
      Q => \^weights\(25),
      R => ap_rst_n_inv
    );
\int_weights_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[31]_i_1_n_0\,
      D => int_weights_reg03_out(26),
      Q => \^weights\(26),
      R => ap_rst_n_inv
    );
\int_weights_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[31]_i_1_n_0\,
      D => int_weights_reg03_out(27),
      Q => \^weights\(27),
      R => ap_rst_n_inv
    );
\int_weights_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[31]_i_1_n_0\,
      D => int_weights_reg03_out(28),
      Q => \^weights\(28),
      R => ap_rst_n_inv
    );
\int_weights_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[31]_i_1_n_0\,
      D => int_weights_reg03_out(29),
      Q => \^weights\(29),
      R => ap_rst_n_inv
    );
\int_weights_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[31]_i_1_n_0\,
      D => int_weights_reg03_out(2),
      Q => \^weights\(2),
      R => ap_rst_n_inv
    );
\int_weights_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[31]_i_1_n_0\,
      D => int_weights_reg03_out(30),
      Q => \^weights\(30),
      R => ap_rst_n_inv
    );
\int_weights_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[31]_i_1_n_0\,
      D => int_weights_reg03_out(31),
      Q => \^weights\(31),
      R => ap_rst_n_inv
    );
\int_weights_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[63]_i_1_n_0\,
      D => int_weights_reg0(0),
      Q => \^weights\(32),
      R => ap_rst_n_inv
    );
\int_weights_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[63]_i_1_n_0\,
      D => int_weights_reg0(1),
      Q => \^weights\(33),
      R => ap_rst_n_inv
    );
\int_weights_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[63]_i_1_n_0\,
      D => int_weights_reg0(2),
      Q => \^weights\(34),
      R => ap_rst_n_inv
    );
\int_weights_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[63]_i_1_n_0\,
      D => int_weights_reg0(3),
      Q => \^weights\(35),
      R => ap_rst_n_inv
    );
\int_weights_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[63]_i_1_n_0\,
      D => int_weights_reg0(4),
      Q => \^weights\(36),
      R => ap_rst_n_inv
    );
\int_weights_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[63]_i_1_n_0\,
      D => int_weights_reg0(5),
      Q => \^weights\(37),
      R => ap_rst_n_inv
    );
\int_weights_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[63]_i_1_n_0\,
      D => int_weights_reg0(6),
      Q => \^weights\(38),
      R => ap_rst_n_inv
    );
\int_weights_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[63]_i_1_n_0\,
      D => int_weights_reg0(7),
      Q => \^weights\(39),
      R => ap_rst_n_inv
    );
\int_weights_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[31]_i_1_n_0\,
      D => int_weights_reg03_out(3),
      Q => \^weights\(3),
      R => ap_rst_n_inv
    );
\int_weights_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[63]_i_1_n_0\,
      D => int_weights_reg0(8),
      Q => \^weights\(40),
      R => ap_rst_n_inv
    );
\int_weights_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[63]_i_1_n_0\,
      D => int_weights_reg0(9),
      Q => \^weights\(41),
      R => ap_rst_n_inv
    );
\int_weights_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[63]_i_1_n_0\,
      D => int_weights_reg0(10),
      Q => \^weights\(42),
      R => ap_rst_n_inv
    );
\int_weights_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[63]_i_1_n_0\,
      D => int_weights_reg0(11),
      Q => \^weights\(43),
      R => ap_rst_n_inv
    );
\int_weights_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[63]_i_1_n_0\,
      D => int_weights_reg0(12),
      Q => \^weights\(44),
      R => ap_rst_n_inv
    );
\int_weights_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[63]_i_1_n_0\,
      D => int_weights_reg0(13),
      Q => \^weights\(45),
      R => ap_rst_n_inv
    );
\int_weights_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[63]_i_1_n_0\,
      D => int_weights_reg0(14),
      Q => \^weights\(46),
      R => ap_rst_n_inv
    );
\int_weights_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[63]_i_1_n_0\,
      D => int_weights_reg0(15),
      Q => \^weights\(47),
      R => ap_rst_n_inv
    );
\int_weights_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[63]_i_1_n_0\,
      D => int_weights_reg0(16),
      Q => \^weights\(48),
      R => ap_rst_n_inv
    );
\int_weights_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[63]_i_1_n_0\,
      D => int_weights_reg0(17),
      Q => \^weights\(49),
      R => ap_rst_n_inv
    );
\int_weights_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[31]_i_1_n_0\,
      D => int_weights_reg03_out(4),
      Q => \^weights\(4),
      R => ap_rst_n_inv
    );
\int_weights_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[63]_i_1_n_0\,
      D => int_weights_reg0(18),
      Q => \^weights\(50),
      R => ap_rst_n_inv
    );
\int_weights_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[63]_i_1_n_0\,
      D => int_weights_reg0(19),
      Q => \^weights\(51),
      R => ap_rst_n_inv
    );
\int_weights_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[63]_i_1_n_0\,
      D => int_weights_reg0(20),
      Q => \^weights\(52),
      R => ap_rst_n_inv
    );
\int_weights_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[63]_i_1_n_0\,
      D => int_weights_reg0(21),
      Q => \^weights\(53),
      R => ap_rst_n_inv
    );
\int_weights_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[63]_i_1_n_0\,
      D => int_weights_reg0(22),
      Q => \^weights\(54),
      R => ap_rst_n_inv
    );
\int_weights_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[63]_i_1_n_0\,
      D => int_weights_reg0(23),
      Q => \^weights\(55),
      R => ap_rst_n_inv
    );
\int_weights_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[63]_i_1_n_0\,
      D => int_weights_reg0(24),
      Q => \^weights\(56),
      R => ap_rst_n_inv
    );
\int_weights_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[63]_i_1_n_0\,
      D => int_weights_reg0(25),
      Q => \^weights\(57),
      R => ap_rst_n_inv
    );
\int_weights_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[63]_i_1_n_0\,
      D => int_weights_reg0(26),
      Q => \^weights\(58),
      R => ap_rst_n_inv
    );
\int_weights_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[63]_i_1_n_0\,
      D => int_weights_reg0(27),
      Q => \^weights\(59),
      R => ap_rst_n_inv
    );
\int_weights_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[31]_i_1_n_0\,
      D => int_weights_reg03_out(5),
      Q => \^weights\(5),
      R => ap_rst_n_inv
    );
\int_weights_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[63]_i_1_n_0\,
      D => int_weights_reg0(28),
      Q => \^weights\(60),
      R => ap_rst_n_inv
    );
\int_weights_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[63]_i_1_n_0\,
      D => int_weights_reg0(29),
      Q => \^weights\(61),
      R => ap_rst_n_inv
    );
\int_weights_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[63]_i_1_n_0\,
      D => int_weights_reg0(30),
      Q => \^weights\(62),
      R => ap_rst_n_inv
    );
\int_weights_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[63]_i_1_n_0\,
      D => int_weights_reg0(31),
      Q => \^weights\(63),
      R => ap_rst_n_inv
    );
\int_weights_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[31]_i_1_n_0\,
      D => int_weights_reg03_out(6),
      Q => \^weights\(6),
      R => ap_rst_n_inv
    );
\int_weights_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[31]_i_1_n_0\,
      D => int_weights_reg03_out(7),
      Q => \^weights\(7),
      R => ap_rst_n_inv
    );
\int_weights_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[31]_i_1_n_0\,
      D => int_weights_reg03_out(8),
      Q => \^weights\(8),
      R => ap_rst_n_inv
    );
\int_weights_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weights[31]_i_1_n_0\,
      D => int_weights_reg03_out(9),
      Q => \^weights\(9),
      R => ap_rst_n_inv
    );
\rdata[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[0]_i_2__0_n_0\,
      I1 => s_axi_control_r_ARADDR(5),
      I2 => \rdata[0]_i_3_n_0\,
      I3 => s_axi_control_r_ARADDR(0),
      O => \rdata[0]_i_1__0_n_0\
    );
\rdata[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(4),
      I1 => \^input_r\(0),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \^input_r\(32),
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^weights\(0),
      O => \rdata[0]_i_2__0_n_0\
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \^weights\(32),
      I2 => s_axi_control_r_ARADDR(3),
      I3 => \^output_r\(0),
      I4 => \^output_r\(32),
      I5 => s_axi_control_r_ARADDR(4),
      O => \rdata[0]_i_3_n_0\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[10]_i_2_n_0\,
      I1 => s_axi_control_r_ARADDR(5),
      I2 => \rdata[10]_i_3_n_0\,
      I3 => s_axi_control_r_ARADDR(0),
      O => \rdata[10]_i_1_n_0\
    );
\rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(4),
      I1 => \^input_r\(10),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \^input_r\(42),
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^weights\(10),
      O => \rdata[10]_i_2_n_0\
    );
\rdata[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \^weights\(42),
      I2 => s_axi_control_r_ARADDR(3),
      I3 => \^output_r\(10),
      I4 => \^output_r\(42),
      I5 => s_axi_control_r_ARADDR(4),
      O => \rdata[10]_i_3_n_0\
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[11]_i_2_n_0\,
      I1 => s_axi_control_r_ARADDR(5),
      I2 => \rdata[11]_i_3_n_0\,
      I3 => s_axi_control_r_ARADDR(0),
      O => \rdata[11]_i_1_n_0\
    );
\rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(4),
      I1 => \^input_r\(11),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \^input_r\(43),
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^weights\(11),
      O => \rdata[11]_i_2_n_0\
    );
\rdata[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \^weights\(43),
      I2 => s_axi_control_r_ARADDR(3),
      I3 => \^output_r\(11),
      I4 => \^output_r\(43),
      I5 => s_axi_control_r_ARADDR(4),
      O => \rdata[11]_i_3_n_0\
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[12]_i_2_n_0\,
      I1 => s_axi_control_r_ARADDR(5),
      I2 => \rdata[12]_i_3_n_0\,
      I3 => s_axi_control_r_ARADDR(0),
      O => \rdata[12]_i_1_n_0\
    );
\rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(4),
      I1 => \^input_r\(12),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \^input_r\(44),
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^weights\(12),
      O => \rdata[12]_i_2_n_0\
    );
\rdata[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \^weights\(44),
      I2 => s_axi_control_r_ARADDR(3),
      I3 => \^output_r\(12),
      I4 => \^output_r\(44),
      I5 => s_axi_control_r_ARADDR(4),
      O => \rdata[12]_i_3_n_0\
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[13]_i_2_n_0\,
      I1 => s_axi_control_r_ARADDR(5),
      I2 => \rdata[13]_i_3_n_0\,
      I3 => s_axi_control_r_ARADDR(0),
      O => \rdata[13]_i_1_n_0\
    );
\rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(4),
      I1 => \^input_r\(13),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \^input_r\(45),
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^weights\(13),
      O => \rdata[13]_i_2_n_0\
    );
\rdata[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \^weights\(45),
      I2 => s_axi_control_r_ARADDR(3),
      I3 => \^output_r\(13),
      I4 => \^output_r\(45),
      I5 => s_axi_control_r_ARADDR(4),
      O => \rdata[13]_i_3_n_0\
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[14]_i_2_n_0\,
      I1 => s_axi_control_r_ARADDR(5),
      I2 => \rdata[14]_i_3_n_0\,
      I3 => s_axi_control_r_ARADDR(0),
      O => \rdata[14]_i_1_n_0\
    );
\rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(4),
      I1 => \^input_r\(14),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \^input_r\(46),
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^weights\(14),
      O => \rdata[14]_i_2_n_0\
    );
\rdata[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \^weights\(46),
      I2 => s_axi_control_r_ARADDR(3),
      I3 => \^output_r\(14),
      I4 => \^output_r\(46),
      I5 => s_axi_control_r_ARADDR(4),
      O => \rdata[14]_i_3_n_0\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[15]_i_2_n_0\,
      I1 => s_axi_control_r_ARADDR(5),
      I2 => \rdata[15]_i_3_n_0\,
      I3 => s_axi_control_r_ARADDR(0),
      O => \rdata[15]_i_1_n_0\
    );
\rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(4),
      I1 => \^input_r\(15),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \^input_r\(47),
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^weights\(15),
      O => \rdata[15]_i_2_n_0\
    );
\rdata[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \^weights\(47),
      I2 => s_axi_control_r_ARADDR(3),
      I3 => \^output_r\(15),
      I4 => \^output_r\(47),
      I5 => s_axi_control_r_ARADDR(4),
      O => \rdata[15]_i_3_n_0\
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[16]_i_2_n_0\,
      I1 => s_axi_control_r_ARADDR(5),
      I2 => \rdata[16]_i_3_n_0\,
      I3 => s_axi_control_r_ARADDR(0),
      O => \rdata[16]_i_1_n_0\
    );
\rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(4),
      I1 => \^input_r\(16),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \^input_r\(48),
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^weights\(16),
      O => \rdata[16]_i_2_n_0\
    );
\rdata[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \^weights\(48),
      I2 => s_axi_control_r_ARADDR(3),
      I3 => \^output_r\(16),
      I4 => \^output_r\(48),
      I5 => s_axi_control_r_ARADDR(4),
      O => \rdata[16]_i_3_n_0\
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[17]_i_2_n_0\,
      I1 => s_axi_control_r_ARADDR(5),
      I2 => \rdata[17]_i_3_n_0\,
      I3 => s_axi_control_r_ARADDR(0),
      O => \rdata[17]_i_1_n_0\
    );
\rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(4),
      I1 => \^input_r\(17),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \^input_r\(49),
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^weights\(17),
      O => \rdata[17]_i_2_n_0\
    );
\rdata[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \^weights\(49),
      I2 => s_axi_control_r_ARADDR(3),
      I3 => \^output_r\(17),
      I4 => \^output_r\(49),
      I5 => s_axi_control_r_ARADDR(4),
      O => \rdata[17]_i_3_n_0\
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[18]_i_2_n_0\,
      I1 => s_axi_control_r_ARADDR(5),
      I2 => \rdata[18]_i_3_n_0\,
      I3 => s_axi_control_r_ARADDR(0),
      O => \rdata[18]_i_1_n_0\
    );
\rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(4),
      I1 => \^input_r\(18),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \^input_r\(50),
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^weights\(18),
      O => \rdata[18]_i_2_n_0\
    );
\rdata[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \^weights\(50),
      I2 => s_axi_control_r_ARADDR(3),
      I3 => \^output_r\(18),
      I4 => \^output_r\(50),
      I5 => s_axi_control_r_ARADDR(4),
      O => \rdata[18]_i_3_n_0\
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[19]_i_2_n_0\,
      I1 => s_axi_control_r_ARADDR(5),
      I2 => \rdata[19]_i_3_n_0\,
      I3 => s_axi_control_r_ARADDR(0),
      O => \rdata[19]_i_1_n_0\
    );
\rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(4),
      I1 => \^input_r\(19),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \^input_r\(51),
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^weights\(19),
      O => \rdata[19]_i_2_n_0\
    );
\rdata[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \^weights\(51),
      I2 => s_axi_control_r_ARADDR(3),
      I3 => \^output_r\(19),
      I4 => \^output_r\(51),
      I5 => s_axi_control_r_ARADDR(4),
      O => \rdata[19]_i_3_n_0\
    );
\rdata[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[1]_i_2__0_n_0\,
      I1 => s_axi_control_r_ARADDR(5),
      I2 => \rdata[1]_i_3_n_0\,
      I3 => s_axi_control_r_ARADDR(0),
      O => \rdata[1]_i_1__0_n_0\
    );
\rdata[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(4),
      I1 => \^input_r\(1),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \^input_r\(33),
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^weights\(1),
      O => \rdata[1]_i_2__0_n_0\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \^weights\(33),
      I2 => s_axi_control_r_ARADDR(3),
      I3 => \^output_r\(1),
      I4 => \^output_r\(33),
      I5 => s_axi_control_r_ARADDR(4),
      O => \rdata[1]_i_3_n_0\
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[20]_i_2_n_0\,
      I1 => s_axi_control_r_ARADDR(5),
      I2 => \rdata[20]_i_3_n_0\,
      I3 => s_axi_control_r_ARADDR(0),
      O => \rdata[20]_i_1_n_0\
    );
\rdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(4),
      I1 => \^input_r\(20),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \^input_r\(52),
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^weights\(20),
      O => \rdata[20]_i_2_n_0\
    );
\rdata[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \^weights\(52),
      I2 => s_axi_control_r_ARADDR(3),
      I3 => \^output_r\(20),
      I4 => \^output_r\(52),
      I5 => s_axi_control_r_ARADDR(4),
      O => \rdata[20]_i_3_n_0\
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[21]_i_2_n_0\,
      I1 => s_axi_control_r_ARADDR(5),
      I2 => \rdata[21]_i_3_n_0\,
      I3 => s_axi_control_r_ARADDR(0),
      O => \rdata[21]_i_1_n_0\
    );
\rdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(4),
      I1 => \^input_r\(21),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \^input_r\(53),
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^weights\(21),
      O => \rdata[21]_i_2_n_0\
    );
\rdata[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \^weights\(53),
      I2 => s_axi_control_r_ARADDR(3),
      I3 => \^output_r\(21),
      I4 => \^output_r\(53),
      I5 => s_axi_control_r_ARADDR(4),
      O => \rdata[21]_i_3_n_0\
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[22]_i_2_n_0\,
      I1 => s_axi_control_r_ARADDR(5),
      I2 => \rdata[22]_i_3_n_0\,
      I3 => s_axi_control_r_ARADDR(0),
      O => \rdata[22]_i_1_n_0\
    );
\rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(4),
      I1 => \^input_r\(22),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \^input_r\(54),
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^weights\(22),
      O => \rdata[22]_i_2_n_0\
    );
\rdata[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \^weights\(54),
      I2 => s_axi_control_r_ARADDR(3),
      I3 => \^output_r\(22),
      I4 => \^output_r\(54),
      I5 => s_axi_control_r_ARADDR(4),
      O => \rdata[22]_i_3_n_0\
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[23]_i_2_n_0\,
      I1 => s_axi_control_r_ARADDR(5),
      I2 => \rdata[23]_i_3_n_0\,
      I3 => s_axi_control_r_ARADDR(0),
      O => \rdata[23]_i_1_n_0\
    );
\rdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(4),
      I1 => \^input_r\(23),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \^input_r\(55),
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^weights\(23),
      O => \rdata[23]_i_2_n_0\
    );
\rdata[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \^weights\(55),
      I2 => s_axi_control_r_ARADDR(3),
      I3 => \^output_r\(23),
      I4 => \^output_r\(55),
      I5 => s_axi_control_r_ARADDR(4),
      O => \rdata[23]_i_3_n_0\
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[24]_i_2_n_0\,
      I1 => s_axi_control_r_ARADDR(5),
      I2 => \rdata[24]_i_3_n_0\,
      I3 => s_axi_control_r_ARADDR(0),
      O => \rdata[24]_i_1_n_0\
    );
\rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(4),
      I1 => \^input_r\(24),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \^input_r\(56),
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^weights\(24),
      O => \rdata[24]_i_2_n_0\
    );
\rdata[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \^weights\(56),
      I2 => s_axi_control_r_ARADDR(3),
      I3 => \^output_r\(24),
      I4 => \^output_r\(56),
      I5 => s_axi_control_r_ARADDR(4),
      O => \rdata[24]_i_3_n_0\
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[25]_i_2_n_0\,
      I1 => s_axi_control_r_ARADDR(5),
      I2 => \rdata[25]_i_3_n_0\,
      I3 => s_axi_control_r_ARADDR(0),
      O => \rdata[25]_i_1_n_0\
    );
\rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(4),
      I1 => \^input_r\(25),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \^input_r\(57),
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^weights\(25),
      O => \rdata[25]_i_2_n_0\
    );
\rdata[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \^weights\(57),
      I2 => s_axi_control_r_ARADDR(3),
      I3 => \^output_r\(25),
      I4 => \^output_r\(57),
      I5 => s_axi_control_r_ARADDR(4),
      O => \rdata[25]_i_3_n_0\
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[26]_i_2_n_0\,
      I1 => s_axi_control_r_ARADDR(5),
      I2 => \rdata[26]_i_3_n_0\,
      I3 => s_axi_control_r_ARADDR(0),
      O => \rdata[26]_i_1_n_0\
    );
\rdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(4),
      I1 => \^input_r\(26),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \^input_r\(58),
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^weights\(26),
      O => \rdata[26]_i_2_n_0\
    );
\rdata[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \^weights\(58),
      I2 => s_axi_control_r_ARADDR(3),
      I3 => \^output_r\(26),
      I4 => \^output_r\(58),
      I5 => s_axi_control_r_ARADDR(4),
      O => \rdata[26]_i_3_n_0\
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[27]_i_2_n_0\,
      I1 => s_axi_control_r_ARADDR(5),
      I2 => \rdata[27]_i_3_n_0\,
      I3 => s_axi_control_r_ARADDR(0),
      O => \rdata[27]_i_1_n_0\
    );
\rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(4),
      I1 => \^input_r\(27),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \^input_r\(59),
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^weights\(27),
      O => \rdata[27]_i_2_n_0\
    );
\rdata[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \^weights\(59),
      I2 => s_axi_control_r_ARADDR(3),
      I3 => \^output_r\(27),
      I4 => \^output_r\(59),
      I5 => s_axi_control_r_ARADDR(4),
      O => \rdata[27]_i_3_n_0\
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[28]_i_2_n_0\,
      I1 => s_axi_control_r_ARADDR(5),
      I2 => \rdata[28]_i_3_n_0\,
      I3 => s_axi_control_r_ARADDR(0),
      O => \rdata[28]_i_1_n_0\
    );
\rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(4),
      I1 => \^input_r\(28),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \^input_r\(60),
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^weights\(28),
      O => \rdata[28]_i_2_n_0\
    );
\rdata[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \^weights\(60),
      I2 => s_axi_control_r_ARADDR(3),
      I3 => \^output_r\(28),
      I4 => \^output_r\(60),
      I5 => s_axi_control_r_ARADDR(4),
      O => \rdata[28]_i_3_n_0\
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[29]_i_2_n_0\,
      I1 => s_axi_control_r_ARADDR(5),
      I2 => \rdata[29]_i_3_n_0\,
      I3 => s_axi_control_r_ARADDR(0),
      O => \rdata[29]_i_1_n_0\
    );
\rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(4),
      I1 => \^input_r\(29),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \^input_r\(61),
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^weights\(29),
      O => \rdata[29]_i_2_n_0\
    );
\rdata[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \^weights\(61),
      I2 => s_axi_control_r_ARADDR(3),
      I3 => \^output_r\(29),
      I4 => \^output_r\(61),
      I5 => s_axi_control_r_ARADDR(4),
      O => \rdata[29]_i_3_n_0\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[2]_i_2_n_0\,
      I1 => s_axi_control_r_ARADDR(5),
      I2 => \rdata[2]_i_3_n_0\,
      I3 => s_axi_control_r_ARADDR(0),
      O => \rdata[2]_i_1_n_0\
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(4),
      I1 => \^input_r\(2),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \^input_r\(34),
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^weights\(2),
      O => \rdata[2]_i_2_n_0\
    );
\rdata[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \^weights\(34),
      I2 => s_axi_control_r_ARADDR(3),
      I3 => \^output_r\(2),
      I4 => \^output_r\(34),
      I5 => s_axi_control_r_ARADDR(4),
      O => \rdata[2]_i_3_n_0\
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[30]_i_2_n_0\,
      I1 => s_axi_control_r_ARADDR(5),
      I2 => \rdata[30]_i_3_n_0\,
      I3 => s_axi_control_r_ARADDR(0),
      O => \rdata[30]_i_1_n_0\
    );
\rdata[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(4),
      I1 => \^input_r\(30),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \^input_r\(62),
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^weights\(30),
      O => \rdata[30]_i_2_n_0\
    );
\rdata[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \^weights\(62),
      I2 => s_axi_control_r_ARADDR(3),
      I3 => \^output_r\(30),
      I4 => \^output_r\(62),
      I5 => s_axi_control_r_ARADDR(4),
      O => \rdata[30]_i_3_n_0\
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(1),
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => s_axi_control_r_ARVALID,
      O => \rdata[31]_i_1_n_0\
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_control_r_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      O => \rdata[31]_i_2_n_0\
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[31]_i_4_n_0\,
      I1 => s_axi_control_r_ARADDR(5),
      I2 => \rdata[31]_i_5_n_0\,
      I3 => s_axi_control_r_ARADDR(0),
      O => \rdata[31]_i_3_n_0\
    );
\rdata[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(4),
      I1 => \^input_r\(31),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \^input_r\(63),
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^weights\(31),
      O => \rdata[31]_i_4_n_0\
    );
\rdata[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \^weights\(63),
      I2 => s_axi_control_r_ARADDR(3),
      I3 => \^output_r\(31),
      I4 => \^output_r\(63),
      I5 => s_axi_control_r_ARADDR(4),
      O => \rdata[31]_i_5_n_0\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[3]_i_2_n_0\,
      I1 => s_axi_control_r_ARADDR(5),
      I2 => \rdata[3]_i_3_n_0\,
      I3 => s_axi_control_r_ARADDR(0),
      O => \rdata[3]_i_1_n_0\
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(4),
      I1 => \^input_r\(3),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \^input_r\(35),
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^weights\(3),
      O => \rdata[3]_i_2_n_0\
    );
\rdata[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \^weights\(35),
      I2 => s_axi_control_r_ARADDR(3),
      I3 => \^output_r\(3),
      I4 => \^output_r\(35),
      I5 => s_axi_control_r_ARADDR(4),
      O => \rdata[3]_i_3_n_0\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[4]_i_2_n_0\,
      I1 => s_axi_control_r_ARADDR(5),
      I2 => \rdata[4]_i_3_n_0\,
      I3 => s_axi_control_r_ARADDR(0),
      O => \rdata[4]_i_1_n_0\
    );
\rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(4),
      I1 => \^input_r\(4),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \^input_r\(36),
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^weights\(4),
      O => \rdata[4]_i_2_n_0\
    );
\rdata[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \^weights\(36),
      I2 => s_axi_control_r_ARADDR(3),
      I3 => \^output_r\(4),
      I4 => \^output_r\(36),
      I5 => s_axi_control_r_ARADDR(4),
      O => \rdata[4]_i_3_n_0\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[5]_i_2_n_0\,
      I1 => s_axi_control_r_ARADDR(5),
      I2 => \rdata[5]_i_3_n_0\,
      I3 => s_axi_control_r_ARADDR(0),
      O => \rdata[5]_i_1_n_0\
    );
\rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(4),
      I1 => \^input_r\(5),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \^input_r\(37),
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^weights\(5),
      O => \rdata[5]_i_2_n_0\
    );
\rdata[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \^weights\(37),
      I2 => s_axi_control_r_ARADDR(3),
      I3 => \^output_r\(5),
      I4 => \^output_r\(37),
      I5 => s_axi_control_r_ARADDR(4),
      O => \rdata[5]_i_3_n_0\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[6]_i_2_n_0\,
      I1 => s_axi_control_r_ARADDR(5),
      I2 => \rdata[6]_i_3_n_0\,
      I3 => s_axi_control_r_ARADDR(0),
      O => \rdata[6]_i_1_n_0\
    );
\rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(4),
      I1 => \^input_r\(6),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \^input_r\(38),
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^weights\(6),
      O => \rdata[6]_i_2_n_0\
    );
\rdata[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \^weights\(38),
      I2 => s_axi_control_r_ARADDR(3),
      I3 => \^output_r\(6),
      I4 => \^output_r\(38),
      I5 => s_axi_control_r_ARADDR(4),
      O => \rdata[6]_i_3_n_0\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[7]_i_2_n_0\,
      I1 => s_axi_control_r_ARADDR(5),
      I2 => \rdata[7]_i_3_n_0\,
      I3 => s_axi_control_r_ARADDR(0),
      O => \rdata[7]_i_1_n_0\
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(4),
      I1 => \^input_r\(7),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \^input_r\(39),
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^weights\(7),
      O => \rdata[7]_i_2_n_0\
    );
\rdata[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \^weights\(39),
      I2 => s_axi_control_r_ARADDR(3),
      I3 => \^output_r\(7),
      I4 => \^output_r\(39),
      I5 => s_axi_control_r_ARADDR(4),
      O => \rdata[7]_i_3_n_0\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[8]_i_2_n_0\,
      I1 => s_axi_control_r_ARADDR(5),
      I2 => \rdata[8]_i_3_n_0\,
      I3 => s_axi_control_r_ARADDR(0),
      O => \rdata[8]_i_1_n_0\
    );
\rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(4),
      I1 => \^input_r\(8),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \^input_r\(40),
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^weights\(8),
      O => \rdata[8]_i_2_n_0\
    );
\rdata[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \^weights\(40),
      I2 => s_axi_control_r_ARADDR(3),
      I3 => \^output_r\(8),
      I4 => \^output_r\(40),
      I5 => s_axi_control_r_ARADDR(4),
      O => \rdata[8]_i_3_n_0\
    );
\rdata[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[9]_i_2__0_n_0\,
      I1 => s_axi_control_r_ARADDR(5),
      I2 => \rdata[9]_i_3_n_0\,
      I3 => s_axi_control_r_ARADDR(0),
      O => \rdata[9]_i_1__0_n_0\
    );
\rdata[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(4),
      I1 => \^input_r\(9),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \^input_r\(41),
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^weights\(9),
      O => \rdata[9]_i_2__0_n_0\
    );
\rdata[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \^weights\(41),
      I2 => s_axi_control_r_ARADDR(3),
      I3 => \^output_r\(9),
      I4 => \^output_r\(41),
      I5 => s_axi_control_r_ARADDR(4),
      O => \rdata[9]_i_3_n_0\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[0]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(0),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[10]_i_1_n_0\,
      Q => s_axi_control_r_RDATA(10),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[11]_i_1_n_0\,
      Q => s_axi_control_r_RDATA(11),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[12]_i_1_n_0\,
      Q => s_axi_control_r_RDATA(12),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[13]_i_1_n_0\,
      Q => s_axi_control_r_RDATA(13),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[14]_i_1_n_0\,
      Q => s_axi_control_r_RDATA(14),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[15]_i_1_n_0\,
      Q => s_axi_control_r_RDATA(15),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[16]_i_1_n_0\,
      Q => s_axi_control_r_RDATA(16),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[17]_i_1_n_0\,
      Q => s_axi_control_r_RDATA(17),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[18]_i_1_n_0\,
      Q => s_axi_control_r_RDATA(18),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[19]_i_1_n_0\,
      Q => s_axi_control_r_RDATA(19),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[1]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(1),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[20]_i_1_n_0\,
      Q => s_axi_control_r_RDATA(20),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[21]_i_1_n_0\,
      Q => s_axi_control_r_RDATA(21),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[22]_i_1_n_0\,
      Q => s_axi_control_r_RDATA(22),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[23]_i_1_n_0\,
      Q => s_axi_control_r_RDATA(23),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[24]_i_1_n_0\,
      Q => s_axi_control_r_RDATA(24),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[25]_i_1_n_0\,
      Q => s_axi_control_r_RDATA(25),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[26]_i_1_n_0\,
      Q => s_axi_control_r_RDATA(26),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[27]_i_1_n_0\,
      Q => s_axi_control_r_RDATA(27),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[28]_i_1_n_0\,
      Q => s_axi_control_r_RDATA(28),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[29]_i_1_n_0\,
      Q => s_axi_control_r_RDATA(29),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[2]_i_1_n_0\,
      Q => s_axi_control_r_RDATA(2),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[30]_i_1_n_0\,
      Q => s_axi_control_r_RDATA(30),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[31]_i_3_n_0\,
      Q => s_axi_control_r_RDATA(31),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[3]_i_1_n_0\,
      Q => s_axi_control_r_RDATA(3),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[4]_i_1_n_0\,
      Q => s_axi_control_r_RDATA(4),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[5]_i_1_n_0\,
      Q => s_axi_control_r_RDATA(5),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[6]_i_1_n_0\,
      Q => s_axi_control_r_RDATA(6),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[7]_i_1_n_0\,
      Q => s_axi_control_r_RDATA(7),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[8]_i_1_n_0\,
      Q => s_axi_control_r_RDATA(8),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \rdata[9]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(9),
      R => \rdata[31]_i_1_n_0\
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_control_r_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      O => waddr
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_r_AWADDR(0),
      Q => \waddr_reg_n_0_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_r_AWADDR(1),
      Q => \waddr_reg_n_0_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_r_AWADDR(2),
      Q => \waddr_reg_n_0_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_r_AWADDR(3),
      Q => \waddr_reg_n_0_[5]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_control_s_axi is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    s_axi_control_BVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 5 downto 0 );
    interrupt : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 22 downto 0 );
    gmem_0_BVALID : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_control_s_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_control_s_axi is
  signal \FSM_onehot_rstate[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_4_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_6_n_0\ : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal auto_restart_status_i_1_n_0 : STD_LOGIC;
  signal auto_restart_status_reg_n_0 : STD_LOGIC;
  signal \int_ap_ready__0\ : STD_LOGIC;
  signal int_ap_ready_i_1_n_0 : STD_LOGIC;
  signal int_ap_start1 : STD_LOGIC;
  signal int_ap_start5_out : STD_LOGIC;
  signal int_ap_start_i_1_n_0 : STD_LOGIC;
  signal int_auto_restart_i_1_n_0 : STD_LOGIC;
  signal int_gie_i_1_n_0 : STD_LOGIC;
  signal int_gie_i_2_n_0 : STD_LOGIC;
  signal int_gie_reg_n_0 : STD_LOGIC;
  signal int_ier10_out : STD_LOGIC;
  signal \int_ier[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier_reg_n_0_[0]\ : STD_LOGIC;
  signal int_interrupt0 : STD_LOGIC;
  signal int_isr7_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr_reg_n_0_[0]\ : STD_LOGIC;
  signal \int_isr_reg_n_0_[1]\ : STD_LOGIC;
  signal int_task_ap_done0 : STD_LOGIC;
  signal \int_task_ap_done__0\ : STD_LOGIC;
  signal int_task_ap_done_i_1_n_0 : STD_LOGIC;
  signal \^interrupt\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \p_0_in__0\ : STD_LOGIC;
  signal \rdata[0]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_1_n_0\ : STD_LOGIC;
  signal \^s_axi_control_bvalid\ : STD_LOGIC;
  signal \^s_axi_control_rdata\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^s_axi_control_rvalid\ : STD_LOGIC;
  signal \waddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \waddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair100";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of int_ap_idle_i_1 : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of int_auto_restart_i_2 : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of int_gie_i_2 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \int_ier[0]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \int_ier[1]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \int_ier[1]_i_2\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \int_isr[0]_i_2\ : label is "soft_lutpair98";
begin
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  interrupt <= \^interrupt\;
  s_axi_control_BVALID <= \^s_axi_control_bvalid\;
  s_axi_control_RDATA(5 downto 0) <= \^s_axi_control_rdata\(5 downto 0);
  s_axi_control_RVALID <= \^s_axi_control_rvalid\;
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F747"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => \^s_axi_control_rvalid\,
      I3 => s_axi_control_RREADY,
      O => \FSM_onehot_rstate[1]_i_1_n_0\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => s_axi_control_RREADY,
      I3 => \^s_axi_control_rvalid\,
      O => \FSM_onehot_rstate[2]_i_1_n_0\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_0\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_0\,
      Q => \^s_axi_control_rvalid\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888BFF8B"
    )
        port map (
      I0 => s_axi_control_BREADY,
      I1 => \^s_axi_control_bvalid\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => \^fsm_onehot_wstate_reg[1]_0\,
      I4 => s_axi_control_AWVALID,
      O => \FSM_onehot_wstate[1]_i_1_n_0\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_control_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_control_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_0\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_control_WVALID,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_control_BREADY,
      I3 => \^s_axi_control_bvalid\,
      O => \FSM_onehot_wstate[3]_i_1_n_0\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_1_n_0\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_0\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_0\,
      Q => \^s_axi_control_bvalid\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => ap_start,
      I1 => Q(0),
      I2 => Q(22),
      I3 => gmem_0_BVALID,
      O => D(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888888888888"
    )
        port map (
      I0 => Q(0),
      I1 => ap_start,
      I2 => \ap_CS_fsm[1]_i_2_n_0\,
      I3 => \ap_CS_fsm[1]_i_3_n_0\,
      I4 => \ap_CS_fsm[1]_i_4_n_0\,
      I5 => \ap_CS_fsm_reg[1]\,
      O => D(1)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(19),
      I1 => Q(20),
      I2 => Q(13),
      I3 => Q(18),
      I4 => Q(22),
      I5 => Q(21),
      O => \ap_CS_fsm[1]_i_2_n_0\
    );
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(9),
      I1 => Q(10),
      I2 => Q(7),
      I3 => Q(8),
      I4 => Q(12),
      I5 => Q(11),
      O => \ap_CS_fsm[1]_i_3_n_0\
    );
\ap_CS_fsm[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => Q(14),
      I1 => Q(15),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(0),
      I5 => \ap_CS_fsm[1]_i_6_n_0\,
      O => \ap_CS_fsm[1]_i_4_n_0\
    );
\ap_CS_fsm[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(6),
      I5 => Q(5),
      O => \ap_CS_fsm[1]_i_6_n_0\
    );
auto_restart_status_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFAA"
    )
        port map (
      I0 => p_0_in(7),
      I1 => ap_start,
      I2 => Q(0),
      I3 => auto_restart_status_reg_n_0,
      O => auto_restart_status_i_1_n_0
    );
auto_restart_status_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => auto_restart_status_i_1_n_0,
      Q => auto_restart_status_reg_n_0,
      R => ap_rst_n_inv
    );
int_ap_idle_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => ap_start,
      O => ap_idle
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => p_0_in(2),
      R => ap_rst_n_inv
    );
int_ap_ready_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => p_0_in(7),
      I1 => gmem_0_BVALID,
      I2 => Q(22),
      I3 => int_task_ap_done0,
      I4 => \int_ap_ready__0\,
      O => int_ap_ready_i_1_n_0
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_ready_i_1_n_0,
      Q => \int_ap_ready__0\,
      R => ap_rst_n_inv
    );
int_ap_start_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFF80"
    )
        port map (
      I0 => p_0_in(7),
      I1 => Q(22),
      I2 => gmem_0_BVALID,
      I3 => int_ap_start5_out,
      I4 => ap_start,
      O => int_ap_start_i_1_n_0
    );
int_ap_start_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => \waddr_reg_n_0_[3]\,
      I2 => s_axi_control_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      I4 => \waddr_reg_n_0_[2]\,
      I5 => s_axi_control_WSTRB(0),
      O => int_ap_start5_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_0,
      Q => ap_start,
      R => ap_rst_n_inv
    );
int_auto_restart_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => int_ap_start1,
      I2 => p_0_in(7),
      O => int_auto_restart_i_1_n_0
    );
int_auto_restart_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => s_axi_control_WSTRB(0),
      I1 => \waddr_reg_n_0_[2]\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => s_axi_control_WVALID,
      I4 => \waddr_reg_n_0_[3]\,
      O => int_ap_start1
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_0,
      Q => p_0_in(7),
      R => ap_rst_n_inv
    );
int_gie_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => int_gie_i_2_n_0,
      I3 => \waddr_reg_n_0_[2]\,
      I4 => int_gie_reg_n_0,
      O => int_gie_i_1_n_0
    );
int_gie_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => s_axi_control_WVALID,
      I2 => \waddr_reg_n_0_[3]\,
      O => int_gie_i_2_n_0
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_0,
      Q => int_gie_reg_n_0,
      R => ap_rst_n_inv
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => int_ier10_out,
      I2 => \int_ier_reg_n_0_[0]\,
      O => \int_ier[0]_i_1_n_0\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => int_ier10_out,
      I2 => \p_0_in__0\,
      O => \int_ier[1]_i_1_n_0\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => s_axi_control_WSTRB(0),
      I1 => \waddr_reg_n_0_[2]\,
      I2 => \waddr_reg_n_0_[3]\,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      I4 => s_axi_control_WVALID,
      O => int_ier10_out
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_0\,
      Q => \int_ier_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_0\,
      Q => \p_0_in__0\,
      R => ap_rst_n_inv
    );
int_interrupt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => int_gie_reg_n_0,
      I1 => \int_isr_reg_n_0_[1]\,
      I2 => \int_isr_reg_n_0_[0]\,
      O => int_interrupt0
    );
int_interrupt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_interrupt0,
      Q => \^interrupt\,
      R => ap_rst_n_inv
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7777777F8888888"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => int_isr7_out,
      I2 => gmem_0_BVALID,
      I3 => Q(22),
      I4 => \int_ier_reg_n_0_[0]\,
      I5 => \int_isr_reg_n_0_[0]\,
      O => \int_isr[0]_i_1_n_0\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => s_axi_control_WSTRB(0),
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => s_axi_control_WVALID,
      I4 => \waddr_reg_n_0_[2]\,
      O => int_isr7_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7777777F8888888"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => int_isr7_out,
      I2 => \p_0_in__0\,
      I3 => gmem_0_BVALID,
      I4 => Q(22),
      I5 => \int_isr_reg_n_0_[1]\,
      O => \int_isr[1]_i_1_n_0\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_0\,
      Q => \int_isr_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_0\,
      Q => \int_isr_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
int_task_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7520FFFF75207520"
    )
        port map (
      I0 => auto_restart_status_reg_n_0,
      I1 => p_0_in(2),
      I2 => ap_idle,
      I3 => ap_done,
      I4 => int_task_ap_done0,
      I5 => \int_task_ap_done__0\,
      O => int_task_ap_done_i_1_n_0
    );
int_task_ap_done_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(1),
      I3 => s_axi_control_ARADDR(0),
      I4 => \^fsm_onehot_rstate_reg[1]_0\,
      I5 => s_axi_control_ARVALID,
      O => int_task_ap_done0
    );
int_task_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_task_ap_done_i_1_n_0,
      Q => \int_task_ap_done__0\,
      R => ap_rst_n_inv
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FFFFFF10000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => s_axi_control_ARADDR(1),
      I2 => \rdata[0]_i_2_n_0\,
      I3 => s_axi_control_ARVALID,
      I4 => \^fsm_onehot_rstate_reg[1]_0\,
      I5 => \^s_axi_control_rdata\(0),
      O => \rdata[0]_i_1_n_0\
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_isr_reg_n_0_[0]\,
      I1 => int_gie_reg_n_0,
      I2 => s_axi_control_ARADDR(2),
      I3 => \int_ier_reg_n_0_[0]\,
      I4 => s_axi_control_ARADDR(3),
      I5 => ap_start,
      O => \rdata[0]_i_2_n_0\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FFFFFF10000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => s_axi_control_ARADDR(1),
      I2 => \rdata[1]_i_2_n_0\,
      I3 => s_axi_control_ARVALID,
      I4 => \^fsm_onehot_rstate_reg[1]_0\,
      I5 => \^s_axi_control_rdata\(1),
      O => \rdata[1]_i_1_n_0\
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \int_isr_reg_n_0_[1]\,
      I1 => s_axi_control_ARADDR(2),
      I2 => \p_0_in__0\,
      I3 => s_axi_control_ARADDR(3),
      I4 => \int_task_ap_done__0\,
      O => \rdata[1]_i_2_n_0\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888880"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_control_ARVALID,
      I2 => s_axi_control_ARADDR(2),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(3),
      I5 => s_axi_control_ARADDR(0),
      O => \rdata[9]_i_1_n_0\
    );
\rdata[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      O => ar_hs
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rdata[0]_i_1_n_0\,
      Q => \^s_axi_control_rdata\(0),
      R => '0'
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rdata[1]_i_1_n_0\,
      Q => \^s_axi_control_rdata\(1),
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => p_0_in(2),
      Q => \^s_axi_control_rdata\(2),
      R => \rdata[9]_i_1_n_0\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \int_ap_ready__0\,
      Q => \^s_axi_control_rdata\(3),
      R => \rdata[9]_i_1_n_0\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => p_0_in(7),
      Q => \^s_axi_control_rdata\(4),
      R => \rdata[9]_i_1_n_0\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^interrupt\,
      Q => \^s_axi_control_rdata\(5),
      R => \rdata[9]_i_1_n_0\
    );
\waddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_AWADDR(0),
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_control_AWVALID,
      I3 => \waddr_reg_n_0_[2]\,
      O => \waddr[2]_i_1_n_0\
    );
\waddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_AWADDR(1),
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_control_AWVALID,
      I3 => \waddr_reg_n_0_[3]\,
      O => \waddr[3]_i_1_n_0\
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \waddr[2]_i_1_n_0\,
      Q => \waddr_reg_n_0_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \waddr[3]_i_1_n_0\,
      Q => \waddr_reg_n_0_[3]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_flow_control_loop_pipe_sequential_init is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_block_pp0_stage0_11001 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln41_fu_389_p2 : out STD_LOGIC;
    grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[19]\ : out STD_LOGIC;
    grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_ready : out STD_LOGIC;
    \indvar_flatten32_fu_138_reg[5]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \indvar_flatten19_fu_130_reg[0]\ : in STD_LOGIC;
    gmem_0_RVALID : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    \indvar_flatten32_fu_138_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_flow_control_loop_pipe_sequential_init is
  signal \^ap_block_pp0_stage0_11001\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__0_n_0\ : STD_LOGIC;
  signal ap_loop_init : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__0_n_0\ : STD_LOGIC;
  signal \^icmp_ln41_fu_389_p2\ : STD_LOGIC;
  signal \icmp_ln41_reg_656[0]_i_3_n_0\ : STD_LOGIC;
  signal \indvar_flatten32_fu_138[6]_i_2_n_0\ : STD_LOGIC;
  signal \indvar_flatten32_fu_138[7]_i_4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter1_reg_i_1 : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__0\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \indvar_flatten32_fu_138[1]_i_1\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \indvar_flatten32_fu_138[2]_i_1\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \indvar_flatten32_fu_138[3]_i_1\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \indvar_flatten32_fu_138[4]_i_2\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \indvar_flatten32_fu_138[5]_i_1\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \indvar_flatten32_fu_138[6]_i_1\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \indvar_flatten32_fu_138[7]_i_2\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \j_fu_122[1]_i_1\ : label is "soft_lutpair463";
begin
  ap_block_pp0_stage0_11001 <= \^ap_block_pp0_stage0_11001\;
  icmp_ln41_fu_389_p2 <= \^icmp_ln41_fu_389_p2\;
\ap_CS_fsm[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB0BB0000"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_11001\,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_start_reg,
      I3 => ap_done_cache,
      I4 => Q(1),
      I5 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F440000"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_11001\,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_start_reg,
      I3 => ap_done_cache,
      I4 => Q(1),
      O => D(1)
    );
\ap_block_pp0_stage0_subdone_grp0_done_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ap_done_cache_reg_0,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => gmem_0_RVALID,
      O => \^ap_block_pp0_stage0_11001\
    );
\ap_done_cache_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB00FFFFFB00FB00"
    )
        port map (
      I0 => ap_done_cache_reg_0,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => gmem_0_RVALID,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      I4 => grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_start_reg,
      I5 => ap_done_cache,
      O => \ap_done_cache_i_1__0_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__0_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0000"
    )
        port map (
      I0 => \^icmp_ln41_fu_389_p2\,
      I1 => ap_done_cache_reg_0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => gmem_0_RVALID,
      I4 => grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_start_reg,
      O => grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_ready
    );
\ap_loop_init_int_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCFFF4F"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_rst_n,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      I4 => \^ap_block_pp0_stage0_11001\,
      O => \ap_loop_init_int_i_1__0_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__0_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAEEEEEEEE"
    )
        port map (
      I0 => Q(0),
      I1 => grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_start_reg,
      I2 => gmem_0_RVALID,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => ap_done_cache_reg_0,
      I5 => \^icmp_ln41_fu_389_p2\,
      O => \ap_CS_fsm_reg[19]\
    );
\icmp_ln41_reg_656[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCCCCCCD"
    )
        port map (
      I0 => \indvar_flatten32_fu_138_reg[7]\(5),
      I1 => ap_loop_init,
      I2 => \indvar_flatten32_fu_138_reg[7]\(0),
      I3 => \indvar_flatten32_fu_138_reg[7]\(6),
      I4 => \indvar_flatten32_fu_138_reg[7]\(1),
      I5 => \icmp_ln41_reg_656[0]_i_3_n_0\,
      O => \^icmp_ln41_fu_389_p2\
    );
\icmp_ln41_reg_656[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEFFFFFFFFF"
    )
        port map (
      I0 => \indvar_flatten32_fu_138_reg[7]\(2),
      I1 => \indvar_flatten32_fu_138_reg[7]\(3),
      I2 => \indvar_flatten32_fu_138_reg[7]\(4),
      I3 => grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \indvar_flatten32_fu_138_reg[7]\(7),
      O => \icmp_ln41_reg_656[0]_i_3_n_0\
    );
\indvar_flatten32_fu_138[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \indvar_flatten32_fu_138_reg[7]\(0),
      O => \indvar_flatten32_fu_138_reg[5]\(0)
    );
\indvar_flatten32_fu_138[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \indvar_flatten32_fu_138_reg[7]\(0),
      I1 => ap_loop_init_int,
      I2 => \indvar_flatten32_fu_138_reg[7]\(1),
      O => \indvar_flatten32_fu_138_reg[5]\(1)
    );
\indvar_flatten32_fu_138[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \indvar_flatten32_fu_138_reg[7]\(0),
      I1 => \indvar_flatten32_fu_138_reg[7]\(1),
      I2 => ap_loop_init_int,
      I3 => \indvar_flatten32_fu_138_reg[7]\(2),
      O => \indvar_flatten32_fu_138_reg[5]\(2)
    );
\indvar_flatten32_fu_138[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \indvar_flatten32_fu_138_reg[7]\(1),
      I1 => \indvar_flatten32_fu_138_reg[7]\(0),
      I2 => \indvar_flatten32_fu_138_reg[7]\(2),
      I3 => ap_loop_init_int,
      I4 => \indvar_flatten32_fu_138_reg[7]\(3),
      O => \indvar_flatten32_fu_138_reg[5]\(3)
    );
\indvar_flatten32_fu_138[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => \indvar_flatten32_fu_138_reg[7]\(2),
      I1 => \indvar_flatten32_fu_138_reg[7]\(0),
      I2 => \indvar_flatten32_fu_138_reg[7]\(1),
      I3 => \indvar_flatten32_fu_138_reg[7]\(3),
      I4 => ap_loop_init,
      I5 => \indvar_flatten32_fu_138_reg[7]\(4),
      O => \indvar_flatten32_fu_138_reg[5]\(4)
    );
\indvar_flatten32_fu_138[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_start_reg,
      O => ap_loop_init
    );
\indvar_flatten32_fu_138[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \indvar_flatten32_fu_138[6]_i_2_n_0\,
      I1 => \indvar_flatten32_fu_138_reg[7]\(4),
      I2 => ap_loop_init_int,
      I3 => \indvar_flatten32_fu_138_reg[7]\(5),
      O => \indvar_flatten32_fu_138_reg[5]\(5)
    );
\indvar_flatten32_fu_138[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \indvar_flatten32_fu_138_reg[7]\(4),
      I1 => \indvar_flatten32_fu_138[6]_i_2_n_0\,
      I2 => \indvar_flatten32_fu_138_reg[7]\(5),
      I3 => ap_loop_init_int,
      I4 => \indvar_flatten32_fu_138_reg[7]\(6),
      O => \indvar_flatten32_fu_138_reg[5]\(6)
    );
\indvar_flatten32_fu_138[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888000000000000"
    )
        port map (
      I0 => \indvar_flatten32_fu_138_reg[7]\(3),
      I1 => \indvar_flatten32_fu_138_reg[7]\(1),
      I2 => ap_loop_init_int,
      I3 => grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_start_reg,
      I4 => \indvar_flatten32_fu_138_reg[7]\(0),
      I5 => \indvar_flatten32_fu_138_reg[7]\(2),
      O => \indvar_flatten32_fu_138[6]_i_2_n_0\
    );
\indvar_flatten32_fu_138[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080008080"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_start_reg,
      I1 => \^icmp_ln41_fu_389_p2\,
      I2 => ap_loop_init_int,
      I3 => gmem_0_RVALID,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => ap_done_cache_reg_0,
      O => grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_start_reg_reg(0)
    );
\indvar_flatten32_fu_138[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444044"
    )
        port map (
      I0 => \^icmp_ln41_fu_389_p2\,
      I1 => grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_start_reg,
      I2 => gmem_0_RVALID,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => ap_done_cache_reg_0,
      O => E(0)
    );
\indvar_flatten32_fu_138[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \indvar_flatten32_fu_138_reg[7]\(5),
      I1 => \indvar_flatten32_fu_138[7]_i_4_n_0\,
      I2 => \indvar_flatten32_fu_138_reg[7]\(6),
      I3 => ap_loop_init_int,
      I4 => \indvar_flatten32_fu_138_reg[7]\(7),
      O => \indvar_flatten32_fu_138_reg[5]\(7)
    );
\indvar_flatten32_fu_138[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \indvar_flatten32_fu_138_reg[7]\(4),
      I1 => \indvar_flatten32_fu_138_reg[7]\(2),
      I2 => \indvar_flatten32_fu_138_reg[7]\(0),
      I3 => ap_loop_init,
      I4 => \indvar_flatten32_fu_138_reg[7]\(1),
      I5 => \indvar_flatten32_fu_138_reg[7]\(3),
      O => \indvar_flatten32_fu_138[7]_i_4_n_0\
    );
\j_fu_122[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \indvar_flatten19_fu_130_reg[0]\,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_flow_control_loop_pipe_sequential_init_23 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_start_reg : in STD_LOGIC;
    \c_fu_114_reg[4]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_loop_init_int_reg_0 : in STD_LOGIC;
    gmem_0_RVALID : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter11_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[11]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gmem_0_ARREADY : in STD_LOGIC;
    ap_block_pp0_stage0_11001 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_flow_control_loop_pipe_sequential_init_23 : entity is "depthwise_conv_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_flow_control_loop_pipe_sequential_init_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_flow_control_loop_pipe_sequential_init_23 is
  signal ap_done_cache : STD_LOGIC;
  signal ap_done_cache_i_1_n_0 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i_fu_106[5]_i_1\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \j_fu_102[5]_i_1\ : label is "soft_lutpair441";
begin
\ap_CS_fsm[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB0BB0000"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_start_reg,
      I1 => ap_done_cache,
      I2 => ap_block_pp0_stage0_11001,
      I3 => ap_loop_exit_ready_pp0_iter11_reg,
      I4 => Q(1),
      I5 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F400F400F4FFF400"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_start_reg,
      I1 => ap_done_cache,
      I2 => \ap_CS_fsm_reg[11]\,
      I3 => Q(1),
      I4 => Q(2),
      I5 => gmem_0_ARREADY,
      O => D(1)
    );
ap_done_cache_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0FFD0D0"
    )
        port map (
      I0 => ap_loop_init_int_reg_0,
      I1 => gmem_0_RVALID,
      I2 => ap_loop_exit_ready_pp0_iter11_reg,
      I3 => grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_start_reg,
      I4 => ap_done_cache,
      O => ap_done_cache_i_1_n_0
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_i_1_n_0,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDDFF5D5DDD5D"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int,
      I2 => grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_start_reg,
      I3 => ap_loop_init_int_reg_0,
      I4 => gmem_0_RVALID,
      I5 => ap_loop_exit_ready_pp0_iter11_reg,
      O => ap_loop_init_int_i_1_n_0
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_i_1_n_0,
      Q => ap_loop_init_int,
      R => '0'
    );
\i_fu_106[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \c_fu_114_reg[4]\,
      O => SR(0)
    );
\j_fu_102[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => gmem_0_RVALID,
      I3 => ap_loop_init_int_reg_0,
      O => grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_start_reg_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_flow_control_loop_pipe_sequential_init_26 is
  port (
    add_ln53_1_fu_2236_p2 : out STD_LOGIC_VECTOR ( 13 downto 0 );
    indvar_flatten39_fu_448 : out STD_LOGIC;
    grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_ready : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    select_ln54_1_fu_2257_p3 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    icmp_ln54_fu_2245_p2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter20_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter20_reg_0 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter19_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    gmem_0_WREADY : in STD_LOGIC;
    grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_1 : in STD_LOGIC;
    indvar_flatten54_fu_456 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \indvar_flatten39_fu_448_reg[4]\ : in STD_LOGIC;
    \indvar_flatten39_fu_448_reg[4]_0\ : in STD_LOGIC;
    \indvar_flatten39_fu_448_reg[4]_1\ : in STD_LOGIC;
    \indvar_flatten39_fu_448_reg[4]_2\ : in STD_LOGIC;
    \indvar_flatten39_fu_448_reg[4]_3\ : in STD_LOGIC;
    \indvar_flatten39_fu_448_reg[7]\ : in STD_LOGIC;
    \indvar_flatten39_fu_448_reg[7]_0\ : in STD_LOGIC;
    \indvar_flatten39_fu_448_reg[7]_1\ : in STD_LOGIC;
    \indvar_flatten39_fu_448_reg[8]\ : in STD_LOGIC;
    \icmp_ln54_reg_4484_reg[0]\ : in STD_LOGIC;
    \indvar_flatten39_fu_448_reg[9]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[27]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_flow_control_loop_pipe_sequential_init_26 : entity is "depthwise_conv_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_flow_control_loop_pipe_sequential_init_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_flow_control_loop_pipe_sequential_init_26 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__1_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__1_n_0\ : STD_LOGIC;
  signal ap_sig_allocacmp_indvar_flatten54_load : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^icmp_ln54_fu_2245_p2\ : STD_LOGIC;
  signal \icmp_ln54_reg_4484[0]_i_3_n_0\ : STD_LOGIC;
  signal \indvar_flatten39_fu_448[6]_i_2_n_0\ : STD_LOGIC;
  signal \indvar_flatten39_fu_448[7]_i_2_n_0\ : STD_LOGIC;
  signal \indvar_flatten39_fu_448[8]_i_2_n_0\ : STD_LOGIC;
  signal \indvar_flatten39_fu_448[9]_i_2_n_0\ : STD_LOGIC;
  signal \indvar_flatten54_fu_456[13]_i_3_n_0\ : STD_LOGIC;
  signal \indvar_flatten54_fu_456[13]_i_6_n_0\ : STD_LOGIC;
  signal \indvar_flatten54_fu_456_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten54_fu_456_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten54_fu_456_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten54_fu_456_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten54_fu_456_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten54_fu_456_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten54_fu_456_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten54_fu_456_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten54_fu_456_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten54_fu_456_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten54_fu_456_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten54_fu_456_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_indvar_flatten54_fu_456_reg[13]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_indvar_flatten54_fu_456_reg[13]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter18_reg_reg_srl18_i_1 : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg_i_1 : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \i_fu_444[4]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \icmp_ln54_reg_4484[0]_i_3\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \indvar_flatten39_fu_448[0]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \indvar_flatten39_fu_448[1]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \indvar_flatten39_fu_448[2]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \indvar_flatten39_fu_448[3]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \indvar_flatten39_fu_448[5]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \indvar_flatten39_fu_448[6]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \indvar_flatten39_fu_448[9]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \indvar_flatten54_fu_456[0]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \indvar_flatten54_fu_456[13]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \indvar_flatten54_fu_456[13]_i_6\ : label is "soft_lutpair376";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \indvar_flatten54_fu_456_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \indvar_flatten54_fu_456_reg[13]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \indvar_flatten54_fu_456_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \indvar_flatten54_fu_456_reg[8]_i_1\ : label is 35;
begin
  icmp_ln54_fu_2245_p2 <= \^icmp_ln54_fu_2245_p2\;
\ap_CS_fsm[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB0BB0000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[27]\,
      I1 => ap_loop_exit_ready_pp0_iter19_reg,
      I2 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg,
      I3 => ap_done_cache,
      I4 => Q(1),
      I5 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FFD0D000000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => gmem_0_WREADY,
      I2 => ap_loop_exit_ready_pp0_iter19_reg,
      I3 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg,
      I4 => ap_done_cache,
      I5 => Q(1),
      O => D(1)
    );
\ap_done_cache_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F755F300"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => gmem_0_WREADY,
      I3 => ap_loop_exit_ready_pp0_iter19_reg,
      I4 => ap_done_cache,
      O => \ap_done_cache_i_1__1_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__1_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter1_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2220000D0000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => gmem_0_WREADY,
      I2 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg,
      I3 => \indvar_flatten54_fu_456[13]_i_3_n_0\,
      I4 => ap_rst_n,
      I5 => ap_enable_reg_pp0_iter1,
      O => ap_enable_reg_pp0_iter20_reg_0
    );
ap_loop_exit_ready_pp0_iter18_reg_reg_srl18_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => gmem_0_WREADY,
      I2 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg,
      I3 => \indvar_flatten54_fu_456[13]_i_3_n_0\,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_ready
    );
\ap_loop_init_int_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBF3BBFBFBF3FB"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter19_reg,
      I1 => ap_rst_n,
      I2 => ap_loop_init_int,
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => gmem_0_WREADY,
      I5 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg,
      O => \ap_loop_init_int_i_1__1_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__1_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF020"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => gmem_0_WREADY,
      I2 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg,
      I3 => \indvar_flatten54_fu_456[13]_i_3_n_0\,
      I4 => Q(0),
      O => ap_enable_reg_pp0_iter20_reg
    );
\i_fu_444[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A200"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => gmem_0_WREADY,
      I3 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg,
      O => SR(0)
    );
\icmp_ln54_reg_4484[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \icmp_ln54_reg_4484_reg[0]\,
      I1 => \indvar_flatten39_fu_448_reg[7]_1\,
      I2 => \indvar_flatten39_fu_448_reg[7]_0\,
      I3 => \indvar_flatten39_fu_448_reg[4]_2\,
      I4 => \icmp_ln54_reg_4484[0]_i_3_n_0\,
      I5 => \indvar_flatten39_fu_448_reg[7]\,
      O => \^icmp_ln54_fu_2245_p2\
    );
\icmp_ln54_reg_4484[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \icmp_ln54_reg_4484[0]_i_3_n_0\
    );
\indvar_flatten39_fu_448[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \indvar_flatten39_fu_448_reg[4]_1\,
      O => select_ln54_1_fu_2257_p3(0)
    );
\indvar_flatten39_fu_448[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \indvar_flatten39_fu_448_reg[4]_0\,
      I1 => ap_loop_init_int,
      I2 => \indvar_flatten39_fu_448_reg[4]_1\,
      O => select_ln54_1_fu_2257_p3(1)
    );
\indvar_flatten39_fu_448[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01050400"
    )
        port map (
      I0 => \^icmp_ln54_fu_2245_p2\,
      I1 => \indvar_flatten39_fu_448_reg[4]_1\,
      I2 => ap_loop_init_int,
      I3 => \indvar_flatten39_fu_448_reg[4]_0\,
      I4 => \indvar_flatten39_fu_448_reg[4]_2\,
      O => select_ln54_1_fu_2257_p3(2)
    );
\indvar_flatten39_fu_448[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AAA"
    )
        port map (
      I0 => \indvar_flatten39_fu_448_reg[4]\,
      I1 => \indvar_flatten39_fu_448_reg[4]_0\,
      I2 => \indvar_flatten39_fu_448_reg[4]_1\,
      I3 => \indvar_flatten39_fu_448_reg[4]_2\,
      I4 => ap_loop_init_int,
      O => select_ln54_1_fu_2257_p3(3)
    );
\indvar_flatten39_fu_448[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => \indvar_flatten39_fu_448_reg[4]\,
      I1 => \indvar_flatten39_fu_448_reg[4]_0\,
      I2 => \indvar_flatten39_fu_448_reg[4]_1\,
      I3 => \indvar_flatten39_fu_448_reg[4]_2\,
      I4 => \indvar_flatten39_fu_448_reg[4]_3\,
      I5 => \icmp_ln54_reg_4484[0]_i_3_n_0\,
      O => select_ln54_1_fu_2257_p3(4)
    );
\indvar_flatten39_fu_448[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22D2"
    )
        port map (
      I0 => \indvar_flatten39_fu_448_reg[4]_3\,
      I1 => \indvar_flatten39_fu_448[6]_i_2_n_0\,
      I2 => \indvar_flatten39_fu_448_reg[7]_0\,
      I3 => ap_loop_init_int,
      O => select_ln54_1_fu_2257_p3(5)
    );
\indvar_flatten39_fu_448[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2020DF20"
    )
        port map (
      I0 => \indvar_flatten39_fu_448_reg[7]_0\,
      I1 => \indvar_flatten39_fu_448[6]_i_2_n_0\,
      I2 => \indvar_flatten39_fu_448_reg[4]_3\,
      I3 => \indvar_flatten39_fu_448_reg[7]_1\,
      I4 => ap_loop_init_int,
      O => select_ln54_1_fu_2257_p3(6)
    );
\indvar_flatten39_fu_448[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF7FFF7FFF"
    )
        port map (
      I0 => \indvar_flatten39_fu_448_reg[4]_2\,
      I1 => \indvar_flatten39_fu_448_reg[4]_1\,
      I2 => \indvar_flatten39_fu_448_reg[4]_0\,
      I3 => \indvar_flatten39_fu_448_reg[4]\,
      I4 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \indvar_flatten39_fu_448[6]_i_2_n_0\
    );
\indvar_flatten39_fu_448[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000025222222"
    )
        port map (
      I0 => \indvar_flatten39_fu_448_reg[7]\,
      I1 => \icmp_ln54_reg_4484[0]_i_3_n_0\,
      I2 => \indvar_flatten39_fu_448[7]_i_2_n_0\,
      I3 => \indvar_flatten39_fu_448_reg[7]_0\,
      I4 => \indvar_flatten39_fu_448_reg[7]_1\,
      I5 => \^icmp_ln54_fu_2245_p2\,
      O => select_ln54_1_fu_2257_p3(7)
    );
\indvar_flatten39_fu_448[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \icmp_ln54_reg_4484[0]_i_3_n_0\,
      I1 => \indvar_flatten39_fu_448_reg[4]\,
      I2 => \indvar_flatten39_fu_448_reg[4]_0\,
      I3 => \indvar_flatten39_fu_448_reg[4]_1\,
      I4 => \indvar_flatten39_fu_448_reg[4]_2\,
      I5 => \indvar_flatten39_fu_448_reg[4]_3\,
      O => \indvar_flatten39_fu_448[7]_i_2_n_0\
    );
\indvar_flatten39_fu_448[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0025"
    )
        port map (
      I0 => \indvar_flatten39_fu_448[8]_i_2_n_0\,
      I1 => ap_loop_init_int,
      I2 => \indvar_flatten39_fu_448_reg[8]\,
      I3 => \^icmp_ln54_fu_2245_p2\,
      O => select_ln54_1_fu_2257_p3(8)
    );
\indvar_flatten39_fu_448[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => \indvar_flatten39_fu_448_reg[7]\,
      I1 => \indvar_flatten39_fu_448_reg[4]_3\,
      I2 => \indvar_flatten39_fu_448[6]_i_2_n_0\,
      I3 => \indvar_flatten39_fu_448_reg[7]_0\,
      I4 => \indvar_flatten39_fu_448_reg[7]_1\,
      O => \indvar_flatten39_fu_448[8]_i_2_n_0\
    );
\indvar_flatten39_fu_448[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0043"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \indvar_flatten39_fu_448_reg[9]\,
      I2 => \indvar_flatten39_fu_448[9]_i_2_n_0\,
      I3 => \^icmp_ln54_fu_2245_p2\,
      O => select_ln54_1_fu_2257_p3(9)
    );
\indvar_flatten39_fu_448[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \indvar_flatten39_fu_448_reg[7]_1\,
      I1 => \indvar_flatten39_fu_448_reg[7]_0\,
      I2 => \indvar_flatten39_fu_448[6]_i_2_n_0\,
      I3 => \indvar_flatten39_fu_448_reg[4]_3\,
      I4 => \indvar_flatten39_fu_448_reg[7]\,
      I5 => \indvar_flatten39_fu_448_reg[8]\,
      O => \indvar_flatten39_fu_448[9]_i_2_n_0\
    );
\indvar_flatten54_fu_456[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => indvar_flatten54_fu_456(0),
      O => add_ln53_1_fu_2236_p2(0)
    );
\indvar_flatten54_fu_456[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => indvar_flatten54_fu_456(12),
      I1 => ap_loop_init_int,
      I2 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg,
      O => ap_sig_allocacmp_indvar_flatten54_load(12)
    );
\indvar_flatten54_fu_456[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => indvar_flatten54_fu_456(11),
      I1 => ap_loop_init_int,
      I2 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg,
      O => ap_sig_allocacmp_indvar_flatten54_load(11)
    );
\indvar_flatten54_fu_456[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => indvar_flatten54_fu_456(10),
      I1 => ap_loop_init_int,
      I2 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg,
      O => ap_sig_allocacmp_indvar_flatten54_load(10)
    );
\indvar_flatten54_fu_456[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => indvar_flatten54_fu_456(9),
      I1 => ap_loop_init_int,
      I2 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg,
      O => ap_sig_allocacmp_indvar_flatten54_load(9)
    );
\indvar_flatten54_fu_456[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => gmem_0_WREADY,
      I2 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg,
      I3 => \indvar_flatten54_fu_456[13]_i_3_n_0\,
      O => indvar_flatten39_fu_448
    );
\indvar_flatten54_fu_456[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_0,
      I1 => \indvar_flatten54_fu_456[13]_i_6_n_0\,
      I2 => ap_enable_reg_pp0_iter1_reg_1,
      I3 => indvar_flatten54_fu_456(6),
      I4 => indvar_flatten54_fu_456(9),
      I5 => indvar_flatten54_fu_456(13),
      O => \indvar_flatten54_fu_456[13]_i_3_n_0\
    );
\indvar_flatten54_fu_456[13]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => indvar_flatten54_fu_456(13),
      I1 => ap_loop_init_int,
      I2 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg,
      O => ap_sig_allocacmp_indvar_flatten54_load(13)
    );
\indvar_flatten54_fu_456[13]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => indvar_flatten54_fu_456(10),
      I2 => indvar_flatten54_fu_456(7),
      I3 => indvar_flatten54_fu_456(2),
      O => \indvar_flatten54_fu_456[13]_i_6_n_0\
    );
\indvar_flatten54_fu_456[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => indvar_flatten54_fu_456(0),
      I1 => ap_loop_init_int,
      I2 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg,
      O => ap_sig_allocacmp_indvar_flatten54_load(0)
    );
\indvar_flatten54_fu_456[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => indvar_flatten54_fu_456(4),
      I1 => ap_loop_init_int,
      I2 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg,
      O => ap_sig_allocacmp_indvar_flatten54_load(4)
    );
\indvar_flatten54_fu_456[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => indvar_flatten54_fu_456(3),
      I1 => ap_loop_init_int,
      I2 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg,
      O => ap_sig_allocacmp_indvar_flatten54_load(3)
    );
\indvar_flatten54_fu_456[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => indvar_flatten54_fu_456(2),
      I1 => ap_loop_init_int,
      I2 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg,
      O => ap_sig_allocacmp_indvar_flatten54_load(2)
    );
\indvar_flatten54_fu_456[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => indvar_flatten54_fu_456(1),
      I1 => ap_loop_init_int,
      I2 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg,
      O => ap_sig_allocacmp_indvar_flatten54_load(1)
    );
\indvar_flatten54_fu_456[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => indvar_flatten54_fu_456(8),
      I1 => ap_loop_init_int,
      I2 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg,
      O => ap_sig_allocacmp_indvar_flatten54_load(8)
    );
\indvar_flatten54_fu_456[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => indvar_flatten54_fu_456(7),
      I1 => ap_loop_init_int,
      I2 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg,
      O => ap_sig_allocacmp_indvar_flatten54_load(7)
    );
\indvar_flatten54_fu_456[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => indvar_flatten54_fu_456(6),
      I1 => ap_loop_init_int,
      I2 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg,
      O => ap_sig_allocacmp_indvar_flatten54_load(6)
    );
\indvar_flatten54_fu_456[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => indvar_flatten54_fu_456(5),
      I1 => ap_loop_init_int,
      I2 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg,
      O => ap_sig_allocacmp_indvar_flatten54_load(5)
    );
\indvar_flatten54_fu_456_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten54_fu_456_reg[8]_i_1_n_0\,
      CO(3) => \indvar_flatten54_fu_456_reg[12]_i_1_n_0\,
      CO(2) => \indvar_flatten54_fu_456_reg[12]_i_1_n_1\,
      CO(1) => \indvar_flatten54_fu_456_reg[12]_i_1_n_2\,
      CO(0) => \indvar_flatten54_fu_456_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln53_1_fu_2236_p2(12 downto 9),
      S(3 downto 0) => ap_sig_allocacmp_indvar_flatten54_load(12 downto 9)
    );
\indvar_flatten54_fu_456_reg[13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten54_fu_456_reg[12]_i_1_n_0\,
      CO(3 downto 0) => \NLW_indvar_flatten54_fu_456_reg[13]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_indvar_flatten54_fu_456_reg[13]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => add_ln53_1_fu_2236_p2(13),
      S(3 downto 1) => B"000",
      S(0) => ap_sig_allocacmp_indvar_flatten54_load(13)
    );
\indvar_flatten54_fu_456_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \indvar_flatten54_fu_456_reg[4]_i_1_n_0\,
      CO(2) => \indvar_flatten54_fu_456_reg[4]_i_1_n_1\,
      CO(1) => \indvar_flatten54_fu_456_reg[4]_i_1_n_2\,
      CO(0) => \indvar_flatten54_fu_456_reg[4]_i_1_n_3\,
      CYINIT => ap_sig_allocacmp_indvar_flatten54_load(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln53_1_fu_2236_p2(4 downto 1),
      S(3 downto 0) => ap_sig_allocacmp_indvar_flatten54_load(4 downto 1)
    );
\indvar_flatten54_fu_456_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten54_fu_456_reg[4]_i_1_n_0\,
      CO(3) => \indvar_flatten54_fu_456_reg[8]_i_1_n_0\,
      CO(2) => \indvar_flatten54_fu_456_reg[8]_i_1_n_1\,
      CO(1) => \indvar_flatten54_fu_456_reg[8]_i_1_n_2\,
      CO(0) => \indvar_flatten54_fu_456_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln53_1_fu_2236_p2(8 downto 5),
      S(3 downto 0) => ap_sig_allocacmp_indvar_flatten54_load(8 downto 5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized4_49\ is
  port (
    ost_ctrl_empty_n : out STD_LOGIC;
    ost_ctrl_ready : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ost_ctrl_valid : in STD_LOGIC;
    local_BURST_RREADY : in STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    \num_data_cnt_reg[0]_0\ : in STD_LOGIC;
    \num_data_cnt_reg[0]_1\ : in STD_LOGIC;
    \num_data_cnt1__0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized4_49\ : entity is "depthwise_conv_gmem_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized4_49\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized4_49\ is
  signal \dout_vld_i_1__11_n_0\ : STD_LOGIC;
  signal \empty_n1__11\ : STD_LOGIC;
  signal \empty_n_i_1__11_n_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \full_n1__4\ : STD_LOGIC;
  signal \full_n_i_1__4_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__11_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__10_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__10_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__10_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1__7_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2__7_n_0\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \num_data_cnt[0]_i_1__11_n_0\ : STD_LOGIC;
  signal \num_data_cnt[1]_i_1__10_n_0\ : STD_LOGIC;
  signal \num_data_cnt[2]_i_1__10_n_0\ : STD_LOGIC;
  signal \num_data_cnt[3]_i_1__10_n_0\ : STD_LOGIC;
  signal \num_data_cnt[4]_i_1__7_n_0\ : STD_LOGIC;
  signal \num_data_cnt[4]_i_2__7_n_0\ : STD_LOGIC;
  signal num_data_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^ost_ctrl_empty_n\ : STD_LOGIC;
  signal \^ost_ctrl_ready\ : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_vld_i_1__11\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \empty_n_i_2__8\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__11\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__10\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__10\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_3__7\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \num_data_cnt[2]_i_1__10\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \num_data_cnt[3]_i_1__10\ : label is "soft_lutpair109";
begin
  ost_ctrl_empty_n <= \^ost_ctrl_empty_n\;
  ost_ctrl_ready <= \^ost_ctrl_ready\;
\dout_vld_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => local_BURST_RREADY,
      I2 => \^ost_ctrl_empty_n\,
      O => \dout_vld_i_1__11_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__11_n_0\,
      Q => \^ost_ctrl_empty_n\,
      R => SR(0)
    );
\empty_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF750075007500"
    )
        port map (
      I0 => \empty_n1__11\,
      I1 => local_BURST_RREADY,
      I2 => \^ost_ctrl_empty_n\,
      I3 => empty_n_reg_n_0,
      I4 => ost_ctrl_valid,
      I5 => \^ost_ctrl_ready\,
      O => \empty_n_i_1__11_n_0\
    );
\empty_n_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(4),
      O => \empty_n1__11\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__11_n_0\,
      Q => empty_n_reg_n_0,
      R => SR(0)
    );
\full_n_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5444"
    )
        port map (
      I0 => \full_n1__4\,
      I1 => \^ost_ctrl_ready\,
      I2 => \^ost_ctrl_empty_n\,
      I3 => local_BURST_RREADY,
      O => \full_n_i_1__4_n_0\
    );
\full_n_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \num_data_cnt1__0\,
      I1 => num_data_cnt_reg(2),
      I2 => num_data_cnt_reg(3),
      I3 => num_data_cnt_reg(0),
      I4 => num_data_cnt_reg(1),
      I5 => num_data_cnt_reg(4),
      O => \full_n1__4\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__4_n_0\,
      Q => \^ost_ctrl_ready\,
      S => SR(0)
    );
\mOutPtr[0]_i_1__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__11_n_0\
    );
\mOutPtr[1]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => p_17_in,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__10_n_0\
    );
\mOutPtr[2]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => p_17_in,
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__10_n_0\
    );
\mOutPtr[3]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => p_17_in,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_1__10_n_0\
    );
\mOutPtr[4]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78788878"
    )
        port map (
      I0 => \^ost_ctrl_ready\,
      I1 => ost_ctrl_valid,
      I2 => empty_n_reg_n_0,
      I3 => \^ost_ctrl_empty_n\,
      I4 => local_BURST_RREADY,
      O => \mOutPtr[4]_i_1__7_n_0\
    );
\mOutPtr[4]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => p_17_in,
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(4),
      I5 => mOutPtr_reg(3),
      O => \mOutPtr[4]_i_2__7_n_0\
    );
\mOutPtr[4]_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08008888"
    )
        port map (
      I0 => ost_ctrl_valid,
      I1 => \^ost_ctrl_ready\,
      I2 => local_BURST_RREADY,
      I3 => \^ost_ctrl_empty_n\,
      I4 => empty_n_reg_n_0,
      O => p_17_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__7_n_0\,
      D => \mOutPtr[0]_i_1__11_n_0\,
      Q => mOutPtr_reg(0),
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__7_n_0\,
      D => \mOutPtr[1]_i_1__10_n_0\,
      Q => mOutPtr_reg(1),
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__7_n_0\,
      D => \mOutPtr[2]_i_1__10_n_0\,
      Q => mOutPtr_reg(2),
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__7_n_0\,
      D => \mOutPtr[3]_i_1__10_n_0\,
      Q => mOutPtr_reg(3),
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__7_n_0\,
      D => \mOutPtr[4]_i_2__7_n_0\,
      Q => mOutPtr_reg(4),
      R => SR(0)
    );
\num_data_cnt[0]_i_1__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      O => \num_data_cnt[0]_i_1__11_n_0\
    );
\num_data_cnt[1]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6A6A6A55959595"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      I1 => ost_ctrl_valid,
      I2 => \^ost_ctrl_ready\,
      I3 => local_BURST_RREADY,
      I4 => \^ost_ctrl_empty_n\,
      I5 => num_data_cnt_reg(1),
      O => \num_data_cnt[1]_i_1__10_n_0\
    );
\num_data_cnt[2]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      I1 => \num_data_cnt1__0\,
      I2 => num_data_cnt_reg(2),
      I3 => num_data_cnt_reg(1),
      O => \num_data_cnt[2]_i_1__10_n_0\
    );
\num_data_cnt[3]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \num_data_cnt1__0\,
      I1 => num_data_cnt_reg(0),
      I2 => num_data_cnt_reg(1),
      I3 => num_data_cnt_reg(3),
      I4 => num_data_cnt_reg(2),
      O => \num_data_cnt[3]_i_1__10_n_0\
    );
\num_data_cnt[4]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75FF8A008A008A00"
    )
        port map (
      I0 => \^ost_ctrl_ready\,
      I1 => m_axi_gmem_ARREADY,
      I2 => \num_data_cnt_reg[0]_0\,
      I3 => \num_data_cnt_reg[0]_1\,
      I4 => \^ost_ctrl_empty_n\,
      I5 => local_BURST_RREADY,
      O => \num_data_cnt[4]_i_1__7_n_0\
    );
\num_data_cnt[4]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => num_data_cnt_reg(1),
      I1 => num_data_cnt_reg(0),
      I2 => \num_data_cnt1__0\,
      I3 => num_data_cnt_reg(2),
      I4 => num_data_cnt_reg(4),
      I5 => num_data_cnt_reg(3),
      O => \num_data_cnt[4]_i_2__7_n_0\
    );
\num_data_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__7_n_0\,
      D => \num_data_cnt[0]_i_1__11_n_0\,
      Q => num_data_cnt_reg(0),
      R => SR(0)
    );
\num_data_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__7_n_0\,
      D => \num_data_cnt[1]_i_1__10_n_0\,
      Q => num_data_cnt_reg(1),
      R => SR(0)
    );
\num_data_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__7_n_0\,
      D => \num_data_cnt[2]_i_1__10_n_0\,
      Q => num_data_cnt_reg(2),
      R => SR(0)
    );
\num_data_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__7_n_0\,
      D => \num_data_cnt[3]_i_1__10_n_0\,
      Q => num_data_cnt_reg(3),
      R => SR(0)
    );
\num_data_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__7_n_0\,
      D => \num_data_cnt[4]_i_2__7_n_0\,
      Q => num_data_cnt_reg(4),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized5\ is
  port (
    dout_vld_reg_0 : out STD_LOGIC;
    ursp_ready : out STD_LOGIC;
    ap_done : out STD_LOGIC;
    dout_vld_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \push__0\ : in STD_LOGIC;
    dout_vld_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \num_data_cnt1__0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized5\ : entity is "depthwise_conv_gmem_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized5\ is
  signal \dout_vld_i_1__6_n_0\ : STD_LOGIC;
  signal \^dout_vld_reg_0\ : STD_LOGIC;
  signal \empty_n_i_1__6_n_0\ : STD_LOGIC;
  signal \empty_n_i_2__10_n_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \full_n1__3\ : STD_LOGIC;
  signal \full_n_i_1__2_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__0_n_0\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \num_data_cnt[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \num_data_cnt[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \num_data_cnt[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \num_data_cnt[3]_i_2__0_n_0\ : STD_LOGIC;
  signal num_data_cnt_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_17_in : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal \^ursp_ready\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[32]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \dout_vld_i_1__6\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \empty_n_i_2__10\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \empty_n_i_3__0\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \full_n_i_1__2\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \full_n_i_2__4\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of int_task_ap_done_i_2 : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__5\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__5\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2__0\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_3\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \num_data_cnt[0]_i_1__5\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \num_data_cnt[1]_i_1__5\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \num_data_cnt[3]_i_2__0\ : label is "soft_lutpair364";
begin
  dout_vld_reg_0 <= \^dout_vld_reg_0\;
  ursp_ready <= \^ursp_ready\;
\ap_CS_fsm[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^dout_vld_reg_0\,
      I1 => dout_vld_reg_2(1),
      I2 => dout_vld_reg_2(0),
      O => dout_vld_reg_1(0)
    );
\dout_vld_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => \^dout_vld_reg_0\,
      I2 => dout_vld_reg_2(1),
      O => \dout_vld_i_1__6_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__6_n_0\,
      Q => \^dout_vld_reg_0\,
      R => SR(0)
    );
\empty_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00FF0000"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(2),
      I2 => \empty_n_i_2__10_n_0\,
      I3 => pop,
      I4 => \push__0\,
      I5 => empty_n_reg_n_0,
      O => \empty_n_i_1__6_n_0\
    );
\empty_n_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      O => \empty_n_i_2__10_n_0\
    );
\empty_n_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => \^dout_vld_reg_0\,
      I2 => dout_vld_reg_2(1),
      O => pop
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__6_n_0\,
      Q => empty_n_reg_n_0,
      R => SR(0)
    );
\full_n_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55551000"
    )
        port map (
      I0 => \full_n1__3\,
      I1 => \push__0\,
      I2 => dout_vld_reg_2(1),
      I3 => \^dout_vld_reg_0\,
      I4 => \^ursp_ready\,
      O => \full_n_i_1__2_n_0\
    );
\full_n_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \num_data_cnt1__0\,
      I1 => num_data_cnt_reg(2),
      I2 => num_data_cnt_reg(1),
      I3 => num_data_cnt_reg(0),
      I4 => num_data_cnt_reg(3),
      O => \full_n1__3\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__2_n_0\,
      Q => \^ursp_ready\,
      S => SR(0)
    );
int_task_ap_done_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dout_vld_reg_0\,
      I1 => dout_vld_reg_2(1),
      O => ap_done
    );
\mOutPtr[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__5_n_0\
    );
\mOutPtr[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AA666659559999"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => \push__0\,
      I2 => dout_vld_reg_2(1),
      I3 => \^dout_vld_reg_0\,
      I4 => empty_n_reg_n_0,
      I5 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__5_n_0\
    );
\mOutPtr[2]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => p_17_in,
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__5_n_0\
    );
\mOutPtr[3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"66A6"
    )
        port map (
      I0 => \push__0\,
      I1 => empty_n_reg_n_0,
      I2 => \^dout_vld_reg_0\,
      I3 => dout_vld_reg_2(1),
      O => \mOutPtr[3]_i_1__5_n_0\
    );
\mOutPtr[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => p_17_in,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_2__0_n_0\
    );
\mOutPtr[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20AA"
    )
        port map (
      I0 => \push__0\,
      I1 => dout_vld_reg_2(1),
      I2 => \^dout_vld_reg_0\,
      I3 => empty_n_reg_n_0,
      O => p_17_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__5_n_0\,
      D => \mOutPtr[0]_i_1__5_n_0\,
      Q => mOutPtr_reg(0),
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__5_n_0\,
      D => \mOutPtr[1]_i_1__5_n_0\,
      Q => mOutPtr_reg(1),
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__5_n_0\,
      D => \mOutPtr[2]_i_1__5_n_0\,
      Q => mOutPtr_reg(2),
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__5_n_0\,
      D => \mOutPtr[3]_i_2__0_n_0\,
      Q => mOutPtr_reg(3),
      R => SR(0)
    );
\num_data_cnt[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      O => \num_data_cnt[0]_i_1__5_n_0\
    );
\num_data_cnt[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6665999"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      I1 => \push__0\,
      I2 => \^dout_vld_reg_0\,
      I3 => dout_vld_reg_2(1),
      I4 => num_data_cnt_reg(1),
      O => \num_data_cnt[1]_i_1__5_n_0\
    );
\num_data_cnt[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7770888AEEE5111"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      I1 => \push__0\,
      I2 => \^dout_vld_reg_0\,
      I3 => dout_vld_reg_2(1),
      I4 => num_data_cnt_reg(2),
      I5 => num_data_cnt_reg(1),
      O => \num_data_cnt[2]_i_1__5_n_0\
    );
\num_data_cnt[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \num_data_cnt1__0\,
      I1 => num_data_cnt_reg(0),
      I2 => num_data_cnt_reg(1),
      I3 => num_data_cnt_reg(3),
      I4 => num_data_cnt_reg(2),
      O => \num_data_cnt[3]_i_2__0_n_0\
    );
\num_data_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \num_data_cnt[0]_i_1__5_n_0\,
      Q => num_data_cnt_reg(0),
      R => SR(0)
    );
\num_data_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \num_data_cnt[1]_i_1__5_n_0\,
      Q => num_data_cnt_reg(1),
      R => SR(0)
    );
\num_data_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \num_data_cnt[2]_i_1__5_n_0\,
      Q => num_data_cnt_reg(2),
      R => SR(0)
    );
\num_data_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \num_data_cnt[3]_i_2__0_n_0\,
      Q => num_data_cnt_reg(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_mem is
  port (
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    ready_for_outstanding : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg_1 : in STD_LOGIC_VECTOR ( 32 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_reg_2 : in STD_LOGIC;
    mem_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    local_AXI_RREADY : in STD_LOGIC;
    ready_for_outstanding_reg : in STD_LOGIC;
    mem_reg_4 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_mem;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_mem is
  signal \^webwe\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal local_AXI_RLAST : STD_LOGIC_VECTOR ( 1 to 1 );
  signal mem_reg_i_1_n_0 : STD_LOGIC;
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p2_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p2_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 8670;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "depthwise_conv_gmem_m_axi/load_unit_0/buff_rdata/U_fifo_mem/mem_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of mem_reg : label is "block";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 256;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 33;
begin
  WEBWE(0) <= \^webwe\(0);
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 5) => Q(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => mem_reg_0(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => mem_reg_1(15 downto 0),
      DIBDI(15 downto 0) => mem_reg_1(31 downto 16),
      DIPADIP(1) => mem_reg_1(32),
      DIPADIP(0) => DIPADIP(0),
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => D(15 downto 0),
      DOBDO(15 downto 0) => D(31 downto 16),
      DOPADOP(1) => local_AXI_RLAST(1),
      DOPADOP(0) => D(32),
      DOPBDOP(1 downto 0) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => mem_reg_i_1_n_0,
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => SR(0),
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => \^webwe\(0),
      WEBWE(2) => \^webwe\(0),
      WEBWE(1) => \^webwe\(0),
      WEBWE(0) => \^webwe\(0)
    );
mem_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => local_AXI_RREADY,
      I1 => ready_for_outstanding_reg,
      I2 => mem_reg_4,
      I3 => ap_rst_n,
      O => mem_reg_i_1_n_0
    );
mem_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_reg_2,
      I1 => mem_reg_3(0),
      O => \^webwe\(0)
    );
ready_for_outstanding_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => local_AXI_RREADY,
      I1 => ready_for_outstanding_reg,
      I2 => local_AXI_RLAST(1),
      O => ready_for_outstanding
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_reg_slice is
  port (
    local_AXI_RREADY : out STD_LOGIC;
    \bus_wide_gen.first_split_pred_reg\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.first_data_pred_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_22_in : out STD_LOGIC;
    \pop_dout__0\ : out STD_LOGIC;
    p_17_in : out STD_LOGIC;
    \ap_CS_fsm_reg[19]\ : out STD_LOGIC;
    \bus_wide_gen.split_cnt1__0\ : out STD_LOGIC;
    \bus_wide_gen.last_data__0\ : out STD_LOGIC;
    \state_reg[0]_1\ : out STD_LOGIC;
    \bus_wide_gen.first_split_pred_reg_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \bus_wide_gen.split_cnt_buf_reg[0]\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \bus_wide_gen.first_split_pred_reg_1\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]_0\ : in STD_LOGIC;
    \bus_wide_gen.first_data_pred_reg_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_21_in : in STD_LOGIC;
    local_AXI_RVALID : in STD_LOGIC;
    \bus_wide_gen.offset_valid\ : in STD_LOGIC;
    \bus_wide_gen.last_split0__2\ : in STD_LOGIC;
    \bus_wide_gen.data_valid_reg\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[31]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter11 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \bus_wide_gen.data_buf_reg[31]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus_wide_gen.ready_for_data__0\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[31]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bus_wide_gen.data_buf_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \bus_wide_gen.split_cnt_buf_reg[0]_1\ : in STD_LOGIC;
    \data_p2_reg[32]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_reg_slice;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_reg_slice is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[19]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf01_in\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \bus_wide_gen.data_buf1__0__0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[31]_i_6_n_0\ : STD_LOGIC;
  signal \^bus_wide_gen.split_cnt1__0\ : STD_LOGIC;
  signal \data_p1[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[10]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[11]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[12]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[13]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[14]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[15]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[16]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[17]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[18]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[19]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[20]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[21]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[22]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[23]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[24]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[25]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[26]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[27]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[28]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[29]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[30]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[31]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[32]_i_2_n_0\ : STD_LOGIC;
  signal \data_p1[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[5]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[7]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[8]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[9]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[24]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[25]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[26]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[28]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[29]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[9]\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal load_p1 : STD_LOGIC;
  signal \^local_axi_rready\ : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^p_17_in\ : STD_LOGIC;
  signal \^p_22_in\ : STD_LOGIC;
  signal s_ready_t_i_1_n_0 : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^state_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_2\ : label is "soft_lutpair288";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[10]_i_2\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[11]_i_2\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[12]_i_2\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[13]_i_2\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[14]_i_2\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[15]_i_2\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[16]_i_2\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[17]_i_2\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[18]_i_2\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[19]_i_2\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[20]_i_2\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[21]_i_2\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[22]_i_2\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[23]_i_2\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[31]_i_3\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[8]_i_2\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[9]_i_2\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_valid_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \bus_wide_gen.first_data_pred_i_3\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \bus_wide_gen.first_split_pred_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of s_ready_t_i_1 : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \state[1]_i_1__1\ : label is "soft_lutpair286";
begin
  E(0) <= \^e\(0);
  Q(0) <= \^q\(0);
  \ap_CS_fsm_reg[19]\ <= \^ap_cs_fsm_reg[19]\;
  \bus_wide_gen.split_cnt1__0\ <= \^bus_wide_gen.split_cnt1__0\;
  local_AXI_RREADY <= \^local_axi_rready\;
  p_17_in <= \^p_17_in\;
  p_22_in <= \^p_22_in\;
  \state_reg[0]_0\(0) <= \^state_reg[0]_0\(0);
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0602"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \^p_22_in\,
      I3 => local_AXI_RVALID,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4D184818"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \^p_22_in\,
      I2 => \state__0\(1),
      I3 => local_AXI_RVALID,
      I4 => \^local_axi_rready\,
      O => \next__0\(1)
    );
\FSM_sequential_state[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => \^e\(0),
      I2 => \bus_wide_gen.last_split0__2\,
      O => \^p_22_in\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\bus_wide_gen.data_buf[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF077F088F000"
    )
        port map (
      I0 => \bus_wide_gen.first_split_pred_reg_1\,
      I1 => \^e\(0),
      I2 => \bus_wide_gen.data_buf01_in\(0),
      I3 => \bus_wide_gen.data_buf1__0__0\,
      I4 => \data_p1_reg_n_0_[0]\,
      I5 => \bus_wide_gen.data_buf_reg[23]\(0),
      O => \bus_wide_gen.first_split_pred_reg_0\(0)
    );
\bus_wide_gen.data_buf[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_p1_reg_n_0_[24]\,
      I1 => \data_p1_reg_n_0_[8]\,
      I2 => \bus_wide_gen.data_buf_reg[31]_0\(0),
      I3 => \data_p1_reg_n_0_[16]\,
      I4 => \bus_wide_gen.data_buf_reg[31]_0\(1),
      I5 => \data_p1_reg_n_0_[0]\,
      O => \bus_wide_gen.data_buf01_in\(0)
    );
\bus_wide_gen.data_buf[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF077F088F000"
    )
        port map (
      I0 => \bus_wide_gen.first_split_pred_reg_1\,
      I1 => \^e\(0),
      I2 => \bus_wide_gen.data_buf01_in\(10),
      I3 => \bus_wide_gen.data_buf1__0__0\,
      I4 => \data_p1_reg_n_0_[10]\,
      I5 => \bus_wide_gen.data_buf_reg[23]\(10),
      O => \bus_wide_gen.first_split_pred_reg_0\(10)
    );
\bus_wide_gen.data_buf[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_p1_reg_n_0_[18]\,
      I1 => \bus_wide_gen.data_buf_reg[31]_0\(0),
      I2 => \data_p1_reg_n_0_[26]\,
      I3 => \bus_wide_gen.data_buf_reg[31]_0\(1),
      I4 => \data_p1_reg_n_0_[10]\,
      O => \bus_wide_gen.data_buf01_in\(10)
    );
\bus_wide_gen.data_buf[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF077F088F000"
    )
        port map (
      I0 => \bus_wide_gen.first_split_pred_reg_1\,
      I1 => \^e\(0),
      I2 => \bus_wide_gen.data_buf01_in\(11),
      I3 => \bus_wide_gen.data_buf1__0__0\,
      I4 => \data_p1_reg_n_0_[11]\,
      I5 => \bus_wide_gen.data_buf_reg[23]\(11),
      O => \bus_wide_gen.first_split_pred_reg_0\(11)
    );
\bus_wide_gen.data_buf[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_p1_reg_n_0_[19]\,
      I1 => \bus_wide_gen.data_buf_reg[31]_0\(0),
      I2 => \data_p1_reg_n_0_[27]\,
      I3 => \bus_wide_gen.data_buf_reg[31]_0\(1),
      I4 => \data_p1_reg_n_0_[11]\,
      O => \bus_wide_gen.data_buf01_in\(11)
    );
\bus_wide_gen.data_buf[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF077F088F000"
    )
        port map (
      I0 => \bus_wide_gen.first_split_pred_reg_1\,
      I1 => \^e\(0),
      I2 => \bus_wide_gen.data_buf01_in\(12),
      I3 => \bus_wide_gen.data_buf1__0__0\,
      I4 => \data_p1_reg_n_0_[12]\,
      I5 => \bus_wide_gen.data_buf_reg[23]\(12),
      O => \bus_wide_gen.first_split_pred_reg_0\(12)
    );
\bus_wide_gen.data_buf[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_p1_reg_n_0_[20]\,
      I1 => \bus_wide_gen.data_buf_reg[31]_0\(0),
      I2 => \data_p1_reg_n_0_[28]\,
      I3 => \bus_wide_gen.data_buf_reg[31]_0\(1),
      I4 => \data_p1_reg_n_0_[12]\,
      O => \bus_wide_gen.data_buf01_in\(12)
    );
\bus_wide_gen.data_buf[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF077F088F000"
    )
        port map (
      I0 => \bus_wide_gen.first_split_pred_reg_1\,
      I1 => \^e\(0),
      I2 => \bus_wide_gen.data_buf01_in\(13),
      I3 => \bus_wide_gen.data_buf1__0__0\,
      I4 => \data_p1_reg_n_0_[13]\,
      I5 => \bus_wide_gen.data_buf_reg[23]\(13),
      O => \bus_wide_gen.first_split_pred_reg_0\(13)
    );
\bus_wide_gen.data_buf[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_p1_reg_n_0_[21]\,
      I1 => \bus_wide_gen.data_buf_reg[31]_0\(0),
      I2 => \data_p1_reg_n_0_[29]\,
      I3 => \bus_wide_gen.data_buf_reg[31]_0\(1),
      I4 => \data_p1_reg_n_0_[13]\,
      O => \bus_wide_gen.data_buf01_in\(13)
    );
\bus_wide_gen.data_buf[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF077F088F000"
    )
        port map (
      I0 => \bus_wide_gen.first_split_pred_reg_1\,
      I1 => \^e\(0),
      I2 => \bus_wide_gen.data_buf01_in\(14),
      I3 => \bus_wide_gen.data_buf1__0__0\,
      I4 => \data_p1_reg_n_0_[14]\,
      I5 => \bus_wide_gen.data_buf_reg[23]\(14),
      O => \bus_wide_gen.first_split_pred_reg_0\(14)
    );
\bus_wide_gen.data_buf[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_p1_reg_n_0_[22]\,
      I1 => \bus_wide_gen.data_buf_reg[31]_0\(0),
      I2 => \data_p1_reg_n_0_[30]\,
      I3 => \bus_wide_gen.data_buf_reg[31]_0\(1),
      I4 => \data_p1_reg_n_0_[14]\,
      O => \bus_wide_gen.data_buf01_in\(14)
    );
\bus_wide_gen.data_buf[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF077F088F000"
    )
        port map (
      I0 => \bus_wide_gen.first_split_pred_reg_1\,
      I1 => \^e\(0),
      I2 => \bus_wide_gen.data_buf01_in\(15),
      I3 => \bus_wide_gen.data_buf1__0__0\,
      I4 => \data_p1_reg_n_0_[15]\,
      I5 => \bus_wide_gen.data_buf_reg[23]\(15),
      O => \bus_wide_gen.first_split_pred_reg_0\(15)
    );
\bus_wide_gen.data_buf[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_p1_reg_n_0_[23]\,
      I1 => \bus_wide_gen.data_buf_reg[31]_0\(0),
      I2 => \data_p1_reg_n_0_[31]\,
      I3 => \bus_wide_gen.data_buf_reg[31]_0\(1),
      I4 => \data_p1_reg_n_0_[15]\,
      O => \bus_wide_gen.data_buf01_in\(15)
    );
\bus_wide_gen.data_buf[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF077F088F000"
    )
        port map (
      I0 => \bus_wide_gen.first_split_pred_reg_1\,
      I1 => \^e\(0),
      I2 => \bus_wide_gen.data_buf01_in\(16),
      I3 => \bus_wide_gen.data_buf1__0__0\,
      I4 => \data_p1_reg_n_0_[16]\,
      I5 => \bus_wide_gen.data_buf_reg[23]\(16),
      O => \bus_wide_gen.first_split_pred_reg_0\(16)
    );
\bus_wide_gen.data_buf[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \data_p1_reg_n_0_[24]\,
      I1 => \bus_wide_gen.data_buf_reg[31]_0\(0),
      I2 => \data_p1_reg_n_0_[16]\,
      I3 => \bus_wide_gen.data_buf_reg[31]_0\(1),
      O => \bus_wide_gen.data_buf01_in\(16)
    );
\bus_wide_gen.data_buf[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF077F088F000"
    )
        port map (
      I0 => \bus_wide_gen.first_split_pred_reg_1\,
      I1 => \^e\(0),
      I2 => \bus_wide_gen.data_buf01_in\(17),
      I3 => \bus_wide_gen.data_buf1__0__0\,
      I4 => \data_p1_reg_n_0_[17]\,
      I5 => \bus_wide_gen.data_buf_reg[23]\(17),
      O => \bus_wide_gen.first_split_pred_reg_0\(17)
    );
\bus_wide_gen.data_buf[17]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \data_p1_reg_n_0_[25]\,
      I1 => \bus_wide_gen.data_buf_reg[31]_0\(0),
      I2 => \data_p1_reg_n_0_[17]\,
      I3 => \bus_wide_gen.data_buf_reg[31]_0\(1),
      O => \bus_wide_gen.data_buf01_in\(17)
    );
\bus_wide_gen.data_buf[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF077F088F000"
    )
        port map (
      I0 => \bus_wide_gen.first_split_pred_reg_1\,
      I1 => \^e\(0),
      I2 => \bus_wide_gen.data_buf01_in\(18),
      I3 => \bus_wide_gen.data_buf1__0__0\,
      I4 => \data_p1_reg_n_0_[18]\,
      I5 => \bus_wide_gen.data_buf_reg[23]\(18),
      O => \bus_wide_gen.first_split_pred_reg_0\(18)
    );
\bus_wide_gen.data_buf[18]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \data_p1_reg_n_0_[26]\,
      I1 => \bus_wide_gen.data_buf_reg[31]_0\(0),
      I2 => \data_p1_reg_n_0_[18]\,
      I3 => \bus_wide_gen.data_buf_reg[31]_0\(1),
      O => \bus_wide_gen.data_buf01_in\(18)
    );
\bus_wide_gen.data_buf[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF077F088F000"
    )
        port map (
      I0 => \bus_wide_gen.first_split_pred_reg_1\,
      I1 => \^e\(0),
      I2 => \bus_wide_gen.data_buf01_in\(19),
      I3 => \bus_wide_gen.data_buf1__0__0\,
      I4 => \data_p1_reg_n_0_[19]\,
      I5 => \bus_wide_gen.data_buf_reg[23]\(19),
      O => \bus_wide_gen.first_split_pred_reg_0\(19)
    );
\bus_wide_gen.data_buf[19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \data_p1_reg_n_0_[27]\,
      I1 => \bus_wide_gen.data_buf_reg[31]_0\(0),
      I2 => \data_p1_reg_n_0_[19]\,
      I3 => \bus_wide_gen.data_buf_reg[31]_0\(1),
      O => \bus_wide_gen.data_buf01_in\(19)
    );
\bus_wide_gen.data_buf[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF077F088F000"
    )
        port map (
      I0 => \bus_wide_gen.first_split_pred_reg_1\,
      I1 => \^e\(0),
      I2 => \bus_wide_gen.data_buf01_in\(1),
      I3 => \bus_wide_gen.data_buf1__0__0\,
      I4 => \data_p1_reg_n_0_[1]\,
      I5 => \bus_wide_gen.data_buf_reg[23]\(1),
      O => \bus_wide_gen.first_split_pred_reg_0\(1)
    );
\bus_wide_gen.data_buf[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_p1_reg_n_0_[25]\,
      I1 => \data_p1_reg_n_0_[9]\,
      I2 => \bus_wide_gen.data_buf_reg[31]_0\(0),
      I3 => \data_p1_reg_n_0_[17]\,
      I4 => \bus_wide_gen.data_buf_reg[31]_0\(1),
      I5 => \data_p1_reg_n_0_[1]\,
      O => \bus_wide_gen.data_buf01_in\(1)
    );
\bus_wide_gen.data_buf[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF077F088F000"
    )
        port map (
      I0 => \bus_wide_gen.first_split_pred_reg_1\,
      I1 => \^e\(0),
      I2 => \bus_wide_gen.data_buf01_in\(20),
      I3 => \bus_wide_gen.data_buf1__0__0\,
      I4 => \data_p1_reg_n_0_[20]\,
      I5 => \bus_wide_gen.data_buf_reg[23]\(20),
      O => \bus_wide_gen.first_split_pred_reg_0\(20)
    );
\bus_wide_gen.data_buf[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \data_p1_reg_n_0_[28]\,
      I1 => \bus_wide_gen.data_buf_reg[31]_0\(0),
      I2 => \data_p1_reg_n_0_[20]\,
      I3 => \bus_wide_gen.data_buf_reg[31]_0\(1),
      O => \bus_wide_gen.data_buf01_in\(20)
    );
\bus_wide_gen.data_buf[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF077F088F000"
    )
        port map (
      I0 => \bus_wide_gen.first_split_pred_reg_1\,
      I1 => \^e\(0),
      I2 => \bus_wide_gen.data_buf01_in\(21),
      I3 => \bus_wide_gen.data_buf1__0__0\,
      I4 => \data_p1_reg_n_0_[21]\,
      I5 => \bus_wide_gen.data_buf_reg[23]\(21),
      O => \bus_wide_gen.first_split_pred_reg_0\(21)
    );
\bus_wide_gen.data_buf[21]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \data_p1_reg_n_0_[29]\,
      I1 => \bus_wide_gen.data_buf_reg[31]_0\(0),
      I2 => \data_p1_reg_n_0_[21]\,
      I3 => \bus_wide_gen.data_buf_reg[31]_0\(1),
      O => \bus_wide_gen.data_buf01_in\(21)
    );
\bus_wide_gen.data_buf[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF077F088F000"
    )
        port map (
      I0 => \bus_wide_gen.first_split_pred_reg_1\,
      I1 => \^e\(0),
      I2 => \bus_wide_gen.data_buf01_in\(22),
      I3 => \bus_wide_gen.data_buf1__0__0\,
      I4 => \data_p1_reg_n_0_[22]\,
      I5 => \bus_wide_gen.data_buf_reg[23]\(22),
      O => \bus_wide_gen.first_split_pred_reg_0\(22)
    );
\bus_wide_gen.data_buf[22]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \data_p1_reg_n_0_[30]\,
      I1 => \bus_wide_gen.data_buf_reg[31]_0\(0),
      I2 => \data_p1_reg_n_0_[22]\,
      I3 => \bus_wide_gen.data_buf_reg[31]_0\(1),
      O => \bus_wide_gen.data_buf01_in\(22)
    );
\bus_wide_gen.data_buf[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF077F088F000"
    )
        port map (
      I0 => \bus_wide_gen.first_split_pred_reg_1\,
      I1 => \^e\(0),
      I2 => \bus_wide_gen.data_buf01_in\(23),
      I3 => \bus_wide_gen.data_buf1__0__0\,
      I4 => \data_p1_reg_n_0_[23]\,
      I5 => \bus_wide_gen.data_buf_reg[23]\(23),
      O => \bus_wide_gen.first_split_pred_reg_0\(23)
    );
\bus_wide_gen.data_buf[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \data_p1_reg_n_0_[31]\,
      I1 => \bus_wide_gen.data_buf_reg[31]_0\(0),
      I2 => \data_p1_reg_n_0_[23]\,
      I3 => \bus_wide_gen.data_buf_reg[31]_0\(1),
      O => \bus_wide_gen.data_buf01_in\(23)
    );
\bus_wide_gen.data_buf[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F888800000000"
    )
        port map (
      I0 => \bus_wide_gen.first_split_pred_reg_1\,
      I1 => \^e\(0),
      I2 => \bus_wide_gen.data_buf_reg[31]_0\(1),
      I3 => \bus_wide_gen.data_buf_reg[31]_0\(0),
      I4 => \bus_wide_gen.data_buf1__0__0\,
      I5 => \data_p1_reg_n_0_[24]\,
      O => \bus_wide_gen.first_split_pred_reg_0\(24)
    );
\bus_wide_gen.data_buf[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F888800000000"
    )
        port map (
      I0 => \bus_wide_gen.first_split_pred_reg_1\,
      I1 => \^e\(0),
      I2 => \bus_wide_gen.data_buf_reg[31]_0\(1),
      I3 => \bus_wide_gen.data_buf_reg[31]_0\(0),
      I4 => \bus_wide_gen.data_buf1__0__0\,
      I5 => \data_p1_reg_n_0_[25]\,
      O => \bus_wide_gen.first_split_pred_reg_0\(25)
    );
\bus_wide_gen.data_buf[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F888800000000"
    )
        port map (
      I0 => \bus_wide_gen.first_split_pred_reg_1\,
      I1 => \^e\(0),
      I2 => \bus_wide_gen.data_buf_reg[31]_0\(1),
      I3 => \bus_wide_gen.data_buf_reg[31]_0\(0),
      I4 => \bus_wide_gen.data_buf1__0__0\,
      I5 => \data_p1_reg_n_0_[26]\,
      O => \bus_wide_gen.first_split_pred_reg_0\(26)
    );
\bus_wide_gen.data_buf[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F888800000000"
    )
        port map (
      I0 => \bus_wide_gen.first_split_pred_reg_1\,
      I1 => \^e\(0),
      I2 => \bus_wide_gen.data_buf_reg[31]_0\(1),
      I3 => \bus_wide_gen.data_buf_reg[31]_0\(0),
      I4 => \bus_wide_gen.data_buf1__0__0\,
      I5 => \data_p1_reg_n_0_[27]\,
      O => \bus_wide_gen.first_split_pred_reg_0\(27)
    );
\bus_wide_gen.data_buf[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F888800000000"
    )
        port map (
      I0 => \bus_wide_gen.first_split_pred_reg_1\,
      I1 => \^e\(0),
      I2 => \bus_wide_gen.data_buf_reg[31]_0\(1),
      I3 => \bus_wide_gen.data_buf_reg[31]_0\(0),
      I4 => \bus_wide_gen.data_buf1__0__0\,
      I5 => \data_p1_reg_n_0_[28]\,
      O => \bus_wide_gen.first_split_pred_reg_0\(28)
    );
\bus_wide_gen.data_buf[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F888800000000"
    )
        port map (
      I0 => \bus_wide_gen.first_split_pred_reg_1\,
      I1 => \^e\(0),
      I2 => \bus_wide_gen.data_buf_reg[31]_0\(1),
      I3 => \bus_wide_gen.data_buf_reg[31]_0\(0),
      I4 => \bus_wide_gen.data_buf1__0__0\,
      I5 => \data_p1_reg_n_0_[29]\,
      O => \bus_wide_gen.first_split_pred_reg_0\(29)
    );
\bus_wide_gen.data_buf[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF077F088F000"
    )
        port map (
      I0 => \bus_wide_gen.first_split_pred_reg_1\,
      I1 => \^e\(0),
      I2 => \bus_wide_gen.data_buf01_in\(2),
      I3 => \bus_wide_gen.data_buf1__0__0\,
      I4 => \data_p1_reg_n_0_[2]\,
      I5 => \bus_wide_gen.data_buf_reg[23]\(2),
      O => \bus_wide_gen.first_split_pred_reg_0\(2)
    );
\bus_wide_gen.data_buf[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_p1_reg_n_0_[26]\,
      I1 => \data_p1_reg_n_0_[10]\,
      I2 => \bus_wide_gen.data_buf_reg[31]_0\(0),
      I3 => \data_p1_reg_n_0_[18]\,
      I4 => \bus_wide_gen.data_buf_reg[31]_0\(1),
      I5 => \data_p1_reg_n_0_[2]\,
      O => \bus_wide_gen.data_buf01_in\(2)
    );
\bus_wide_gen.data_buf[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F888800000000"
    )
        port map (
      I0 => \bus_wide_gen.first_split_pred_reg_1\,
      I1 => \^e\(0),
      I2 => \bus_wide_gen.data_buf_reg[31]_0\(1),
      I3 => \bus_wide_gen.data_buf_reg[31]_0\(0),
      I4 => \bus_wide_gen.data_buf1__0__0\,
      I5 => \data_p1_reg_n_0_[30]\,
      O => \bus_wide_gen.first_split_pred_reg_0\(30)
    );
\bus_wide_gen.data_buf[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AAA222A222A222"
    )
        port map (
      I0 => \^p_17_in\,
      I1 => \bus_wide_gen.data_valid_reg\,
      I2 => \bus_wide_gen.data_buf_reg[31]\,
      I3 => \^ap_cs_fsm_reg[19]\,
      I4 => \bus_wide_gen.data_buf[31]_i_6_n_0\,
      I5 => ap_enable_reg_pp0_iter11,
      O => \^e\(0)
    );
\bus_wide_gen.data_buf[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F888800000000"
    )
        port map (
      I0 => \bus_wide_gen.first_split_pred_reg_1\,
      I1 => \^e\(0),
      I2 => \bus_wide_gen.data_buf_reg[31]_0\(1),
      I3 => \bus_wide_gen.data_buf_reg[31]_0\(0),
      I4 => \bus_wide_gen.data_buf1__0__0\,
      I5 => \data_p1_reg_n_0_[31]\,
      O => \bus_wide_gen.first_split_pred_reg_0\(31)
    );
\bus_wide_gen.data_buf[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => \bus_wide_gen.offset_valid\,
      O => \^p_17_in\
    );
\bus_wide_gen.data_buf[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[31]_1\(2),
      I1 => \bus_wide_gen.data_buf_reg[31]_1\(3),
      O => \^ap_cs_fsm_reg[19]\
    );
\bus_wide_gen.data_buf[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[31]_1\(0),
      I1 => \bus_wide_gen.data_buf_reg[31]_1\(1),
      O => \bus_wide_gen.data_buf[31]_i_6_n_0\
    );
\bus_wide_gen.data_buf[31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \bus_wide_gen.first_split_pred_reg_1\,
      I1 => \^e\(0),
      I2 => \^state_reg[0]_0\(0),
      I3 => \bus_wide_gen.offset_valid\,
      I4 => \bus_wide_gen.first_data_pred_reg_0\,
      O => \bus_wide_gen.data_buf1__0__0\
    );
\bus_wide_gen.data_buf[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF077F088F000"
    )
        port map (
      I0 => \bus_wide_gen.first_split_pred_reg_1\,
      I1 => \^e\(0),
      I2 => \bus_wide_gen.data_buf01_in\(3),
      I3 => \bus_wide_gen.data_buf1__0__0\,
      I4 => \data_p1_reg_n_0_[3]\,
      I5 => \bus_wide_gen.data_buf_reg[23]\(3),
      O => \bus_wide_gen.first_split_pred_reg_0\(3)
    );
\bus_wide_gen.data_buf[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_p1_reg_n_0_[27]\,
      I1 => \data_p1_reg_n_0_[11]\,
      I2 => \bus_wide_gen.data_buf_reg[31]_0\(0),
      I3 => \data_p1_reg_n_0_[19]\,
      I4 => \bus_wide_gen.data_buf_reg[31]_0\(1),
      I5 => \data_p1_reg_n_0_[3]\,
      O => \bus_wide_gen.data_buf01_in\(3)
    );
\bus_wide_gen.data_buf[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF077F088F000"
    )
        port map (
      I0 => \bus_wide_gen.first_split_pred_reg_1\,
      I1 => \^e\(0),
      I2 => \bus_wide_gen.data_buf01_in\(4),
      I3 => \bus_wide_gen.data_buf1__0__0\,
      I4 => \data_p1_reg_n_0_[4]\,
      I5 => \bus_wide_gen.data_buf_reg[23]\(4),
      O => \bus_wide_gen.first_split_pred_reg_0\(4)
    );
\bus_wide_gen.data_buf[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_p1_reg_n_0_[28]\,
      I1 => \data_p1_reg_n_0_[12]\,
      I2 => \bus_wide_gen.data_buf_reg[31]_0\(0),
      I3 => \data_p1_reg_n_0_[20]\,
      I4 => \bus_wide_gen.data_buf_reg[31]_0\(1),
      I5 => \data_p1_reg_n_0_[4]\,
      O => \bus_wide_gen.data_buf01_in\(4)
    );
\bus_wide_gen.data_buf[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF077F088F000"
    )
        port map (
      I0 => \bus_wide_gen.first_split_pred_reg_1\,
      I1 => \^e\(0),
      I2 => \bus_wide_gen.data_buf01_in\(5),
      I3 => \bus_wide_gen.data_buf1__0__0\,
      I4 => \data_p1_reg_n_0_[5]\,
      I5 => \bus_wide_gen.data_buf_reg[23]\(5),
      O => \bus_wide_gen.first_split_pred_reg_0\(5)
    );
\bus_wide_gen.data_buf[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_p1_reg_n_0_[29]\,
      I1 => \data_p1_reg_n_0_[13]\,
      I2 => \bus_wide_gen.data_buf_reg[31]_0\(0),
      I3 => \data_p1_reg_n_0_[21]\,
      I4 => \bus_wide_gen.data_buf_reg[31]_0\(1),
      I5 => \data_p1_reg_n_0_[5]\,
      O => \bus_wide_gen.data_buf01_in\(5)
    );
\bus_wide_gen.data_buf[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF077F088F000"
    )
        port map (
      I0 => \bus_wide_gen.first_split_pred_reg_1\,
      I1 => \^e\(0),
      I2 => \bus_wide_gen.data_buf01_in\(6),
      I3 => \bus_wide_gen.data_buf1__0__0\,
      I4 => \data_p1_reg_n_0_[6]\,
      I5 => \bus_wide_gen.data_buf_reg[23]\(6),
      O => \bus_wide_gen.first_split_pred_reg_0\(6)
    );
\bus_wide_gen.data_buf[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_p1_reg_n_0_[30]\,
      I1 => \data_p1_reg_n_0_[14]\,
      I2 => \bus_wide_gen.data_buf_reg[31]_0\(0),
      I3 => \data_p1_reg_n_0_[22]\,
      I4 => \bus_wide_gen.data_buf_reg[31]_0\(1),
      I5 => \data_p1_reg_n_0_[6]\,
      O => \bus_wide_gen.data_buf01_in\(6)
    );
\bus_wide_gen.data_buf[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF077F088F000"
    )
        port map (
      I0 => \bus_wide_gen.first_split_pred_reg_1\,
      I1 => \^e\(0),
      I2 => \bus_wide_gen.data_buf01_in\(7),
      I3 => \bus_wide_gen.data_buf1__0__0\,
      I4 => \data_p1_reg_n_0_[7]\,
      I5 => \bus_wide_gen.data_buf_reg[23]\(7),
      O => \bus_wide_gen.first_split_pred_reg_0\(7)
    );
\bus_wide_gen.data_buf[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_p1_reg_n_0_[31]\,
      I1 => \data_p1_reg_n_0_[15]\,
      I2 => \bus_wide_gen.data_buf_reg[31]_0\(0),
      I3 => \data_p1_reg_n_0_[23]\,
      I4 => \bus_wide_gen.data_buf_reg[31]_0\(1),
      I5 => \data_p1_reg_n_0_[7]\,
      O => \bus_wide_gen.data_buf01_in\(7)
    );
\bus_wide_gen.data_buf[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF077F088F000"
    )
        port map (
      I0 => \bus_wide_gen.first_split_pred_reg_1\,
      I1 => \^e\(0),
      I2 => \bus_wide_gen.data_buf01_in\(8),
      I3 => \bus_wide_gen.data_buf1__0__0\,
      I4 => \data_p1_reg_n_0_[8]\,
      I5 => \bus_wide_gen.data_buf_reg[23]\(8),
      O => \bus_wide_gen.first_split_pred_reg_0\(8)
    );
\bus_wide_gen.data_buf[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_p1_reg_n_0_[16]\,
      I1 => \bus_wide_gen.data_buf_reg[31]_0\(0),
      I2 => \data_p1_reg_n_0_[24]\,
      I3 => \bus_wide_gen.data_buf_reg[31]_0\(1),
      I4 => \data_p1_reg_n_0_[8]\,
      O => \bus_wide_gen.data_buf01_in\(8)
    );
\bus_wide_gen.data_buf[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF077F088F000"
    )
        port map (
      I0 => \bus_wide_gen.first_split_pred_reg_1\,
      I1 => \^e\(0),
      I2 => \bus_wide_gen.data_buf01_in\(9),
      I3 => \bus_wide_gen.data_buf1__0__0\,
      I4 => \data_p1_reg_n_0_[9]\,
      I5 => \bus_wide_gen.data_buf_reg[23]\(9),
      O => \bus_wide_gen.first_split_pred_reg_0\(9)
    );
\bus_wide_gen.data_buf[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_p1_reg_n_0_[17]\,
      I1 => \bus_wide_gen.data_buf_reg[31]_0\(0),
      I2 => \data_p1_reg_n_0_[25]\,
      I3 => \bus_wide_gen.data_buf_reg[31]_0\(1),
      I4 => \data_p1_reg_n_0_[9]\,
      O => \bus_wide_gen.data_buf01_in\(9)
    );
\bus_wide_gen.data_valid_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => \bus_wide_gen.offset_valid\,
      I2 => \bus_wide_gen.ready_for_data__0\,
      I3 => \bus_wide_gen.data_valid_reg\,
      O => \state_reg[0]_1\
    );
\bus_wide_gen.first_data_pred_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3BB33BB"
    )
        port map (
      I0 => \bus_wide_gen.first_data_pred_reg_0\,
      I1 => ap_rst_n,
      I2 => \^q\(0),
      I3 => p_21_in,
      I4 => \^state_reg[0]_0\(0),
      O => \bus_wide_gen.first_data_pred_reg\
    );
\bus_wide_gen.first_data_pred_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(0),
      I1 => \bus_wide_gen.offset_valid\,
      I2 => \^state_reg[0]_0\(0),
      O => \bus_wide_gen.last_data__0\
    );
\bus_wide_gen.first_split_pred_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^e\(0),
      I1 => \bus_wide_gen.first_split_pred_reg_1\,
      I2 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      O => \bus_wide_gen.first_split_pred_reg\
    );
\bus_wide_gen.split_cnt_buf[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002E66"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[0]_1\,
      I1 => \^e\(0),
      I2 => \bus_wide_gen.data_buf_reg[31]_0\(0),
      I3 => \^bus_wide_gen.split_cnt1__0\,
      I4 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      O => \bus_wide_gen.split_cnt_buf_reg[0]\
    );
\bus_wide_gen.split_cnt_buf[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => \bus_wide_gen.offset_valid\,
      I2 => \bus_wide_gen.first_data_pred_reg_0\,
      I3 => \bus_wide_gen.first_split_pred_reg_1\,
      O => \^bus_wide_gen.split_cnt1__0\
    );
\data_p1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(0),
      I1 => D(0),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[0]_i_1_n_0\
    );
\data_p1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(10),
      I1 => D(10),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[10]_i_1_n_0\
    );
\data_p1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(11),
      I1 => D(11),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[11]_i_1_n_0\
    );
\data_p1[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(12),
      I1 => D(12),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[12]_i_1_n_0\
    );
\data_p1[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(13),
      I1 => D(13),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[13]_i_1_n_0\
    );
\data_p1[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(14),
      I1 => D(14),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[14]_i_1_n_0\
    );
\data_p1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(15),
      I1 => D(15),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[15]_i_1_n_0\
    );
\data_p1[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(16),
      I1 => D(16),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[16]_i_1_n_0\
    );
\data_p1[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(17),
      I1 => D(17),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[17]_i_1_n_0\
    );
\data_p1[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(18),
      I1 => D(18),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[18]_i_1_n_0\
    );
\data_p1[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(19),
      I1 => D(19),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[19]_i_1_n_0\
    );
\data_p1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(1),
      I1 => D(1),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[1]_i_1_n_0\
    );
\data_p1[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(20),
      I1 => D(20),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[20]_i_1_n_0\
    );
\data_p1[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(21),
      I1 => D(21),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[21]_i_1_n_0\
    );
\data_p1[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(22),
      I1 => D(22),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[22]_i_1_n_0\
    );
\data_p1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(23),
      I1 => D(23),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[23]_i_1_n_0\
    );
\data_p1[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(24),
      I1 => D(24),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[24]_i_1_n_0\
    );
\data_p1[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(25),
      I1 => D(25),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[25]_i_1_n_0\
    );
\data_p1[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(26),
      I1 => D(26),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[26]_i_1_n_0\
    );
\data_p1[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(27),
      I1 => D(27),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[27]_i_1_n_0\
    );
\data_p1[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(28),
      I1 => D(28),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[28]_i_1_n_0\
    );
\data_p1[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(29),
      I1 => D(29),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[29]_i_1_n_0\
    );
\data_p1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(2),
      I1 => D(2),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[2]_i_1_n_0\
    );
\data_p1[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(30),
      I1 => D(30),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[30]_i_1_n_0\
    );
\data_p1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(31),
      I1 => D(31),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[31]_i_1_n_0\
    );
\data_p1[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7210"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => local_AXI_RVALID,
      I3 => \^p_22_in\,
      O => load_p1
    );
\data_p1[32]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(32),
      I1 => D(32),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[32]_i_2_n_0\
    );
\data_p1[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(3),
      I1 => D(3),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[3]_i_1__0_n_0\
    );
\data_p1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(4),
      I1 => D(4),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[4]_i_1_n_0\
    );
\data_p1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(5),
      I1 => D(5),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[5]_i_1_n_0\
    );
\data_p1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(6),
      I1 => D(6),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[6]_i_1_n_0\
    );
\data_p1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(7),
      I1 => D(7),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[7]_i_1_n_0\
    );
\data_p1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(8),
      I1 => D(8),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[8]_i_1_n_0\
    );
\data_p1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(9),
      I1 => D(9),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[9]_i_1_n_0\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[0]\,
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[10]\,
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[11]\,
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[12]\,
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[13]\,
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[14]\,
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[15]\,
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[16]\,
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[17]\,
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[18]\,
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[19]\,
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[1]\,
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[20]\,
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[21]\,
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[22]\,
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[23]\,
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[24]\,
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[25]\,
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[26]\,
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[27]\,
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[28]\,
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[29]\,
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[2]\,
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[30]\,
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[31]\,
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[32]_i_2_n_0\,
      Q => \^q\(0),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__0_n_0\,
      Q => \data_p1_reg_n_0_[3]\,
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[4]\,
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[5]\,
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[6]\,
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[7]\,
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[8]\,
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[9]\,
      R => '0'
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_0\(0),
      D => D(0),
      Q => data_p2(0),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_0\(0),
      D => D(10),
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_0\(0),
      D => D(11),
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_0\(0),
      D => D(12),
      Q => data_p2(12),
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_0\(0),
      D => D(13),
      Q => data_p2(13),
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_0\(0),
      D => D(14),
      Q => data_p2(14),
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_0\(0),
      D => D(15),
      Q => data_p2(15),
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_0\(0),
      D => D(16),
      Q => data_p2(16),
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_0\(0),
      D => D(17),
      Q => data_p2(17),
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_0\(0),
      D => D(18),
      Q => data_p2(18),
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_0\(0),
      D => D(19),
      Q => data_p2(19),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_0\(0),
      D => D(1),
      Q => data_p2(1),
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_0\(0),
      D => D(20),
      Q => data_p2(20),
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_0\(0),
      D => D(21),
      Q => data_p2(21),
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_0\(0),
      D => D(22),
      Q => data_p2(22),
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_0\(0),
      D => D(23),
      Q => data_p2(23),
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_0\(0),
      D => D(24),
      Q => data_p2(24),
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_0\(0),
      D => D(25),
      Q => data_p2(25),
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_0\(0),
      D => D(26),
      Q => data_p2(26),
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_0\(0),
      D => D(27),
      Q => data_p2(27),
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_0\(0),
      D => D(28),
      Q => data_p2(28),
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_0\(0),
      D => D(29),
      Q => data_p2(29),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_0\(0),
      D => D(2),
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_0\(0),
      D => D(30),
      Q => data_p2(30),
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_0\(0),
      D => D(31),
      Q => data_p2(31),
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_0\(0),
      D => D(32),
      Q => data_p2(32),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_0\(0),
      D => D(3),
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_0\(0),
      D => D(4),
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_0\(0),
      D => D(5),
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_0\(0),
      D => D(6),
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_0\(0),
      D => D(7),
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_0\(0),
      D => D(8),
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_0\(0),
      D => D(9),
      Q => data_p2(9),
      R => '0'
    );
full_n_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \bus_wide_gen.offset_valid\,
      I1 => \^p_22_in\,
      I2 => \^q\(0),
      O => \pop_dout__0\
    );
s_ready_t_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FCD0FF"
    )
        port map (
      I0 => local_AXI_RVALID,
      I1 => \^p_22_in\,
      I2 => \^local_axi_rready\,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => s_ready_t_i_1_n_0
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => s_ready_t_i_1_n_0,
      Q => \^local_axi_rready\,
      R => SR(0)
    );
\state[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DCF0D0F0"
    )
        port map (
      I0 => \^p_22_in\,
      I1 => local_AXI_RVALID,
      I2 => \^state_reg[0]_0\(0),
      I3 => state(1),
      I4 => \^local_axi_rready\,
      O => \state[0]_i_1__5_n_0\
    );
\state[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEFF"
    )
        port map (
      I0 => \^p_22_in\,
      I1 => state(1),
      I2 => local_AXI_RVALID,
      I3 => \^state_reg[0]_0\(0),
      O => \state[1]_i_1__1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__5_n_0\,
      Q => \^state_reg[0]_0\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__1_n_0\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_reg_slice__parameterized0\ is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    last_sect_reg : out STD_LOGIC;
    p_15_in : out STD_LOGIC;
    next_req : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 51 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 66 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \single_sect__18\ : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC;
    \data_p1_reg[81]_0\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \data_p1_reg[75]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \data_p1_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_p1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_p1_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    last_sect_reg_0 : in STD_LOGIC;
    last_sect_reg_1 : in STD_LOGIC;
    last_sect_reg_2 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \data_p1_reg[0]_0\ : in STD_LOGIC;
    \bus_wide_gen.offset_full_n\ : in STD_LOGIC;
    \sect_cnt_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sect_cnt0 : in STD_LOGIC_VECTOR ( 50 downto 0 );
    req_handling_reg : in STD_LOGIC;
    \sect_total_buf_reg[0]\ : in STD_LOGIC;
    \sect_total_buf_reg[0]_0\ : in STD_LOGIC;
    ost_ctrl_ready : in STD_LOGIC;
    local_BURST_AWREADY : in STD_LOGIC;
    \sect_total_buf_reg[0]_1\ : in STD_LOGIC;
    \sect_len_buf[3]_i_2_0\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \data_p2_reg[81]_0\ : in STD_LOGIC_VECTOR ( 69 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sect_total_reg[3]_i_2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_total_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_p2_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_reg_slice__parameterized0\ : entity is "depthwise_conv_gmem_m_axi_reg_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_reg_slice__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_reg_slice__parameterized0\ is
  signal \FSM_sequential_state[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 66 downto 0 );
  signal \^ap_rst_n_0\ : STD_LOGIC;
  signal \beat_len[1]_i_2_n_0\ : STD_LOGIC;
  signal \beat_len[1]_i_3_n_0\ : STD_LOGIC;
  signal \beat_len_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \beat_len_reg[1]_i_1_n_1\ : STD_LOGIC;
  signal \beat_len_reg[1]_i_1_n_2\ : STD_LOGIC;
  signal \beat_len_reg[1]_i_1_n_3\ : STD_LOGIC;
  signal \beat_len_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \beat_len_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \beat_len_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \beat_len_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \beat_len_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \beat_len_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \beat_len_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[10]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[11]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[12]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[13]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[14]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[15]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[16]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[17]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[18]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[19]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[20]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[21]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[22]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[23]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[24]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[25]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[26]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[27]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[28]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[29]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[30]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[31]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[32]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[33]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[34]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[35]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[36]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[37]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[38]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[39]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[40]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[41]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[42]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[43]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[44]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[45]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[46]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[47]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[48]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[49]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[50]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[51]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[52]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[53]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[54]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[55]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[56]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[57]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[58]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[59]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[60]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[61]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[62]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[63]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[69]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[74]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[75]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[76]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[77]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[81]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_p1[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[9]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[24]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[25]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[26]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[28]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[29]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[32]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[33]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[34]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[35]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[36]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[37]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[38]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[39]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[40]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[41]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[42]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[43]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[44]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[45]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[46]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[47]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[48]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[49]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[50]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[51]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[52]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[53]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[54]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[55]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[56]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[57]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[58]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[59]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[60]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[61]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[62]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[63]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[69]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[74]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[75]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[76]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[77]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[81]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[9]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^next_req\ : STD_LOGIC;
  signal \^p_15_in\ : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 17 downto 12 );
  signal req_empty_n : STD_LOGIC;
  signal \s_ready_t_i_1__4_n_0\ : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_3_n_0\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_4_n_0\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_5_n_0\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_6_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_15_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_16_n_0\ : STD_LOGIC;
  signal \sect_total_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sect_total_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sect_total_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \sect_total_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \sect_total_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \sect_total_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \sect_total_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_3_n_1\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_8_n_1\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_8_n_2\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_8_n_3\ : STD_LOGIC;
  signal \sect_total_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sect_total_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \^single_sect__18\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_beat_len_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_beat_len_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sect_total_reg[19]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sect_total_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sect_total_reg[3]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sect_total_reg[3]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_2__1\ : label is "soft_lutpair184";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \beat_len_reg[1]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \beat_len_reg[5]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \beat_len_reg[9]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \sect_cnt[0]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \sect_cnt[10]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \sect_cnt[11]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \sect_cnt[12]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \sect_cnt[13]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \sect_cnt[14]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \sect_cnt[15]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \sect_cnt[16]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \sect_cnt[17]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \sect_cnt[18]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \sect_cnt[1]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \sect_cnt[20]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \sect_cnt[21]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \sect_cnt[22]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \sect_cnt[23]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \sect_cnt[24]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \sect_cnt[25]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \sect_cnt[26]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \sect_cnt[27]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \sect_cnt[28]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \sect_cnt[29]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \sect_cnt[2]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \sect_cnt[30]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \sect_cnt[31]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \sect_cnt[32]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \sect_cnt[33]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \sect_cnt[34]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \sect_cnt[35]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \sect_cnt[36]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \sect_cnt[37]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \sect_cnt[38]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \sect_cnt[39]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \sect_cnt[3]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \sect_cnt[40]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \sect_cnt[41]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \sect_cnt[42]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \sect_cnt[43]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \sect_cnt[44]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \sect_cnt[45]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \sect_cnt[46]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \sect_cnt[47]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \sect_cnt[48]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \sect_cnt[49]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \sect_cnt[4]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \sect_cnt[50]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \sect_cnt[51]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \sect_cnt[51]_i_2\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \sect_cnt[5]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \sect_cnt[6]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \sect_cnt[7]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \sect_cnt[8]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \sect_cnt[9]_i_1\ : label is "soft_lutpair200";
  attribute ADDER_THRESHOLD of \sect_total_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[19]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[3]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[3]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[3]_i_8\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[7]_i_1\ : label is 35;
begin
  Q(66 downto 0) <= \^q\(66 downto 0);
  ap_rst_n_0 <= \^ap_rst_n_0\;
  next_req <= \^next_req\;
  p_15_in <= \^p_15_in\;
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
  \single_sect__18\ <= \^single_sect__18\;
\FSM_sequential_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0602060202020602"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I3 => \data_p1_reg[0]_0\,
      I4 => \^s_ready_t_reg_0\,
      I5 => \bus_wide_gen.offset_full_n\,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D18181848481818"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => \state__0\(1),
      I3 => \bus_wide_gen.offset_full_n\,
      I4 => \data_p1_reg[0]_0\,
      I5 => \^s_ready_t_reg_0\,
      O => \next__0\(1)
    );
\FSM_sequential_state[1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8FF"
    )
        port map (
      I0 => \^p_15_in\,
      I1 => \^single_sect__18\,
      I2 => last_sect_reg_0,
      I3 => req_handling_reg,
      O => \FSM_sequential_state[1]_i_2__1_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => \^ap_rst_n_0\
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => \^ap_rst_n_0\
    );
\beat_len[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(64),
      I1 => \^q\(1),
      O => \beat_len[1]_i_2_n_0\
    );
\beat_len[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(64),
      I1 => \^q\(0),
      O => \beat_len[1]_i_3_n_0\
    );
\beat_len_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \beat_len_reg[1]_i_1_n_0\,
      CO(2) => \beat_len_reg[1]_i_1_n_1\,
      CO(1) => \beat_len_reg[1]_i_1_n_2\,
      CO(0) => \beat_len_reg[1]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^q\(64),
      DI(0) => \^q\(64),
      O(3 downto 2) => \data_p1_reg[75]_0\(1 downto 0),
      O(1 downto 0) => \NLW_beat_len_reg[1]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3) => \^q\(64),
      S(2) => \^q\(64),
      S(1) => \beat_len[1]_i_2_n_0\,
      S(0) => \beat_len[1]_i_3_n_0\
    );
\beat_len_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_reg[1]_i_1_n_0\,
      CO(3) => \beat_len_reg[5]_i_1_n_0\,
      CO(2) => \beat_len_reg[5]_i_1_n_1\,
      CO(1) => \beat_len_reg[5]_i_1_n_2\,
      CO(0) => \beat_len_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[75]_0\(5 downto 2),
      S(3) => \^q\(65),
      S(2 downto 1) => \^q\(65 downto 64),
      S(0) => \^q\(64)
    );
\beat_len_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_reg[5]_i_1_n_0\,
      CO(3) => \NLW_beat_len_reg[9]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \beat_len_reg[9]_i_1_n_1\,
      CO(1) => \beat_len_reg[9]_i_1_n_2\,
      CO(0) => \beat_len_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[75]_0\(9 downto 6),
      S(3 downto 2) => \^q\(66 downto 65),
      S(1) => \^q\(65),
      S(0) => \^q\(65)
    );
\data_p1[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[0]\,
      I3 => \data_p2_reg[81]_0\(0),
      O => \data_p1[0]_i_1__3_n_0\
    );
\data_p1[10]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[10]\,
      I3 => \data_p2_reg[81]_0\(10),
      O => \data_p1[10]_i_1__3_n_0\
    );
\data_p1[11]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[11]\,
      I3 => \data_p2_reg[81]_0\(11),
      O => \data_p1[11]_i_1__3_n_0\
    );
\data_p1[12]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[12]\,
      I3 => \data_p2_reg[81]_0\(12),
      O => \data_p1[12]_i_1__3_n_0\
    );
\data_p1[13]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[13]\,
      I3 => \data_p2_reg[81]_0\(13),
      O => \data_p1[13]_i_1__3_n_0\
    );
\data_p1[14]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[14]\,
      I3 => \data_p2_reg[81]_0\(14),
      O => \data_p1[14]_i_1__3_n_0\
    );
\data_p1[15]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[15]\,
      I3 => \data_p2_reg[81]_0\(15),
      O => \data_p1[15]_i_1__3_n_0\
    );
\data_p1[16]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[16]\,
      I3 => \data_p2_reg[81]_0\(16),
      O => \data_p1[16]_i_1__3_n_0\
    );
\data_p1[17]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[17]\,
      I3 => \data_p2_reg[81]_0\(17),
      O => \data_p1[17]_i_1__3_n_0\
    );
\data_p1[18]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[18]\,
      I3 => \data_p2_reg[81]_0\(18),
      O => \data_p1[18]_i_1__3_n_0\
    );
\data_p1[19]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[19]\,
      I3 => \data_p2_reg[81]_0\(19),
      O => \data_p1[19]_i_1__3_n_0\
    );
\data_p1[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[1]\,
      I3 => \data_p2_reg[81]_0\(1),
      O => \data_p1[1]_i_1__3_n_0\
    );
\data_p1[20]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[20]\,
      I3 => \data_p2_reg[81]_0\(20),
      O => \data_p1[20]_i_1__3_n_0\
    );
\data_p1[21]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[21]\,
      I3 => \data_p2_reg[81]_0\(21),
      O => \data_p1[21]_i_1__3_n_0\
    );
\data_p1[22]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[22]\,
      I3 => \data_p2_reg[81]_0\(22),
      O => \data_p1[22]_i_1__3_n_0\
    );
\data_p1[23]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[23]\,
      I3 => \data_p2_reg[81]_0\(23),
      O => \data_p1[23]_i_1__3_n_0\
    );
\data_p1[24]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[24]\,
      I3 => \data_p2_reg[81]_0\(24),
      O => \data_p1[24]_i_1__3_n_0\
    );
\data_p1[25]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[25]\,
      I3 => \data_p2_reg[81]_0\(25),
      O => \data_p1[25]_i_1__3_n_0\
    );
\data_p1[26]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[26]\,
      I3 => \data_p2_reg[81]_0\(26),
      O => \data_p1[26]_i_1__3_n_0\
    );
\data_p1[27]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[27]\,
      I3 => \data_p2_reg[81]_0\(27),
      O => \data_p1[27]_i_1__3_n_0\
    );
\data_p1[28]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[28]\,
      I3 => \data_p2_reg[81]_0\(28),
      O => \data_p1[28]_i_1__3_n_0\
    );
\data_p1[29]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[29]\,
      I3 => \data_p2_reg[81]_0\(29),
      O => \data_p1[29]_i_1__3_n_0\
    );
\data_p1[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[2]\,
      I3 => \data_p2_reg[81]_0\(2),
      O => \data_p1[2]_i_1__4_n_0\
    );
\data_p1[30]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[30]\,
      I3 => \data_p2_reg[81]_0\(30),
      O => \data_p1[30]_i_1__3_n_0\
    );
\data_p1[31]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[31]\,
      I3 => \data_p2_reg[81]_0\(31),
      O => \data_p1[31]_i_1__3_n_0\
    );
\data_p1[32]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[32]\,
      I3 => \data_p2_reg[81]_0\(32),
      O => \data_p1[32]_i_1__3_n_0\
    );
\data_p1[33]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[33]\,
      I3 => \data_p2_reg[81]_0\(33),
      O => \data_p1[33]_i_1__1_n_0\
    );
\data_p1[34]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[34]\,
      I3 => \data_p2_reg[81]_0\(34),
      O => \data_p1[34]_i_1__1_n_0\
    );
\data_p1[35]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[35]\,
      I3 => \data_p2_reg[81]_0\(35),
      O => \data_p1[35]_i_1__1_n_0\
    );
\data_p1[36]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[36]\,
      I3 => \data_p2_reg[81]_0\(36),
      O => \data_p1[36]_i_1__1_n_0\
    );
\data_p1[37]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[37]\,
      I3 => \data_p2_reg[81]_0\(37),
      O => \data_p1[37]_i_1__1_n_0\
    );
\data_p1[38]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[38]\,
      I3 => \data_p2_reg[81]_0\(38),
      O => \data_p1[38]_i_1__1_n_0\
    );
\data_p1[39]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[39]\,
      I3 => \data_p2_reg[81]_0\(39),
      O => \data_p1[39]_i_1__1_n_0\
    );
\data_p1[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[3]\,
      I3 => \data_p2_reg[81]_0\(3),
      O => \data_p1[3]_i_1__4_n_0\
    );
\data_p1[40]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[40]\,
      I3 => \data_p2_reg[81]_0\(40),
      O => \data_p1[40]_i_1__1_n_0\
    );
\data_p1[41]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[41]\,
      I3 => \data_p2_reg[81]_0\(41),
      O => \data_p1[41]_i_1__1_n_0\
    );
\data_p1[42]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[42]\,
      I3 => \data_p2_reg[81]_0\(42),
      O => \data_p1[42]_i_1__1_n_0\
    );
\data_p1[43]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[43]\,
      I3 => \data_p2_reg[81]_0\(43),
      O => \data_p1[43]_i_1__1_n_0\
    );
\data_p1[44]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[44]\,
      I3 => \data_p2_reg[81]_0\(44),
      O => \data_p1[44]_i_1__1_n_0\
    );
\data_p1[45]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[45]\,
      I3 => \data_p2_reg[81]_0\(45),
      O => \data_p1[45]_i_1__1_n_0\
    );
\data_p1[46]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[46]\,
      I3 => \data_p2_reg[81]_0\(46),
      O => \data_p1[46]_i_1__1_n_0\
    );
\data_p1[47]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[47]\,
      I3 => \data_p2_reg[81]_0\(47),
      O => \data_p1[47]_i_1__1_n_0\
    );
\data_p1[48]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[48]\,
      I3 => \data_p2_reg[81]_0\(48),
      O => \data_p1[48]_i_1__1_n_0\
    );
\data_p1[49]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[49]\,
      I3 => \data_p2_reg[81]_0\(49),
      O => \data_p1[49]_i_1__1_n_0\
    );
\data_p1[4]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[4]\,
      I3 => \data_p2_reg[81]_0\(4),
      O => \data_p1[4]_i_1__3_n_0\
    );
\data_p1[50]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[50]\,
      I3 => \data_p2_reg[81]_0\(50),
      O => \data_p1[50]_i_1__1_n_0\
    );
\data_p1[51]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[51]\,
      I3 => \data_p2_reg[81]_0\(51),
      O => \data_p1[51]_i_1__1_n_0\
    );
\data_p1[52]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[52]\,
      I3 => \data_p2_reg[81]_0\(52),
      O => \data_p1[52]_i_1__1_n_0\
    );
\data_p1[53]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[53]\,
      I3 => \data_p2_reg[81]_0\(53),
      O => \data_p1[53]_i_1__1_n_0\
    );
\data_p1[54]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[54]\,
      I3 => \data_p2_reg[81]_0\(54),
      O => \data_p1[54]_i_1__1_n_0\
    );
\data_p1[55]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[55]\,
      I3 => \data_p2_reg[81]_0\(55),
      O => \data_p1[55]_i_1__1_n_0\
    );
\data_p1[56]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[56]\,
      I3 => \data_p2_reg[81]_0\(56),
      O => \data_p1[56]_i_1__1_n_0\
    );
\data_p1[57]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[57]\,
      I3 => \data_p2_reg[81]_0\(57),
      O => \data_p1[57]_i_1__1_n_0\
    );
\data_p1[58]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[58]\,
      I3 => \data_p2_reg[81]_0\(58),
      O => \data_p1[58]_i_1__1_n_0\
    );
\data_p1[59]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[59]\,
      I3 => \data_p2_reg[81]_0\(59),
      O => \data_p1[59]_i_1__1_n_0\
    );
\data_p1[5]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[5]\,
      I3 => \data_p2_reg[81]_0\(5),
      O => \data_p1[5]_i_1__3_n_0\
    );
\data_p1[60]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[60]\,
      I3 => \data_p2_reg[81]_0\(60),
      O => \data_p1[60]_i_1__1_n_0\
    );
\data_p1[61]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[61]\,
      I3 => \data_p2_reg[81]_0\(61),
      O => \data_p1[61]_i_1__1_n_0\
    );
\data_p1[62]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[62]\,
      I3 => \data_p2_reg[81]_0\(62),
      O => \data_p1[62]_i_1__1_n_0\
    );
\data_p1[63]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[63]\,
      I3 => \data_p2_reg[81]_0\(63),
      O => \data_p1[63]_i_1__1_n_0\
    );
\data_p1[69]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[69]\,
      I3 => \data_p2_reg[81]_0\(64),
      O => \data_p1[69]_i_1_n_0\
    );
\data_p1[6]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[6]\,
      I3 => \data_p2_reg[81]_0\(6),
      O => \data_p1[6]_i_1__3_n_0\
    );
\data_p1[74]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[74]\,
      I3 => \data_p2_reg[81]_0\(65),
      O => \data_p1[74]_i_1_n_0\
    );
\data_p1[75]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[75]\,
      I3 => \data_p2_reg[81]_0\(66),
      O => \data_p1[75]_i_1_n_0\
    );
\data_p1[76]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[76]\,
      I3 => \data_p2_reg[81]_0\(67),
      O => \data_p1[76]_i_1_n_0\
    );
\data_p1[77]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[77]\,
      I3 => \data_p2_reg[81]_0\(68),
      O => \data_p1[77]_i_1__0_n_0\
    );
\data_p1[7]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[7]\,
      I3 => \data_p2_reg[81]_0\(7),
      O => \data_p1[7]_i_1__3_n_0\
    );
\data_p1[81]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A2FFA2000000A2"
    )
        port map (
      I0 => \data_p1_reg[0]_0\,
      I1 => \^s_ready_t_reg_0\,
      I2 => \bus_wide_gen.offset_full_n\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => \FSM_sequential_state[1]_i_2__1_n_0\,
      O => load_p1
    );
\data_p1[81]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[81]\,
      I3 => \data_p2_reg[81]_0\(69),
      O => \data_p1[81]_i_2__0_n_0\
    );
\data_p1[8]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[8]\,
      I3 => \data_p2_reg[81]_0\(8),
      O => \data_p1[8]_i_1__3_n_0\
    );
\data_p1[9]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[9]\,
      I3 => \data_p2_reg[81]_0\(9),
      O => \data_p1[9]_i_1__3_n_0\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__3_n_0\,
      Q => \^q\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__3_n_0\,
      Q => \^q\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__3_n_0\,
      Q => \^q\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__3_n_0\,
      Q => \^q\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__3_n_0\,
      Q => \^q\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__3_n_0\,
      Q => \^q\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__3_n_0\,
      Q => \^q\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__3_n_0\,
      Q => \^q\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__3_n_0\,
      Q => \^q\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__3_n_0\,
      Q => \^q\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__3_n_0\,
      Q => \^q\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__3_n_0\,
      Q => \^q\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__3_n_0\,
      Q => \^q\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__3_n_0\,
      Q => \^q\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__3_n_0\,
      Q => \^q\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__3_n_0\,
      Q => \^q\(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__3_n_0\,
      Q => \^q\(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__3_n_0\,
      Q => \^q\(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__3_n_0\,
      Q => \^q\(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__3_n_0\,
      Q => \^q\(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__3_n_0\,
      Q => \^q\(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1__3_n_0\,
      Q => \^q\(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__4_n_0\,
      Q => \^q\(2),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1__3_n_0\,
      Q => \^q\(30),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_1__3_n_0\,
      Q => \^q\(31),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[32]_i_1__3_n_0\,
      Q => \^q\(32),
      R => '0'
    );
\data_p1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[33]_i_1__1_n_0\,
      Q => \^q\(33),
      R => '0'
    );
\data_p1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[34]_i_1__1_n_0\,
      Q => \^q\(34),
      R => '0'
    );
\data_p1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[35]_i_1__1_n_0\,
      Q => \^q\(35),
      R => '0'
    );
\data_p1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[36]_i_1__1_n_0\,
      Q => \^q\(36),
      R => '0'
    );
\data_p1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[37]_i_1__1_n_0\,
      Q => \^q\(37),
      R => '0'
    );
\data_p1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[38]_i_1__1_n_0\,
      Q => \^q\(38),
      R => '0'
    );
\data_p1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[39]_i_1__1_n_0\,
      Q => \^q\(39),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__4_n_0\,
      Q => \^q\(3),
      R => '0'
    );
\data_p1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[40]_i_1__1_n_0\,
      Q => \^q\(40),
      R => '0'
    );
\data_p1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[41]_i_1__1_n_0\,
      Q => \^q\(41),
      R => '0'
    );
\data_p1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[42]_i_1__1_n_0\,
      Q => \^q\(42),
      R => '0'
    );
\data_p1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[43]_i_1__1_n_0\,
      Q => \^q\(43),
      R => '0'
    );
\data_p1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[44]_i_1__1_n_0\,
      Q => \^q\(44),
      R => '0'
    );
\data_p1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[45]_i_1__1_n_0\,
      Q => \^q\(45),
      R => '0'
    );
\data_p1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[46]_i_1__1_n_0\,
      Q => \^q\(46),
      R => '0'
    );
\data_p1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[47]_i_1__1_n_0\,
      Q => \^q\(47),
      R => '0'
    );
\data_p1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[48]_i_1__1_n_0\,
      Q => \^q\(48),
      R => '0'
    );
\data_p1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[49]_i_1__1_n_0\,
      Q => \^q\(49),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__3_n_0\,
      Q => \^q\(4),
      R => '0'
    );
\data_p1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[50]_i_1__1_n_0\,
      Q => \^q\(50),
      R => '0'
    );
\data_p1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[51]_i_1__1_n_0\,
      Q => \^q\(51),
      R => '0'
    );
\data_p1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[52]_i_1__1_n_0\,
      Q => \^q\(52),
      R => '0'
    );
\data_p1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[53]_i_1__1_n_0\,
      Q => \^q\(53),
      R => '0'
    );
\data_p1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[54]_i_1__1_n_0\,
      Q => \^q\(54),
      R => '0'
    );
\data_p1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[55]_i_1__1_n_0\,
      Q => \^q\(55),
      R => '0'
    );
\data_p1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[56]_i_1__1_n_0\,
      Q => \^q\(56),
      R => '0'
    );
\data_p1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[57]_i_1__1_n_0\,
      Q => \^q\(57),
      R => '0'
    );
\data_p1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[58]_i_1__1_n_0\,
      Q => \^q\(58),
      R => '0'
    );
\data_p1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[59]_i_1__1_n_0\,
      Q => \^q\(59),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__3_n_0\,
      Q => \^q\(5),
      R => '0'
    );
\data_p1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[60]_i_1__1_n_0\,
      Q => \^q\(60),
      R => '0'
    );
\data_p1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[61]_i_1__1_n_0\,
      Q => \^q\(61),
      R => '0'
    );
\data_p1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[62]_i_1__1_n_0\,
      Q => \^q\(62),
      R => '0'
    );
\data_p1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[63]_i_1__1_n_0\,
      Q => \^q\(63),
      R => '0'
    );
\data_p1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[69]_i_1_n_0\,
      Q => \^q\(64),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__3_n_0\,
      Q => \^q\(6),
      R => '0'
    );
\data_p1_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[74]_i_1_n_0\,
      Q => \^q\(65),
      R => '0'
    );
\data_p1_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[75]_i_1_n_0\,
      Q => \^q\(66),
      R => '0'
    );
\data_p1_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[76]_i_1_n_0\,
      Q => \p_1_in__0\(12),
      R => '0'
    );
\data_p1_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[77]_i_1__0_n_0\,
      Q => \p_1_in__0\(13),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__3_n_0\,
      Q => \^q\(7),
      R => '0'
    );
\data_p1_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[81]_i_2__0_n_0\,
      Q => \p_1_in__0\(17),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__3_n_0\,
      Q => \^q\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__3_n_0\,
      Q => \^q\(9),
      R => '0'
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(0),
      Q => \data_p2_reg_n_0_[0]\,
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(10),
      Q => \data_p2_reg_n_0_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(11),
      Q => \data_p2_reg_n_0_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(12),
      Q => \data_p2_reg_n_0_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(13),
      Q => \data_p2_reg_n_0_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(14),
      Q => \data_p2_reg_n_0_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(15),
      Q => \data_p2_reg_n_0_[15]\,
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(16),
      Q => \data_p2_reg_n_0_[16]\,
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(17),
      Q => \data_p2_reg_n_0_[17]\,
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(18),
      Q => \data_p2_reg_n_0_[18]\,
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(19),
      Q => \data_p2_reg_n_0_[19]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(1),
      Q => \data_p2_reg_n_0_[1]\,
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(20),
      Q => \data_p2_reg_n_0_[20]\,
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(21),
      Q => \data_p2_reg_n_0_[21]\,
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(22),
      Q => \data_p2_reg_n_0_[22]\,
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(23),
      Q => \data_p2_reg_n_0_[23]\,
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(24),
      Q => \data_p2_reg_n_0_[24]\,
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(25),
      Q => \data_p2_reg_n_0_[25]\,
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(26),
      Q => \data_p2_reg_n_0_[26]\,
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(27),
      Q => \data_p2_reg_n_0_[27]\,
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(28),
      Q => \data_p2_reg_n_0_[28]\,
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(29),
      Q => \data_p2_reg_n_0_[29]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(2),
      Q => \data_p2_reg_n_0_[2]\,
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(30),
      Q => \data_p2_reg_n_0_[30]\,
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(31),
      Q => \data_p2_reg_n_0_[31]\,
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(32),
      Q => \data_p2_reg_n_0_[32]\,
      R => '0'
    );
\data_p2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(33),
      Q => \data_p2_reg_n_0_[33]\,
      R => '0'
    );
\data_p2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(34),
      Q => \data_p2_reg_n_0_[34]\,
      R => '0'
    );
\data_p2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(35),
      Q => \data_p2_reg_n_0_[35]\,
      R => '0'
    );
\data_p2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(36),
      Q => \data_p2_reg_n_0_[36]\,
      R => '0'
    );
\data_p2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(37),
      Q => \data_p2_reg_n_0_[37]\,
      R => '0'
    );
\data_p2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(38),
      Q => \data_p2_reg_n_0_[38]\,
      R => '0'
    );
\data_p2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(39),
      Q => \data_p2_reg_n_0_[39]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(3),
      Q => \data_p2_reg_n_0_[3]\,
      R => '0'
    );
\data_p2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(40),
      Q => \data_p2_reg_n_0_[40]\,
      R => '0'
    );
\data_p2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(41),
      Q => \data_p2_reg_n_0_[41]\,
      R => '0'
    );
\data_p2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(42),
      Q => \data_p2_reg_n_0_[42]\,
      R => '0'
    );
\data_p2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(43),
      Q => \data_p2_reg_n_0_[43]\,
      R => '0'
    );
\data_p2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(44),
      Q => \data_p2_reg_n_0_[44]\,
      R => '0'
    );
\data_p2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(45),
      Q => \data_p2_reg_n_0_[45]\,
      R => '0'
    );
\data_p2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(46),
      Q => \data_p2_reg_n_0_[46]\,
      R => '0'
    );
\data_p2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(47),
      Q => \data_p2_reg_n_0_[47]\,
      R => '0'
    );
\data_p2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(48),
      Q => \data_p2_reg_n_0_[48]\,
      R => '0'
    );
\data_p2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(49),
      Q => \data_p2_reg_n_0_[49]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(4),
      Q => \data_p2_reg_n_0_[4]\,
      R => '0'
    );
\data_p2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(50),
      Q => \data_p2_reg_n_0_[50]\,
      R => '0'
    );
\data_p2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(51),
      Q => \data_p2_reg_n_0_[51]\,
      R => '0'
    );
\data_p2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(52),
      Q => \data_p2_reg_n_0_[52]\,
      R => '0'
    );
\data_p2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(53),
      Q => \data_p2_reg_n_0_[53]\,
      R => '0'
    );
\data_p2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(54),
      Q => \data_p2_reg_n_0_[54]\,
      R => '0'
    );
\data_p2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(55),
      Q => \data_p2_reg_n_0_[55]\,
      R => '0'
    );
\data_p2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(56),
      Q => \data_p2_reg_n_0_[56]\,
      R => '0'
    );
\data_p2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(57),
      Q => \data_p2_reg_n_0_[57]\,
      R => '0'
    );
\data_p2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(58),
      Q => \data_p2_reg_n_0_[58]\,
      R => '0'
    );
\data_p2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(59),
      Q => \data_p2_reg_n_0_[59]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(5),
      Q => \data_p2_reg_n_0_[5]\,
      R => '0'
    );
\data_p2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(60),
      Q => \data_p2_reg_n_0_[60]\,
      R => '0'
    );
\data_p2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(61),
      Q => \data_p2_reg_n_0_[61]\,
      R => '0'
    );
\data_p2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(62),
      Q => \data_p2_reg_n_0_[62]\,
      R => '0'
    );
\data_p2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(63),
      Q => \data_p2_reg_n_0_[63]\,
      R => '0'
    );
\data_p2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(64),
      Q => \data_p2_reg_n_0_[69]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(6),
      Q => \data_p2_reg_n_0_[6]\,
      R => '0'
    );
\data_p2_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(65),
      Q => \data_p2_reg_n_0_[74]\,
      R => '0'
    );
\data_p2_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(66),
      Q => \data_p2_reg_n_0_[75]\,
      R => '0'
    );
\data_p2_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(67),
      Q => \data_p2_reg_n_0_[76]\,
      R => '0'
    );
\data_p2_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(68),
      Q => \data_p2_reg_n_0_[77]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(7),
      Q => \data_p2_reg_n_0_[7]\,
      R => '0'
    );
\data_p2_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(69),
      Q => \data_p2_reg_n_0_[81]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(8),
      Q => \data_p2_reg_n_0_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(9),
      Q => \data_p2_reg_n_0_[9]\,
      R => '0'
    );
\end_from_4k1_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(65),
      O => \data_p1_reg[7]_0\(3)
    );
\end_from_4k1_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(65),
      O => \data_p1_reg[7]_0\(2)
    );
\end_from_4k1_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(64),
      O => \data_p1_reg[7]_0\(1)
    );
\end_from_4k1_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(64),
      O => \data_p1_reg[7]_0\(0)
    );
\end_from_4k1_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(66),
      O => \data_p1_reg[11]_0\(3)
    );
\end_from_4k1_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(65),
      O => \data_p1_reg[11]_0\(2)
    );
\end_from_4k1_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(65),
      O => \data_p1_reg[11]_0\(1)
    );
\end_from_4k1_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(65),
      O => \data_p1_reg[11]_0\(0)
    );
end_from_4k1_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(64),
      O => \data_p1_reg[3]_0\(3)
    );
end_from_4k1_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(64),
      O => \data_p1_reg[3]_0\(2)
    );
end_from_4k1_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(64),
      O => \data_p1_reg[3]_0\(1)
    );
end_from_4k1_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(64),
      O => \data_p1_reg[3]_0\(0)
    );
last_sect_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E220000"
    )
        port map (
      I0 => last_sect_reg_0,
      I1 => \^p_15_in\,
      I2 => last_sect_reg_1,
      I3 => last_sect_reg_2,
      I4 => ap_rst_n,
      I5 => \^next_req\,
      O => last_sect_reg
    );
req_handling_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFFFFFAAAAAAAA"
    )
        port map (
      I0 => \^next_req\,
      I1 => req_empty_n,
      I2 => last_sect_reg_0,
      I3 => \^single_sect__18\,
      I4 => \^p_15_in\,
      I5 => req_handling_reg,
      O => \state_reg[0]_0\
    );
\s_ready_t_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCFFFFCC4CCCFF"
    )
        port map (
      I0 => \data_p1_reg[0]_0\,
      I1 => \^s_ready_t_reg_0\,
      I2 => \bus_wide_gen.offset_full_n\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => \FSM_sequential_state[1]_i_2__1_n_0\,
      O => \s_ready_t_i_1__4_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__4_n_0\,
      Q => \^s_ready_t_reg_0\,
      R => \^ap_rst_n_0\
    );
\sect_addr_buf[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2222222A222A222"
    )
        port map (
      I0 => req_handling_reg,
      I1 => \sect_total_buf_reg[0]\,
      I2 => \sect_total_buf_reg[0]_0\,
      I3 => ost_ctrl_ready,
      I4 => local_BURST_AWREADY,
      I5 => \sect_total_buf_reg[0]_1\,
      O => \^p_15_in\
    );
\sect_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^next_req\,
      I2 => \sect_cnt_reg[0]\(0),
      O => D(0)
    );
\sect_cnt[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^next_req\,
      I2 => sect_cnt0(9),
      O => D(10)
    );
\sect_cnt[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(23),
      I1 => \^next_req\,
      I2 => sect_cnt0(10),
      O => D(11)
    );
\sect_cnt[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(24),
      I1 => \^next_req\,
      I2 => sect_cnt0(11),
      O => D(12)
    );
\sect_cnt[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(25),
      I1 => \^next_req\,
      I2 => sect_cnt0(12),
      O => D(13)
    );
\sect_cnt[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(26),
      I1 => \^next_req\,
      I2 => sect_cnt0(13),
      O => D(14)
    );
\sect_cnt[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(27),
      I1 => \^next_req\,
      I2 => sect_cnt0(14),
      O => D(15)
    );
\sect_cnt[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(28),
      I1 => \^next_req\,
      I2 => sect_cnt0(15),
      O => D(16)
    );
\sect_cnt[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(29),
      I1 => \^next_req\,
      I2 => sect_cnt0(16),
      O => D(17)
    );
\sect_cnt[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(30),
      I1 => \^next_req\,
      I2 => sect_cnt0(17),
      O => D(18)
    );
\sect_cnt[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(31),
      I1 => \^next_req\,
      I2 => sect_cnt0(18),
      O => D(19)
    );
\sect_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^next_req\,
      I2 => sect_cnt0(0),
      O => D(1)
    );
\sect_cnt[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(32),
      I1 => \^next_req\,
      I2 => sect_cnt0(19),
      O => D(20)
    );
\sect_cnt[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(33),
      I1 => \^next_req\,
      I2 => sect_cnt0(20),
      O => D(21)
    );
\sect_cnt[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(34),
      I1 => \^next_req\,
      I2 => sect_cnt0(21),
      O => D(22)
    );
\sect_cnt[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(35),
      I1 => \^next_req\,
      I2 => sect_cnt0(22),
      O => D(23)
    );
\sect_cnt[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(36),
      I1 => \^next_req\,
      I2 => sect_cnt0(23),
      O => D(24)
    );
\sect_cnt[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(37),
      I1 => \^next_req\,
      I2 => sect_cnt0(24),
      O => D(25)
    );
\sect_cnt[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(38),
      I1 => \^next_req\,
      I2 => sect_cnt0(25),
      O => D(26)
    );
\sect_cnt[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(39),
      I1 => \^next_req\,
      I2 => sect_cnt0(26),
      O => D(27)
    );
\sect_cnt[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(40),
      I1 => \^next_req\,
      I2 => sect_cnt0(27),
      O => D(28)
    );
\sect_cnt[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(41),
      I1 => \^next_req\,
      I2 => sect_cnt0(28),
      O => D(29)
    );
\sect_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^next_req\,
      I2 => sect_cnt0(1),
      O => D(2)
    );
\sect_cnt[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(42),
      I1 => \^next_req\,
      I2 => sect_cnt0(29),
      O => D(30)
    );
\sect_cnt[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(43),
      I1 => \^next_req\,
      I2 => sect_cnt0(30),
      O => D(31)
    );
\sect_cnt[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(44),
      I1 => \^next_req\,
      I2 => sect_cnt0(31),
      O => D(32)
    );
\sect_cnt[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(45),
      I1 => \^next_req\,
      I2 => sect_cnt0(32),
      O => D(33)
    );
\sect_cnt[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(46),
      I1 => \^next_req\,
      I2 => sect_cnt0(33),
      O => D(34)
    );
\sect_cnt[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(47),
      I1 => \^next_req\,
      I2 => sect_cnt0(34),
      O => D(35)
    );
\sect_cnt[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(48),
      I1 => \^next_req\,
      I2 => sect_cnt0(35),
      O => D(36)
    );
\sect_cnt[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(49),
      I1 => \^next_req\,
      I2 => sect_cnt0(36),
      O => D(37)
    );
\sect_cnt[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(50),
      I1 => \^next_req\,
      I2 => sect_cnt0(37),
      O => D(38)
    );
\sect_cnt[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(51),
      I1 => \^next_req\,
      I2 => sect_cnt0(38),
      O => D(39)
    );
\sect_cnt[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^next_req\,
      I2 => sect_cnt0(2),
      O => D(3)
    );
\sect_cnt[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(52),
      I1 => \^next_req\,
      I2 => sect_cnt0(39),
      O => D(40)
    );
\sect_cnt[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(53),
      I1 => \^next_req\,
      I2 => sect_cnt0(40),
      O => D(41)
    );
\sect_cnt[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(54),
      I1 => \^next_req\,
      I2 => sect_cnt0(41),
      O => D(42)
    );
\sect_cnt[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(55),
      I1 => \^next_req\,
      I2 => sect_cnt0(42),
      O => D(43)
    );
\sect_cnt[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(56),
      I1 => \^next_req\,
      I2 => sect_cnt0(43),
      O => D(44)
    );
\sect_cnt[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(57),
      I1 => \^next_req\,
      I2 => sect_cnt0(44),
      O => D(45)
    );
\sect_cnt[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(58),
      I1 => \^next_req\,
      I2 => sect_cnt0(45),
      O => D(46)
    );
\sect_cnt[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(59),
      I1 => \^next_req\,
      I2 => sect_cnt0(46),
      O => D(47)
    );
\sect_cnt[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(60),
      I1 => \^next_req\,
      I2 => sect_cnt0(47),
      O => D(48)
    );
\sect_cnt[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(61),
      I1 => \^next_req\,
      I2 => sect_cnt0(48),
      O => D(49)
    );
\sect_cnt[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^next_req\,
      I2 => sect_cnt0(3),
      O => D(4)
    );
\sect_cnt[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(62),
      I1 => \^next_req\,
      I2 => sect_cnt0(49),
      O => D(50)
    );
\sect_cnt[51]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^next_req\,
      I1 => \^p_15_in\,
      O => E(0)
    );
\sect_cnt[51]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(63),
      I1 => \^next_req\,
      I2 => sect_cnt0(50),
      O => D(51)
    );
\sect_cnt[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(17),
      I1 => \^next_req\,
      I2 => sect_cnt0(4),
      O => D(5)
    );
\sect_cnt[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(18),
      I1 => \^next_req\,
      I2 => sect_cnt0(5),
      O => D(6)
    );
\sect_cnt[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(19),
      I1 => \^next_req\,
      I2 => sect_cnt0(6),
      O => D(7)
    );
\sect_cnt[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(20),
      I1 => \^next_req\,
      I2 => sect_cnt0(7),
      O => D(8)
    );
\sect_cnt[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(21),
      I1 => \^next_req\,
      I2 => sect_cnt0(8),
      O => D(9)
    );
\sect_len_buf[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \sect_len_buf[3]_i_3_n_0\,
      I1 => \sect_len_buf[3]_i_4_n_0\,
      I2 => \sect_len_buf[3]_i_5_n_0\,
      I3 => \sect_len_buf[3]_i_6_n_0\,
      O => \^single_sect__18\
    );
\sect_len_buf[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sect_len_buf[3]_i_2_0\(12),
      I1 => \sect_len_buf[3]_i_2_0\(10),
      I2 => \sect_len_buf[3]_i_2_0\(11),
      I3 => \sect_len_buf[3]_i_2_0\(14),
      I4 => \sect_len_buf[3]_i_2_0\(13),
      O => \sect_len_buf[3]_i_3_n_0\
    );
\sect_len_buf[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \sect_len_buf[3]_i_2_0\(18),
      I1 => \sect_len_buf[3]_i_2_0\(19),
      I2 => \sect_len_buf[3]_i_2_0\(15),
      I3 => \sect_len_buf[3]_i_2_0\(16),
      I4 => \sect_len_buf[3]_i_2_0\(17),
      O => \sect_len_buf[3]_i_4_n_0\
    );
\sect_len_buf[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \sect_len_buf[3]_i_2_0\(9),
      I1 => \sect_len_buf[3]_i_2_0\(8),
      I2 => \sect_len_buf[3]_i_2_0\(5),
      I3 => \sect_len_buf[3]_i_2_0\(6),
      I4 => \sect_len_buf[3]_i_2_0\(7),
      O => \sect_len_buf[3]_i_5_n_0\
    );
\sect_len_buf[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \sect_len_buf[3]_i_2_0\(4),
      I1 => \sect_len_buf[3]_i_2_0\(3),
      I2 => \sect_len_buf[3]_i_2_0\(0),
      I3 => \sect_len_buf[3]_i_2_0\(1),
      I4 => \sect_len_buf[3]_i_2_0\(2),
      O => \sect_len_buf[3]_i_6_n_0\
    );
\sect_total[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I1 => req_empty_n,
      O => \^next_req\
    );
\sect_total[3]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(64),
      I1 => \^q\(1),
      O => \sect_total[3]_i_15_n_0\
    );
\sect_total[3]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(64),
      I1 => \^q\(0),
      O => \sect_total[3]_i_16_n_0\
    );
\sect_total_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[7]_i_1_n_0\,
      CO(3) => \sect_total_reg[11]_i_1_n_0\,
      CO(2) => \sect_total_reg[11]_i_1_n_1\,
      CO(1) => \sect_total_reg[11]_i_1_n_2\,
      CO(0) => \sect_total_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[81]_0\(11 downto 8),
      S(3) => \p_1_in__0\(17),
      S(2) => \p_1_in__0\(17),
      S(1) => \p_1_in__0\(17),
      S(0) => \p_1_in__0\(17)
    );
\sect_total_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[11]_i_1_n_0\,
      CO(3) => \sect_total_reg[15]_i_1_n_0\,
      CO(2) => \sect_total_reg[15]_i_1_n_1\,
      CO(1) => \sect_total_reg[15]_i_1_n_2\,
      CO(0) => \sect_total_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[81]_0\(15 downto 12),
      S(3) => \p_1_in__0\(17),
      S(2) => \p_1_in__0\(17),
      S(1) => \p_1_in__0\(17),
      S(0) => \p_1_in__0\(17)
    );
\sect_total_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[15]_i_1_n_0\,
      CO(3) => \NLW_sect_total_reg[19]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \sect_total_reg[19]_i_2_n_1\,
      CO(1) => \sect_total_reg[19]_i_2_n_2\,
      CO(0) => \sect_total_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[81]_0\(19 downto 16),
      S(3) => \p_1_in__0\(17),
      S(2) => \p_1_in__0\(17),
      S(1) => \p_1_in__0\(17),
      S(0) => \p_1_in__0\(17)
    );
\sect_total_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[3]_i_2_n_0\,
      CO(3) => \sect_total_reg[3]_i_1_n_0\,
      CO(2) => \sect_total_reg[3]_i_1_n_1\,
      CO(1) => \sect_total_reg[3]_i_1_n_2\,
      CO(0) => \sect_total_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[81]_0\(3 downto 0),
      S(3) => \p_1_in__0\(17),
      S(2) => \p_1_in__0\(17),
      S(1 downto 0) => \p_1_in__0\(13 downto 12)
    );
\sect_total_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[3]_i_3_n_0\,
      CO(3) => \sect_total_reg[3]_i_2_n_0\,
      CO(2) => \sect_total_reg[3]_i_2_n_1\,
      CO(1) => \sect_total_reg[3]_i_2_n_2\,
      CO(0) => \sect_total_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \^q\(66 downto 65),
      DI(1) => \^q\(65),
      DI(0) => \^q\(65),
      O(3 downto 0) => \NLW_sect_total_reg[3]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \sect_total_reg[3]\(3 downto 0)
    );
\sect_total_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[3]_i_8_n_0\,
      CO(3) => \sect_total_reg[3]_i_3_n_0\,
      CO(2) => \sect_total_reg[3]_i_3_n_1\,
      CO(1) => \sect_total_reg[3]_i_3_n_2\,
      CO(0) => \sect_total_reg[3]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \^q\(65),
      DI(2 downto 1) => \^q\(65 downto 64),
      DI(0) => \^q\(64),
      O(3 downto 0) => \NLW_sect_total_reg[3]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \sect_total_reg[3]_i_2_0\(3 downto 0)
    );
\sect_total_reg[3]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sect_total_reg[3]_i_8_n_0\,
      CO(2) => \sect_total_reg[3]_i_8_n_1\,
      CO(1) => \sect_total_reg[3]_i_8_n_2\,
      CO(0) => \sect_total_reg[3]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \^q\(64),
      DI(2) => \^q\(64),
      DI(1) => \^q\(64),
      DI(0) => \^q\(64),
      O(3 downto 0) => \NLW_sect_total_reg[3]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => S(1 downto 0),
      S(1) => \sect_total[3]_i_15_n_0\,
      S(0) => \sect_total[3]_i_16_n_0\
    );
\sect_total_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[3]_i_1_n_0\,
      CO(3) => \sect_total_reg[7]_i_1_n_0\,
      CO(2) => \sect_total_reg[7]_i_1_n_1\,
      CO(1) => \sect_total_reg[7]_i_1_n_2\,
      CO(0) => \sect_total_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[81]_0\(7 downto 4),
      S(3) => \p_1_in__0\(17),
      S(2) => \p_1_in__0\(17),
      S(1) => \p_1_in__0\(17),
      S(0) => \p_1_in__0\(17)
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCCC4C4C4CCC4C4C"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I1 => req_empty_n,
      I2 => state(1),
      I3 => \^s_ready_t_reg_0\,
      I4 => \data_p1_reg[0]_0\,
      I5 => \bus_wide_gen.offset_full_n\,
      O => \state[0]_i_1_n_0\
    );
\state[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_0\
    );
\state[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAEEEEFFFFFFFF"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I1 => state(1),
      I2 => \bus_wide_gen.offset_full_n\,
      I3 => \^s_ready_t_reg_0\,
      I4 => \data_p1_reg[0]_0\,
      I5 => req_empty_n,
      O => \state[1]_i_1__2_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1_n_0\,
      Q => req_empty_n,
      R => \^ap_rst_n_0\
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__2_n_0\,
      Q => state(1),
      S => \^ap_rst_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_reg_slice__parameterized0_52\ is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    last_sect_reg : out STD_LOGIC;
    p_15_in : out STD_LOGIC;
    next_req : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 51 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 67 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \single_sect__18\ : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC;
    \data_p1_reg[81]_0\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \data_p1_reg[77]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \data_p1_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_p1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_p1_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    last_sect_reg_0 : in STD_LOGIC;
    last_sect_reg_1 : in STD_LOGIC;
    last_sect_reg_2 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \data_p1_reg[0]_0\ : in STD_LOGIC;
    \bus_wide_gen.offset_full_n\ : in STD_LOGIC;
    \sect_cnt_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sect_cnt0 : in STD_LOGIC_VECTOR ( 50 downto 0 );
    req_handling_reg : in STD_LOGIC;
    \sect_total_buf_reg[0]\ : in STD_LOGIC;
    \sect_total_buf_reg[0]_0\ : in STD_LOGIC;
    ost_ctrl_ready : in STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    \sect_total_buf_reg[0]_1\ : in STD_LOGIC;
    \sect_len_buf[3]_i_2__0_0\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \data_p2_reg[81]_0\ : in STD_LOGIC_VECTOR ( 69 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sect_total_reg[3]_i_2__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_total_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_p2_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_reg_slice__parameterized0_52\ : entity is "depthwise_conv_gmem_m_axi_reg_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_reg_slice__parameterized0_52\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_reg_slice__parameterized0_52\ is
  signal \FSM_sequential_state[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 67 downto 0 );
  signal \beat_len[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \beat_len[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \beat_len_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \beat_len_reg[1]_i_1__0_n_1\ : STD_LOGIC;
  signal \beat_len_reg[1]_i_1__0_n_2\ : STD_LOGIC;
  signal \beat_len_reg[1]_i_1__0_n_3\ : STD_LOGIC;
  signal \beat_len_reg[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \beat_len_reg[5]_i_1__0_n_1\ : STD_LOGIC;
  signal \beat_len_reg[5]_i_1__0_n_2\ : STD_LOGIC;
  signal \beat_len_reg[5]_i_1__0_n_3\ : STD_LOGIC;
  signal \beat_len_reg[9]_i_1__0_n_1\ : STD_LOGIC;
  signal \beat_len_reg[9]_i_1__0_n_2\ : STD_LOGIC;
  signal \beat_len_reg[9]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[13]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[14]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[17]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[18]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[19]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[21]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[22]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[23]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[24]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[25]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[26]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[27]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[28]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[29]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[30]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[31]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[32]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[33]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[34]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[35]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[36]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[37]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[38]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[39]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[40]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[41]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[42]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[43]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[44]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[45]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[46]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[47]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[48]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[49]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[50]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[51]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[52]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[53]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[54]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[55]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[56]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[57]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[58]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[59]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[60]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[61]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[62]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[63]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[67]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[70]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[71]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[77]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[78]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[81]_i_2_n_0\ : STD_LOGIC;
  signal \data_p1[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[9]_i_1__2_n_0\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 81 downto 0 );
  signal load_p1 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^next_req\ : STD_LOGIC;
  signal \^p_15_in\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 17 downto 14 );
  signal req_empty_n : STD_LOGIC;
  signal \s_ready_t_i_1__5_n_0\ : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_15__0_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_16__0_n_0\ : STD_LOGIC;
  signal \sect_total_reg[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_total_reg[11]_i_1__0_n_1\ : STD_LOGIC;
  signal \sect_total_reg[11]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_total_reg[11]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_total_reg[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_total_reg[15]_i_1__0_n_1\ : STD_LOGIC;
  signal \sect_total_reg[15]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_total_reg[15]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_total_reg[19]_i_2__0_n_1\ : STD_LOGIC;
  signal \sect_total_reg[19]_i_2__0_n_2\ : STD_LOGIC;
  signal \sect_total_reg[19]_i_2__0_n_3\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_2__0_n_1\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_2__0_n_2\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_2__0_n_3\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_3__0_n_1\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_3__0_n_2\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_3__0_n_3\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_8__0_n_0\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_8__0_n_1\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_8__0_n_2\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_8__0_n_3\ : STD_LOGIC;
  signal \sect_total_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_total_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \sect_total_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_total_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \^single_sect__18\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_beat_len_reg[1]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_beat_len_reg[9]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sect_total_reg[19]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sect_total_reg[3]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sect_total_reg[3]_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sect_total_reg[3]_i_8__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_2__2\ : label is "soft_lutpair111";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \beat_len_reg[1]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \beat_len_reg[5]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \beat_len_reg[9]_i_1__0\ : label is 35;
  attribute SOFT_HLUTNM of \sect_cnt[0]_i_1__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \sect_cnt[10]_i_1__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \sect_cnt[11]_i_1__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \sect_cnt[12]_i_1__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \sect_cnt[13]_i_1__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \sect_cnt[14]_i_1__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \sect_cnt[15]_i_1__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \sect_cnt[16]_i_1__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \sect_cnt[17]_i_1__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \sect_cnt[18]_i_1__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_1__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \sect_cnt[1]_i_1__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \sect_cnt[20]_i_1__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \sect_cnt[21]_i_1__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \sect_cnt[22]_i_1__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \sect_cnt[23]_i_1__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \sect_cnt[24]_i_1__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \sect_cnt[25]_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \sect_cnt[26]_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \sect_cnt[27]_i_1__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \sect_cnt[28]_i_1__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \sect_cnt[29]_i_1__0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \sect_cnt[2]_i_1__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \sect_cnt[30]_i_1__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \sect_cnt[31]_i_1__0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \sect_cnt[32]_i_1__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \sect_cnt[33]_i_1__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \sect_cnt[34]_i_1__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \sect_cnt[35]_i_1__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \sect_cnt[36]_i_1__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \sect_cnt[37]_i_1__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \sect_cnt[38]_i_1__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \sect_cnt[39]_i_1__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \sect_cnt[3]_i_1__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \sect_cnt[40]_i_1__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \sect_cnt[41]_i_1__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \sect_cnt[42]_i_1__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \sect_cnt[43]_i_1__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \sect_cnt[44]_i_1__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \sect_cnt[45]_i_1__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \sect_cnt[46]_i_1__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \sect_cnt[47]_i_1__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \sect_cnt[48]_i_1__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \sect_cnt[49]_i_1__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \sect_cnt[4]_i_1__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \sect_cnt[50]_i_1__0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \sect_cnt[51]_i_1__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \sect_cnt[51]_i_2__0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \sect_cnt[5]_i_1__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \sect_cnt[6]_i_1__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \sect_cnt[7]_i_1__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \sect_cnt[8]_i_1__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \sect_cnt[9]_i_1__0\ : label is "soft_lutpair127";
  attribute ADDER_THRESHOLD of \sect_total_reg[11]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[15]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[19]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[3]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[3]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[3]_i_3__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[3]_i_8__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[7]_i_1__0\ : label is 35;
begin
  Q(67 downto 0) <= \^q\(67 downto 0);
  next_req <= \^next_req\;
  p_15_in <= \^p_15_in\;
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
  \single_sect__18\ <= \^single_sect__18\;
\FSM_sequential_state[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0602060202020602"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \FSM_sequential_state[1]_i_2__2_n_0\,
      I3 => \data_p1_reg[0]_0\,
      I4 => \^s_ready_t_reg_0\,
      I5 => \bus_wide_gen.offset_full_n\,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D18181848481818"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \FSM_sequential_state[1]_i_2__2_n_0\,
      I2 => \state__0\(1),
      I3 => \bus_wide_gen.offset_full_n\,
      I4 => \data_p1_reg[0]_0\,
      I5 => \^s_ready_t_reg_0\,
      O => \next__0\(1)
    );
\FSM_sequential_state[1]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8FF"
    )
        port map (
      I0 => \^p_15_in\,
      I1 => \^single_sect__18\,
      I2 => last_sect_reg_0,
      I3 => req_handling_reg,
      O => \FSM_sequential_state[1]_i_2__2_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\beat_len[1]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(64),
      I1 => \^q\(1),
      O => \beat_len[1]_i_2__0_n_0\
    );
\beat_len[1]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(64),
      I1 => \^q\(0),
      O => \beat_len[1]_i_3__0_n_0\
    );
\beat_len_reg[1]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \beat_len_reg[1]_i_1__0_n_0\,
      CO(2) => \beat_len_reg[1]_i_1__0_n_1\,
      CO(1) => \beat_len_reg[1]_i_1__0_n_2\,
      CO(0) => \beat_len_reg[1]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^q\(64),
      DI(0) => \^q\(64),
      O(3 downto 2) => \data_p1_reg[77]_0\(1 downto 0),
      O(1 downto 0) => \NLW_beat_len_reg[1]_i_1__0_O_UNCONNECTED\(1 downto 0),
      S(3) => \^q\(64),
      S(2) => \^q\(64),
      S(1) => \beat_len[1]_i_2__0_n_0\,
      S(0) => \beat_len[1]_i_3__0_n_0\
    );
\beat_len_reg[5]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_reg[1]_i_1__0_n_0\,
      CO(3) => \beat_len_reg[5]_i_1__0_n_0\,
      CO(2) => \beat_len_reg[5]_i_1__0_n_1\,
      CO(1) => \beat_len_reg[5]_i_1__0_n_2\,
      CO(0) => \beat_len_reg[5]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[77]_0\(5 downto 2),
      S(3 downto 2) => \^q\(66 downto 65),
      S(1) => \^q\(65),
      S(0) => \^q\(65)
    );
\beat_len_reg[9]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_reg[5]_i_1__0_n_0\,
      CO(3) => \NLW_beat_len_reg[9]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \beat_len_reg[9]_i_1__0_n_1\,
      CO(1) => \beat_len_reg[9]_i_1__0_n_2\,
      CO(0) => \beat_len_reg[9]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[77]_0\(9 downto 6),
      S(3) => \^q\(67),
      S(2) => \^q\(67),
      S(1) => \^q\(67),
      S(0) => \^q\(67)
    );
\data_p1[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(0),
      I3 => \data_p2_reg[81]_0\(0),
      O => \data_p1[0]_i_1__2_n_0\
    );
\data_p1[10]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(10),
      I3 => \data_p2_reg[81]_0\(10),
      O => \data_p1[10]_i_1__2_n_0\
    );
\data_p1[11]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(11),
      I3 => \data_p2_reg[81]_0\(11),
      O => \data_p1[11]_i_1__2_n_0\
    );
\data_p1[12]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(12),
      I3 => \data_p2_reg[81]_0\(12),
      O => \data_p1[12]_i_1__2_n_0\
    );
\data_p1[13]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(13),
      I3 => \data_p2_reg[81]_0\(13),
      O => \data_p1[13]_i_1__2_n_0\
    );
\data_p1[14]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(14),
      I3 => \data_p2_reg[81]_0\(14),
      O => \data_p1[14]_i_1__2_n_0\
    );
\data_p1[15]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(15),
      I3 => \data_p2_reg[81]_0\(15),
      O => \data_p1[15]_i_1__2_n_0\
    );
\data_p1[16]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(16),
      I3 => \data_p2_reg[81]_0\(16),
      O => \data_p1[16]_i_1__2_n_0\
    );
\data_p1[17]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(17),
      I3 => \data_p2_reg[81]_0\(17),
      O => \data_p1[17]_i_1__2_n_0\
    );
\data_p1[18]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(18),
      I3 => \data_p2_reg[81]_0\(18),
      O => \data_p1[18]_i_1__2_n_0\
    );
\data_p1[19]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(19),
      I3 => \data_p2_reg[81]_0\(19),
      O => \data_p1[19]_i_1__2_n_0\
    );
\data_p1[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(1),
      I3 => \data_p2_reg[81]_0\(1),
      O => \data_p1[1]_i_1__2_n_0\
    );
\data_p1[20]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(20),
      I3 => \data_p2_reg[81]_0\(20),
      O => \data_p1[20]_i_1__2_n_0\
    );
\data_p1[21]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(21),
      I3 => \data_p2_reg[81]_0\(21),
      O => \data_p1[21]_i_1__2_n_0\
    );
\data_p1[22]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(22),
      I3 => \data_p2_reg[81]_0\(22),
      O => \data_p1[22]_i_1__2_n_0\
    );
\data_p1[23]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(23),
      I3 => \data_p2_reg[81]_0\(23),
      O => \data_p1[23]_i_1__2_n_0\
    );
\data_p1[24]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(24),
      I3 => \data_p2_reg[81]_0\(24),
      O => \data_p1[24]_i_1__2_n_0\
    );
\data_p1[25]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(25),
      I3 => \data_p2_reg[81]_0\(25),
      O => \data_p1[25]_i_1__2_n_0\
    );
\data_p1[26]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(26),
      I3 => \data_p2_reg[81]_0\(26),
      O => \data_p1[26]_i_1__2_n_0\
    );
\data_p1[27]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(27),
      I3 => \data_p2_reg[81]_0\(27),
      O => \data_p1[27]_i_1__2_n_0\
    );
\data_p1[28]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(28),
      I3 => \data_p2_reg[81]_0\(28),
      O => \data_p1[28]_i_1__2_n_0\
    );
\data_p1[29]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(29),
      I3 => \data_p2_reg[81]_0\(29),
      O => \data_p1[29]_i_1__2_n_0\
    );
\data_p1[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(2),
      I3 => \data_p2_reg[81]_0\(2),
      O => \data_p1[2]_i_1__3_n_0\
    );
\data_p1[30]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(30),
      I3 => \data_p2_reg[81]_0\(30),
      O => \data_p1[30]_i_1__2_n_0\
    );
\data_p1[31]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(31),
      I3 => \data_p2_reg[81]_0\(31),
      O => \data_p1[31]_i_1__2_n_0\
    );
\data_p1[32]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(32),
      I3 => \data_p2_reg[81]_0\(32),
      O => \data_p1[32]_i_1__2_n_0\
    );
\data_p1[33]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(33),
      I3 => \data_p2_reg[81]_0\(33),
      O => \data_p1[33]_i_1__0_n_0\
    );
\data_p1[34]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(34),
      I3 => \data_p2_reg[81]_0\(34),
      O => \data_p1[34]_i_1__0_n_0\
    );
\data_p1[35]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(35),
      I3 => \data_p2_reg[81]_0\(35),
      O => \data_p1[35]_i_1__0_n_0\
    );
\data_p1[36]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(36),
      I3 => \data_p2_reg[81]_0\(36),
      O => \data_p1[36]_i_1__0_n_0\
    );
\data_p1[37]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(37),
      I3 => \data_p2_reg[81]_0\(37),
      O => \data_p1[37]_i_1__0_n_0\
    );
\data_p1[38]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(38),
      I3 => \data_p2_reg[81]_0\(38),
      O => \data_p1[38]_i_1__0_n_0\
    );
\data_p1[39]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(39),
      I3 => \data_p2_reg[81]_0\(39),
      O => \data_p1[39]_i_1__0_n_0\
    );
\data_p1[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(3),
      I3 => \data_p2_reg[81]_0\(3),
      O => \data_p1[3]_i_1__3_n_0\
    );
\data_p1[40]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(40),
      I3 => \data_p2_reg[81]_0\(40),
      O => \data_p1[40]_i_1__0_n_0\
    );
\data_p1[41]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(41),
      I3 => \data_p2_reg[81]_0\(41),
      O => \data_p1[41]_i_1__0_n_0\
    );
\data_p1[42]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(42),
      I3 => \data_p2_reg[81]_0\(42),
      O => \data_p1[42]_i_1__0_n_0\
    );
\data_p1[43]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(43),
      I3 => \data_p2_reg[81]_0\(43),
      O => \data_p1[43]_i_1__0_n_0\
    );
\data_p1[44]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(44),
      I3 => \data_p2_reg[81]_0\(44),
      O => \data_p1[44]_i_1__0_n_0\
    );
\data_p1[45]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(45),
      I3 => \data_p2_reg[81]_0\(45),
      O => \data_p1[45]_i_1__0_n_0\
    );
\data_p1[46]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(46),
      I3 => \data_p2_reg[81]_0\(46),
      O => \data_p1[46]_i_1__0_n_0\
    );
\data_p1[47]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(47),
      I3 => \data_p2_reg[81]_0\(47),
      O => \data_p1[47]_i_1__0_n_0\
    );
\data_p1[48]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(48),
      I3 => \data_p2_reg[81]_0\(48),
      O => \data_p1[48]_i_1__0_n_0\
    );
\data_p1[49]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(49),
      I3 => \data_p2_reg[81]_0\(49),
      O => \data_p1[49]_i_1__0_n_0\
    );
\data_p1[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(4),
      I3 => \data_p2_reg[81]_0\(4),
      O => \data_p1[4]_i_1__2_n_0\
    );
\data_p1[50]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(50),
      I3 => \data_p2_reg[81]_0\(50),
      O => \data_p1[50]_i_1__0_n_0\
    );
\data_p1[51]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(51),
      I3 => \data_p2_reg[81]_0\(51),
      O => \data_p1[51]_i_1__0_n_0\
    );
\data_p1[52]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(52),
      I3 => \data_p2_reg[81]_0\(52),
      O => \data_p1[52]_i_1__0_n_0\
    );
\data_p1[53]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(53),
      I3 => \data_p2_reg[81]_0\(53),
      O => \data_p1[53]_i_1__0_n_0\
    );
\data_p1[54]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(54),
      I3 => \data_p2_reg[81]_0\(54),
      O => \data_p1[54]_i_1__0_n_0\
    );
\data_p1[55]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(55),
      I3 => \data_p2_reg[81]_0\(55),
      O => \data_p1[55]_i_1__0_n_0\
    );
\data_p1[56]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(56),
      I3 => \data_p2_reg[81]_0\(56),
      O => \data_p1[56]_i_1__0_n_0\
    );
\data_p1[57]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(57),
      I3 => \data_p2_reg[81]_0\(57),
      O => \data_p1[57]_i_1__0_n_0\
    );
\data_p1[58]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(58),
      I3 => \data_p2_reg[81]_0\(58),
      O => \data_p1[58]_i_1__0_n_0\
    );
\data_p1[59]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(59),
      I3 => \data_p2_reg[81]_0\(59),
      O => \data_p1[59]_i_1__0_n_0\
    );
\data_p1[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(5),
      I3 => \data_p2_reg[81]_0\(5),
      O => \data_p1[5]_i_1__2_n_0\
    );
\data_p1[60]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(60),
      I3 => \data_p2_reg[81]_0\(60),
      O => \data_p1[60]_i_1__0_n_0\
    );
\data_p1[61]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(61),
      I3 => \data_p2_reg[81]_0\(61),
      O => \data_p1[61]_i_1__0_n_0\
    );
\data_p1[62]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(62),
      I3 => \data_p2_reg[81]_0\(62),
      O => \data_p1[62]_i_1__0_n_0\
    );
\data_p1[63]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(63),
      I3 => \data_p2_reg[81]_0\(63),
      O => \data_p1[63]_i_1__0_n_0\
    );
\data_p1[67]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(67),
      I3 => \data_p2_reg[81]_0\(64),
      O => \data_p1[67]_i_1__0_n_0\
    );
\data_p1[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(6),
      I3 => \data_p2_reg[81]_0\(6),
      O => \data_p1[6]_i_1__2_n_0\
    );
\data_p1[70]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(70),
      I3 => \data_p2_reg[81]_0\(65),
      O => \data_p1[70]_i_1_n_0\
    );
\data_p1[71]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(71),
      I3 => \data_p2_reg[81]_0\(66),
      O => \data_p1[71]_i_1_n_0\
    );
\data_p1[77]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(77),
      I3 => \data_p2_reg[81]_0\(67),
      O => \data_p1[77]_i_1_n_0\
    );
\data_p1[78]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(78),
      I3 => \data_p2_reg[81]_0\(68),
      O => \data_p1[78]_i_1_n_0\
    );
\data_p1[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(7),
      I3 => \data_p2_reg[81]_0\(7),
      O => \data_p1[7]_i_1__2_n_0\
    );
\data_p1[81]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A2FFA2000000A2"
    )
        port map (
      I0 => \data_p1_reg[0]_0\,
      I1 => \^s_ready_t_reg_0\,
      I2 => \bus_wide_gen.offset_full_n\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => \FSM_sequential_state[1]_i_2__2_n_0\,
      O => load_p1
    );
\data_p1[81]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(81),
      I3 => \data_p2_reg[81]_0\(69),
      O => \data_p1[81]_i_2_n_0\
    );
\data_p1[8]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(8),
      I3 => \data_p2_reg[81]_0\(8),
      O => \data_p1[8]_i_1__2_n_0\
    );
\data_p1[9]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => data_p2(9),
      I3 => \data_p2_reg[81]_0\(9),
      O => \data_p1[9]_i_1__2_n_0\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__2_n_0\,
      Q => \^q\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__2_n_0\,
      Q => \^q\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__2_n_0\,
      Q => \^q\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__2_n_0\,
      Q => \^q\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__2_n_0\,
      Q => \^q\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__2_n_0\,
      Q => \^q\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__2_n_0\,
      Q => \^q\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__2_n_0\,
      Q => \^q\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__2_n_0\,
      Q => \^q\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__2_n_0\,
      Q => \^q\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__2_n_0\,
      Q => \^q\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__2_n_0\,
      Q => \^q\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__2_n_0\,
      Q => \^q\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__2_n_0\,
      Q => \^q\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__2_n_0\,
      Q => \^q\(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__2_n_0\,
      Q => \^q\(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__2_n_0\,
      Q => \^q\(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__2_n_0\,
      Q => \^q\(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__2_n_0\,
      Q => \^q\(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__2_n_0\,
      Q => \^q\(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1__2_n_0\,
      Q => \^q\(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__3_n_0\,
      Q => \^q\(2),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1__2_n_0\,
      Q => \^q\(30),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_1__2_n_0\,
      Q => \^q\(31),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[32]_i_1__2_n_0\,
      Q => \^q\(32),
      R => '0'
    );
\data_p1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[33]_i_1__0_n_0\,
      Q => \^q\(33),
      R => '0'
    );
\data_p1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[34]_i_1__0_n_0\,
      Q => \^q\(34),
      R => '0'
    );
\data_p1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[35]_i_1__0_n_0\,
      Q => \^q\(35),
      R => '0'
    );
\data_p1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[36]_i_1__0_n_0\,
      Q => \^q\(36),
      R => '0'
    );
\data_p1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[37]_i_1__0_n_0\,
      Q => \^q\(37),
      R => '0'
    );
\data_p1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[38]_i_1__0_n_0\,
      Q => \^q\(38),
      R => '0'
    );
\data_p1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[39]_i_1__0_n_0\,
      Q => \^q\(39),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__3_n_0\,
      Q => \^q\(3),
      R => '0'
    );
\data_p1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[40]_i_1__0_n_0\,
      Q => \^q\(40),
      R => '0'
    );
\data_p1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[41]_i_1__0_n_0\,
      Q => \^q\(41),
      R => '0'
    );
\data_p1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[42]_i_1__0_n_0\,
      Q => \^q\(42),
      R => '0'
    );
\data_p1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[43]_i_1__0_n_0\,
      Q => \^q\(43),
      R => '0'
    );
\data_p1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[44]_i_1__0_n_0\,
      Q => \^q\(44),
      R => '0'
    );
\data_p1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[45]_i_1__0_n_0\,
      Q => \^q\(45),
      R => '0'
    );
\data_p1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[46]_i_1__0_n_0\,
      Q => \^q\(46),
      R => '0'
    );
\data_p1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[47]_i_1__0_n_0\,
      Q => \^q\(47),
      R => '0'
    );
\data_p1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[48]_i_1__0_n_0\,
      Q => \^q\(48),
      R => '0'
    );
\data_p1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[49]_i_1__0_n_0\,
      Q => \^q\(49),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__2_n_0\,
      Q => \^q\(4),
      R => '0'
    );
\data_p1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[50]_i_1__0_n_0\,
      Q => \^q\(50),
      R => '0'
    );
\data_p1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[51]_i_1__0_n_0\,
      Q => \^q\(51),
      R => '0'
    );
\data_p1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[52]_i_1__0_n_0\,
      Q => \^q\(52),
      R => '0'
    );
\data_p1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[53]_i_1__0_n_0\,
      Q => \^q\(53),
      R => '0'
    );
\data_p1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[54]_i_1__0_n_0\,
      Q => \^q\(54),
      R => '0'
    );
\data_p1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[55]_i_1__0_n_0\,
      Q => \^q\(55),
      R => '0'
    );
\data_p1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[56]_i_1__0_n_0\,
      Q => \^q\(56),
      R => '0'
    );
\data_p1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[57]_i_1__0_n_0\,
      Q => \^q\(57),
      R => '0'
    );
\data_p1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[58]_i_1__0_n_0\,
      Q => \^q\(58),
      R => '0'
    );
\data_p1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[59]_i_1__0_n_0\,
      Q => \^q\(59),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__2_n_0\,
      Q => \^q\(5),
      R => '0'
    );
\data_p1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[60]_i_1__0_n_0\,
      Q => \^q\(60),
      R => '0'
    );
\data_p1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[61]_i_1__0_n_0\,
      Q => \^q\(61),
      R => '0'
    );
\data_p1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[62]_i_1__0_n_0\,
      Q => \^q\(62),
      R => '0'
    );
\data_p1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[63]_i_1__0_n_0\,
      Q => \^q\(63),
      R => '0'
    );
\data_p1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[67]_i_1__0_n_0\,
      Q => \^q\(64),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__2_n_0\,
      Q => \^q\(6),
      R => '0'
    );
\data_p1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[70]_i_1_n_0\,
      Q => \^q\(65),
      R => '0'
    );
\data_p1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[71]_i_1_n_0\,
      Q => \^q\(66),
      R => '0'
    );
\data_p1_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[77]_i_1_n_0\,
      Q => \^q\(67),
      R => '0'
    );
\data_p1_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[78]_i_1_n_0\,
      Q => p_1_in(14),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__2_n_0\,
      Q => \^q\(7),
      R => '0'
    );
\data_p1_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[81]_i_2_n_0\,
      Q => p_1_in(17),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__2_n_0\,
      Q => \^q\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__2_n_0\,
      Q => \^q\(9),
      R => '0'
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(0),
      Q => data_p2(0),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(10),
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(11),
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(12),
      Q => data_p2(12),
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(13),
      Q => data_p2(13),
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(14),
      Q => data_p2(14),
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(15),
      Q => data_p2(15),
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(16),
      Q => data_p2(16),
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(17),
      Q => data_p2(17),
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(18),
      Q => data_p2(18),
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(19),
      Q => data_p2(19),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(1),
      Q => data_p2(1),
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(20),
      Q => data_p2(20),
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(21),
      Q => data_p2(21),
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(22),
      Q => data_p2(22),
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(23),
      Q => data_p2(23),
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(24),
      Q => data_p2(24),
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(25),
      Q => data_p2(25),
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(26),
      Q => data_p2(26),
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(27),
      Q => data_p2(27),
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(28),
      Q => data_p2(28),
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(29),
      Q => data_p2(29),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(2),
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(30),
      Q => data_p2(30),
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(31),
      Q => data_p2(31),
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(32),
      Q => data_p2(32),
      R => '0'
    );
\data_p2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(33),
      Q => data_p2(33),
      R => '0'
    );
\data_p2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(34),
      Q => data_p2(34),
      R => '0'
    );
\data_p2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(35),
      Q => data_p2(35),
      R => '0'
    );
\data_p2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(36),
      Q => data_p2(36),
      R => '0'
    );
\data_p2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(37),
      Q => data_p2(37),
      R => '0'
    );
\data_p2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(38),
      Q => data_p2(38),
      R => '0'
    );
\data_p2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(39),
      Q => data_p2(39),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(3),
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(40),
      Q => data_p2(40),
      R => '0'
    );
\data_p2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(41),
      Q => data_p2(41),
      R => '0'
    );
\data_p2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(42),
      Q => data_p2(42),
      R => '0'
    );
\data_p2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(43),
      Q => data_p2(43),
      R => '0'
    );
\data_p2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(44),
      Q => data_p2(44),
      R => '0'
    );
\data_p2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(45),
      Q => data_p2(45),
      R => '0'
    );
\data_p2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(46),
      Q => data_p2(46),
      R => '0'
    );
\data_p2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(47),
      Q => data_p2(47),
      R => '0'
    );
\data_p2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(48),
      Q => data_p2(48),
      R => '0'
    );
\data_p2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(49),
      Q => data_p2(49),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(4),
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(50),
      Q => data_p2(50),
      R => '0'
    );
\data_p2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(51),
      Q => data_p2(51),
      R => '0'
    );
\data_p2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(52),
      Q => data_p2(52),
      R => '0'
    );
\data_p2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(53),
      Q => data_p2(53),
      R => '0'
    );
\data_p2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(54),
      Q => data_p2(54),
      R => '0'
    );
\data_p2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(55),
      Q => data_p2(55),
      R => '0'
    );
\data_p2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(56),
      Q => data_p2(56),
      R => '0'
    );
\data_p2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(57),
      Q => data_p2(57),
      R => '0'
    );
\data_p2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(58),
      Q => data_p2(58),
      R => '0'
    );
\data_p2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(59),
      Q => data_p2(59),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(5),
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(60),
      Q => data_p2(60),
      R => '0'
    );
\data_p2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(61),
      Q => data_p2(61),
      R => '0'
    );
\data_p2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(62),
      Q => data_p2(62),
      R => '0'
    );
\data_p2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(63),
      Q => data_p2(63),
      R => '0'
    );
\data_p2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(64),
      Q => data_p2(67),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(6),
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(65),
      Q => data_p2(70),
      R => '0'
    );
\data_p2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(66),
      Q => data_p2(71),
      R => '0'
    );
\data_p2_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(67),
      Q => data_p2(77),
      R => '0'
    );
\data_p2_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(68),
      Q => data_p2(78),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(7),
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(69),
      Q => data_p2(81),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(8),
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[81]_0\(9),
      Q => data_p2(9),
      R => '0'
    );
\end_from_4k1_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(66),
      O => \data_p1_reg[7]_0\(3)
    );
\end_from_4k1_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(65),
      O => \data_p1_reg[7]_0\(2)
    );
\end_from_4k1_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(65),
      O => \data_p1_reg[7]_0\(1)
    );
\end_from_4k1_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(65),
      O => \data_p1_reg[7]_0\(0)
    );
\end_from_4k1_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(67),
      O => \data_p1_reg[11]_0\(3)
    );
\end_from_4k1_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(67),
      O => \data_p1_reg[11]_0\(2)
    );
\end_from_4k1_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(67),
      O => \data_p1_reg[11]_0\(1)
    );
\end_from_4k1_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(67),
      O => \data_p1_reg[11]_0\(0)
    );
\end_from_4k1_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(64),
      O => \data_p1_reg[3]_0\(3)
    );
\end_from_4k1_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(64),
      O => \data_p1_reg[3]_0\(2)
    );
\end_from_4k1_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(64),
      O => \data_p1_reg[3]_0\(1)
    );
\end_from_4k1_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(64),
      O => \data_p1_reg[3]_0\(0)
    );
\last_sect_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E220000"
    )
        port map (
      I0 => last_sect_reg_0,
      I1 => \^p_15_in\,
      I2 => last_sect_reg_1,
      I3 => last_sect_reg_2,
      I4 => ap_rst_n,
      I5 => \^next_req\,
      O => last_sect_reg
    );
\req_handling_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFFFFFAAAAAAAA"
    )
        port map (
      I0 => \^next_req\,
      I1 => req_empty_n,
      I2 => last_sect_reg_0,
      I3 => \^single_sect__18\,
      I4 => \^p_15_in\,
      I5 => req_handling_reg,
      O => \state_reg[0]_0\
    );
\s_ready_t_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCFFFFCC4CCCFF"
    )
        port map (
      I0 => \data_p1_reg[0]_0\,
      I1 => \^s_ready_t_reg_0\,
      I2 => \bus_wide_gen.offset_full_n\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => \FSM_sequential_state[1]_i_2__2_n_0\,
      O => \s_ready_t_i_1__5_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__5_n_0\,
      Q => \^s_ready_t_reg_0\,
      R => SR(0)
    );
\sect_addr_buf[63]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2222222A222A222"
    )
        port map (
      I0 => req_handling_reg,
      I1 => \sect_total_buf_reg[0]\,
      I2 => \sect_total_buf_reg[0]_0\,
      I3 => ost_ctrl_ready,
      I4 => m_axi_gmem_ARREADY,
      I5 => \sect_total_buf_reg[0]_1\,
      O => \^p_15_in\
    );
\sect_cnt[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^next_req\,
      I2 => \sect_cnt_reg[0]\(0),
      O => D(0)
    );
\sect_cnt[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^next_req\,
      I2 => sect_cnt0(9),
      O => D(10)
    );
\sect_cnt[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(23),
      I1 => \^next_req\,
      I2 => sect_cnt0(10),
      O => D(11)
    );
\sect_cnt[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(24),
      I1 => \^next_req\,
      I2 => sect_cnt0(11),
      O => D(12)
    );
\sect_cnt[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(25),
      I1 => \^next_req\,
      I2 => sect_cnt0(12),
      O => D(13)
    );
\sect_cnt[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(26),
      I1 => \^next_req\,
      I2 => sect_cnt0(13),
      O => D(14)
    );
\sect_cnt[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(27),
      I1 => \^next_req\,
      I2 => sect_cnt0(14),
      O => D(15)
    );
\sect_cnt[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(28),
      I1 => \^next_req\,
      I2 => sect_cnt0(15),
      O => D(16)
    );
\sect_cnt[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(29),
      I1 => \^next_req\,
      I2 => sect_cnt0(16),
      O => D(17)
    );
\sect_cnt[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(30),
      I1 => \^next_req\,
      I2 => sect_cnt0(17),
      O => D(18)
    );
\sect_cnt[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(31),
      I1 => \^next_req\,
      I2 => sect_cnt0(18),
      O => D(19)
    );
\sect_cnt[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^next_req\,
      I2 => sect_cnt0(0),
      O => D(1)
    );
\sect_cnt[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(32),
      I1 => \^next_req\,
      I2 => sect_cnt0(19),
      O => D(20)
    );
\sect_cnt[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(33),
      I1 => \^next_req\,
      I2 => sect_cnt0(20),
      O => D(21)
    );
\sect_cnt[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(34),
      I1 => \^next_req\,
      I2 => sect_cnt0(21),
      O => D(22)
    );
\sect_cnt[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(35),
      I1 => \^next_req\,
      I2 => sect_cnt0(22),
      O => D(23)
    );
\sect_cnt[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(36),
      I1 => \^next_req\,
      I2 => sect_cnt0(23),
      O => D(24)
    );
\sect_cnt[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(37),
      I1 => \^next_req\,
      I2 => sect_cnt0(24),
      O => D(25)
    );
\sect_cnt[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(38),
      I1 => \^next_req\,
      I2 => sect_cnt0(25),
      O => D(26)
    );
\sect_cnt[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(39),
      I1 => \^next_req\,
      I2 => sect_cnt0(26),
      O => D(27)
    );
\sect_cnt[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(40),
      I1 => \^next_req\,
      I2 => sect_cnt0(27),
      O => D(28)
    );
\sect_cnt[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(41),
      I1 => \^next_req\,
      I2 => sect_cnt0(28),
      O => D(29)
    );
\sect_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^next_req\,
      I2 => sect_cnt0(1),
      O => D(2)
    );
\sect_cnt[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(42),
      I1 => \^next_req\,
      I2 => sect_cnt0(29),
      O => D(30)
    );
\sect_cnt[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(43),
      I1 => \^next_req\,
      I2 => sect_cnt0(30),
      O => D(31)
    );
\sect_cnt[32]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(44),
      I1 => \^next_req\,
      I2 => sect_cnt0(31),
      O => D(32)
    );
\sect_cnt[33]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(45),
      I1 => \^next_req\,
      I2 => sect_cnt0(32),
      O => D(33)
    );
\sect_cnt[34]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(46),
      I1 => \^next_req\,
      I2 => sect_cnt0(33),
      O => D(34)
    );
\sect_cnt[35]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(47),
      I1 => \^next_req\,
      I2 => sect_cnt0(34),
      O => D(35)
    );
\sect_cnt[36]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(48),
      I1 => \^next_req\,
      I2 => sect_cnt0(35),
      O => D(36)
    );
\sect_cnt[37]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(49),
      I1 => \^next_req\,
      I2 => sect_cnt0(36),
      O => D(37)
    );
\sect_cnt[38]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(50),
      I1 => \^next_req\,
      I2 => sect_cnt0(37),
      O => D(38)
    );
\sect_cnt[39]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(51),
      I1 => \^next_req\,
      I2 => sect_cnt0(38),
      O => D(39)
    );
\sect_cnt[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^next_req\,
      I2 => sect_cnt0(2),
      O => D(3)
    );
\sect_cnt[40]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(52),
      I1 => \^next_req\,
      I2 => sect_cnt0(39),
      O => D(40)
    );
\sect_cnt[41]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(53),
      I1 => \^next_req\,
      I2 => sect_cnt0(40),
      O => D(41)
    );
\sect_cnt[42]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(54),
      I1 => \^next_req\,
      I2 => sect_cnt0(41),
      O => D(42)
    );
\sect_cnt[43]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(55),
      I1 => \^next_req\,
      I2 => sect_cnt0(42),
      O => D(43)
    );
\sect_cnt[44]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(56),
      I1 => \^next_req\,
      I2 => sect_cnt0(43),
      O => D(44)
    );
\sect_cnt[45]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(57),
      I1 => \^next_req\,
      I2 => sect_cnt0(44),
      O => D(45)
    );
\sect_cnt[46]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(58),
      I1 => \^next_req\,
      I2 => sect_cnt0(45),
      O => D(46)
    );
\sect_cnt[47]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(59),
      I1 => \^next_req\,
      I2 => sect_cnt0(46),
      O => D(47)
    );
\sect_cnt[48]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(60),
      I1 => \^next_req\,
      I2 => sect_cnt0(47),
      O => D(48)
    );
\sect_cnt[49]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(61),
      I1 => \^next_req\,
      I2 => sect_cnt0(48),
      O => D(49)
    );
\sect_cnt[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^next_req\,
      I2 => sect_cnt0(3),
      O => D(4)
    );
\sect_cnt[50]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(62),
      I1 => \^next_req\,
      I2 => sect_cnt0(49),
      O => D(50)
    );
\sect_cnt[51]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^next_req\,
      I1 => \^p_15_in\,
      O => E(0)
    );
\sect_cnt[51]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(63),
      I1 => \^next_req\,
      I2 => sect_cnt0(50),
      O => D(51)
    );
\sect_cnt[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(17),
      I1 => \^next_req\,
      I2 => sect_cnt0(4),
      O => D(5)
    );
\sect_cnt[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(18),
      I1 => \^next_req\,
      I2 => sect_cnt0(5),
      O => D(6)
    );
\sect_cnt[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(19),
      I1 => \^next_req\,
      I2 => sect_cnt0(6),
      O => D(7)
    );
\sect_cnt[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(20),
      I1 => \^next_req\,
      I2 => sect_cnt0(7),
      O => D(8)
    );
\sect_cnt[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(21),
      I1 => \^next_req\,
      I2 => sect_cnt0(8),
      O => D(9)
    );
\sect_len_buf[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \sect_len_buf[3]_i_3__0_n_0\,
      I1 => \sect_len_buf[3]_i_4__0_n_0\,
      I2 => \sect_len_buf[3]_i_5__0_n_0\,
      I3 => \sect_len_buf[3]_i_6__0_n_0\,
      O => \^single_sect__18\
    );
\sect_len_buf[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sect_len_buf[3]_i_2__0_0\(12),
      I1 => \sect_len_buf[3]_i_2__0_0\(10),
      I2 => \sect_len_buf[3]_i_2__0_0\(11),
      I3 => \sect_len_buf[3]_i_2__0_0\(14),
      I4 => \sect_len_buf[3]_i_2__0_0\(13),
      O => \sect_len_buf[3]_i_3__0_n_0\
    );
\sect_len_buf[3]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \sect_len_buf[3]_i_2__0_0\(18),
      I1 => \sect_len_buf[3]_i_2__0_0\(19),
      I2 => \sect_len_buf[3]_i_2__0_0\(15),
      I3 => \sect_len_buf[3]_i_2__0_0\(16),
      I4 => \sect_len_buf[3]_i_2__0_0\(17),
      O => \sect_len_buf[3]_i_4__0_n_0\
    );
\sect_len_buf[3]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \sect_len_buf[3]_i_2__0_0\(9),
      I1 => \sect_len_buf[3]_i_2__0_0\(8),
      I2 => \sect_len_buf[3]_i_2__0_0\(5),
      I3 => \sect_len_buf[3]_i_2__0_0\(6),
      I4 => \sect_len_buf[3]_i_2__0_0\(7),
      O => \sect_len_buf[3]_i_5__0_n_0\
    );
\sect_len_buf[3]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \sect_len_buf[3]_i_2__0_0\(4),
      I1 => \sect_len_buf[3]_i_2__0_0\(3),
      I2 => \sect_len_buf[3]_i_2__0_0\(0),
      I3 => \sect_len_buf[3]_i_2__0_0\(1),
      I4 => \sect_len_buf[3]_i_2__0_0\(2),
      O => \sect_len_buf[3]_i_6__0_n_0\
    );
\sect_total[19]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_2__2_n_0\,
      I1 => req_empty_n,
      O => \^next_req\
    );
\sect_total[3]_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(64),
      I1 => \^q\(1),
      O => \sect_total[3]_i_15__0_n_0\
    );
\sect_total[3]_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(64),
      I1 => \^q\(0),
      O => \sect_total[3]_i_16__0_n_0\
    );
\sect_total_reg[11]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[7]_i_1__0_n_0\,
      CO(3) => \sect_total_reg[11]_i_1__0_n_0\,
      CO(2) => \sect_total_reg[11]_i_1__0_n_1\,
      CO(1) => \sect_total_reg[11]_i_1__0_n_2\,
      CO(0) => \sect_total_reg[11]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[81]_0\(11 downto 8),
      S(3) => p_1_in(17),
      S(2) => p_1_in(17),
      S(1) => p_1_in(17),
      S(0) => p_1_in(17)
    );
\sect_total_reg[15]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[11]_i_1__0_n_0\,
      CO(3) => \sect_total_reg[15]_i_1__0_n_0\,
      CO(2) => \sect_total_reg[15]_i_1__0_n_1\,
      CO(1) => \sect_total_reg[15]_i_1__0_n_2\,
      CO(0) => \sect_total_reg[15]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[81]_0\(15 downto 12),
      S(3) => p_1_in(17),
      S(2) => p_1_in(17),
      S(1) => p_1_in(17),
      S(0) => p_1_in(17)
    );
\sect_total_reg[19]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[15]_i_1__0_n_0\,
      CO(3) => \NLW_sect_total_reg[19]_i_2__0_CO_UNCONNECTED\(3),
      CO(2) => \sect_total_reg[19]_i_2__0_n_1\,
      CO(1) => \sect_total_reg[19]_i_2__0_n_2\,
      CO(0) => \sect_total_reg[19]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[81]_0\(19 downto 16),
      S(3) => p_1_in(17),
      S(2) => p_1_in(17),
      S(1) => p_1_in(17),
      S(0) => p_1_in(17)
    );
\sect_total_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[3]_i_2__0_n_0\,
      CO(3) => \sect_total_reg[3]_i_1__0_n_0\,
      CO(2) => \sect_total_reg[3]_i_1__0_n_1\,
      CO(1) => \sect_total_reg[3]_i_1__0_n_2\,
      CO(0) => \sect_total_reg[3]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[81]_0\(3 downto 0),
      S(3) => p_1_in(17),
      S(2) => p_1_in(14),
      S(1) => \^q\(67),
      S(0) => \^q\(67)
    );
\sect_total_reg[3]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[3]_i_3__0_n_0\,
      CO(3) => \sect_total_reg[3]_i_2__0_n_0\,
      CO(2) => \sect_total_reg[3]_i_2__0_n_1\,
      CO(1) => \sect_total_reg[3]_i_2__0_n_2\,
      CO(0) => \sect_total_reg[3]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \^q\(67),
      DI(2) => \^q\(67),
      DI(1) => \^q\(67),
      DI(0) => \^q\(67),
      O(3 downto 0) => \NLW_sect_total_reg[3]_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \sect_total_reg[3]\(3 downto 0)
    );
\sect_total_reg[3]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[3]_i_8__0_n_0\,
      CO(3) => \sect_total_reg[3]_i_3__0_n_0\,
      CO(2) => \sect_total_reg[3]_i_3__0_n_1\,
      CO(1) => \sect_total_reg[3]_i_3__0_n_2\,
      CO(0) => \sect_total_reg[3]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \^q\(66 downto 65),
      DI(1) => \^q\(65),
      DI(0) => \^q\(65),
      O(3 downto 0) => \NLW_sect_total_reg[3]_i_3__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \sect_total_reg[3]_i_2__0_0\(3 downto 0)
    );
\sect_total_reg[3]_i_8__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sect_total_reg[3]_i_8__0_n_0\,
      CO(2) => \sect_total_reg[3]_i_8__0_n_1\,
      CO(1) => \sect_total_reg[3]_i_8__0_n_2\,
      CO(0) => \sect_total_reg[3]_i_8__0_n_3\,
      CYINIT => '0',
      DI(3) => \^q\(64),
      DI(2) => \^q\(64),
      DI(1) => \^q\(64),
      DI(0) => \^q\(64),
      O(3 downto 0) => \NLW_sect_total_reg[3]_i_8__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => S(1 downto 0),
      S(1) => \sect_total[3]_i_15__0_n_0\,
      S(0) => \sect_total[3]_i_16__0_n_0\
    );
\sect_total_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[3]_i_1__0_n_0\,
      CO(3) => \sect_total_reg[7]_i_1__0_n_0\,
      CO(2) => \sect_total_reg[7]_i_1__0_n_1\,
      CO(1) => \sect_total_reg[7]_i_1__0_n_2\,
      CO(0) => \sect_total_reg[7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[81]_0\(7 downto 4),
      S(3) => p_1_in(17),
      S(2) => p_1_in(17),
      S(1) => p_1_in(17),
      S(0) => p_1_in(17)
    );
\state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCCC4C4C4CCC4C4C"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_2__2_n_0\,
      I1 => req_empty_n,
      I2 => state(1),
      I3 => \^s_ready_t_reg_0\,
      I4 => \data_p1_reg[0]_0\,
      I5 => \bus_wide_gen.offset_full_n\,
      O => \state[0]_i_1__1_n_0\
    );
\state[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAEEEEFFFFFFFF"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_2__2_n_0\,
      I1 => state(1),
      I2 => \bus_wide_gen.offset_full_n\,
      I3 => \^s_ready_t_reg_0\,
      I4 => \data_p1_reg[0]_0\,
      I5 => req_empty_n,
      O => \state[1]_i_1__3_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__1_n_0\,
      Q => req_empty_n,
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__3_n_0\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_reg_slice__parameterized1\ is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    p_6_in : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    burst_handling0 : out STD_LOGIC;
    pop : out STD_LOGIC;
    \data_p1_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dout_vld_reg : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC;
    local_BUS_WVALID_reg : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    local_CHN_BURST_WVALID : in STD_LOGIC;
    burst_handling : in STD_LOGIC;
    burst_valid : in STD_LOGIC;
    local_BURST_AWREADY_0 : in STD_LOGIC;
    \num_beat_cnt_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dout_vld_reg_0 : in STD_LOGIC;
    \dout_reg[0]\ : in STD_LOGIC;
    local_CHN_WVALID : in STD_LOGIC;
    \ready_for_burst__0\ : in STD_LOGIC;
    m_axi_gmem_WREADY : in STD_LOGIC;
    \dout_reg[0]_0\ : in STD_LOGIC;
    \data_p2_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_WLAST : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \data_p2_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_reg_slice__parameterized1\ : entity is "depthwise_conv_gmem_m_axi_reg_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_reg_slice__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_reg_slice__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_p1[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[3]_i_2_n_0\ : STD_LOGIC;
  signal \^data_p1_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \data_p2_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[3]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal local_BUS_WLAST_i_3_n_0 : STD_LOGIC;
  signal local_BUS_WLAST_i_4_n_0 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_5_in : STD_LOGIC;
  signal \^p_6_in\ : STD_LOGIC;
  signal \^pop\ : STD_LOGIC;
  signal \s_ready_t_i_1__0_n_0\ : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__3\ : label is "soft_lutpair254";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of burst_handling_i_1 : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \data_p2[67]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of local_BUS_WLAST_i_1 : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \num_beat_cnt[7]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__0\ : label is "soft_lutpair254";
begin
  Q(0) <= \^q\(0);
  \data_p1_reg[3]_0\(3 downto 0) <= \^data_p1_reg[3]_0\(3 downto 0);
  p_6_in <= \^p_6_in\;
  pop <= \^pop\;
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
\FSM_sequential_state[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0602"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \^p_6_in\,
      I3 => local_CHN_BURST_WVALID,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4D184818"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \^p_6_in\,
      I2 => \state__0\(1),
      I3 => local_CHN_BURST_WVALID,
      I4 => \^s_ready_t_reg_0\,
      O => \next__0\(1)
    );
\FSM_sequential_state[1]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => p_5_in,
      I1 => local_BURST_AWREADY_0,
      I2 => burst_handling,
      O => \^p_6_in\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
burst_handling_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^p_6_in\,
      I2 => burst_handling,
      I3 => local_BURST_AWREADY_0,
      O => burst_handling0
    );
\data_p1[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[0]\,
      I1 => \data_p2_reg[3]_0\(0),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[0]_i_1__0_n_0\
    );
\data_p1[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[1]\,
      I1 => \data_p2_reg[3]_0\(1),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[1]_i_1__0_n_0\
    );
\data_p1[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[2]\,
      I1 => \data_p2_reg[3]_0\(2),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[2]_i_1__0_n_0\
    );
\data_p1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7210"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => local_CHN_BURST_WVALID,
      I3 => \^p_6_in\,
      O => load_p1
    );
\data_p1[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[3]\,
      I1 => \data_p2_reg[3]_0\(3),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[3]_i_2_n_0\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__0_n_0\,
      Q => \^data_p1_reg[3]_0\(0),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__0_n_0\,
      Q => \^data_p1_reg[3]_0\(1),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__0_n_0\,
      Q => \^data_p1_reg[3]_0\(2),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_2_n_0\,
      Q => \^data_p1_reg[3]_0\(3),
      R => '0'
    );
\data_p2[67]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^q\(0),
      I1 => burst_handling,
      I2 => burst_valid,
      I3 => local_BURST_AWREADY_0,
      O => E(0)
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[3]_1\(0),
      D => \data_p2_reg[3]_0\(0),
      Q => \data_p2_reg_n_0_[0]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[3]_1\(0),
      D => \data_p2_reg[3]_0\(1),
      Q => \data_p2_reg_n_0_[1]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[3]_1\(0),
      D => \data_p2_reg[3]_0\(2),
      Q => \data_p2_reg_n_0_[2]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[3]_1\(0),
      D => \data_p2_reg[3]_0\(3),
      Q => \data_p2_reg_n_0_[3]\,
      R => '0'
    );
\dout[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2222222A222A222"
    )
        port map (
      I0 => \dout_reg[0]\,
      I1 => local_CHN_WVALID,
      I2 => \^q\(0),
      I3 => \ready_for_burst__0\,
      I4 => m_axi_gmem_WREADY,
      I5 => \dout_reg[0]_0\,
      O => \^pop\
    );
\dout_vld_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^pop\,
      I1 => dout_vld_reg_0,
      I2 => local_CHN_WVALID,
      O => dout_vld_reg
    );
local_BUS_WLAST_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => p_5_in,
      I1 => \dout_reg[0]_0\,
      I2 => m_axi_gmem_WREADY,
      I3 => m_axi_gmem_WLAST,
      O => local_BUS_WVALID_reg
    );
local_BUS_WLAST_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => local_BUS_WLAST_i_3_n_0,
      I1 => local_BUS_WLAST_i_4_n_0,
      I2 => \num_beat_cnt_reg[7]\(6),
      I3 => \num_beat_cnt_reg[7]\(7),
      I4 => dout_vld_reg_0,
      O => p_5_in
    );
local_BUS_WLAST_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \num_beat_cnt_reg[7]\(0),
      I1 => \^data_p1_reg[3]_0\(0),
      I2 => \^data_p1_reg[3]_0\(2),
      I3 => \num_beat_cnt_reg[7]\(2),
      I4 => \^data_p1_reg[3]_0\(1),
      I5 => \num_beat_cnt_reg[7]\(1),
      O => local_BUS_WLAST_i_3_n_0
    );
local_BUS_WLAST_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0009"
    )
        port map (
      I0 => \num_beat_cnt_reg[7]\(3),
      I1 => \^data_p1_reg[3]_0\(3),
      I2 => \num_beat_cnt_reg[7]\(5),
      I3 => \num_beat_cnt_reg[7]\(4),
      O => local_BUS_WLAST_i_4_n_0
    );
local_BUS_WVALID_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A800A800FFFFA800"
    )
        port map (
      I0 => \^q\(0),
      I1 => burst_handling,
      I2 => local_BURST_AWREADY_0,
      I3 => local_CHN_WVALID,
      I4 => \dout_reg[0]_0\,
      I5 => m_axi_gmem_WREADY,
      O => \state_reg[0]_0\
    );
\num_beat_cnt[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_5_in,
      I1 => ap_rst_n,
      O => ap_rst_n_0(0)
    );
\s_ready_t_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FCD0FF"
    )
        port map (
      I0 => local_CHN_BURST_WVALID,
      I1 => \^p_6_in\,
      I2 => \^s_ready_t_reg_0\,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \s_ready_t_i_1__0_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__0_n_0\,
      Q => \^s_ready_t_reg_0\,
      R => SR(0)
    );
\state[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCC4C4C"
    )
        port map (
      I0 => \^p_6_in\,
      I1 => \^q\(0),
      I2 => state(1),
      I3 => \^s_ready_t_reg_0\,
      I4 => local_CHN_BURST_WVALID,
      O => \state[0]_i_1__2_n_0\
    );
\state[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEFF"
    )
        port map (
      I0 => \^p_6_in\,
      I1 => state(1),
      I2 => local_CHN_BURST_WVALID,
      I3 => \^q\(0),
      O => \state[1]_i_1__4_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__2_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__4_n_0\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_reg_slice__parameterized2\ is
  port (
    local_BURST_AWREADY_0 : out STD_LOGIC;
    m_axi_gmem_AWVALID : out STD_LOGIC;
    dout_vld_reg : out STD_LOGIC;
    \ready_for_burst__0\ : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    ap_rst_n_1 : out STD_LOGIC;
    \data_p1_reg[67]_0\ : out STD_LOGIC_VECTOR ( 65 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    m_axi_gmem_AWREADY : in STD_LOGIC;
    \local_BURST_AWVALID__1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    burst_handling : in STD_LOGIC;
    burst_valid : in STD_LOGIC;
    local_CHN_WVALID : in STD_LOGIC;
    \num_beat_cnt_reg[0]\ : in STD_LOGIC;
    m_axi_gmem_WREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 65 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_reg_slice__parameterized2\ : entity is "depthwise_conv_gmem_m_axi_reg_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_reg_slice__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_reg_slice__parameterized2\ is
  signal \data_p1[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[17]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[18]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[19]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[21]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[22]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[25]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[26]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[27]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[28]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[29]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[30]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[31]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[32]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[33]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[34]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[35]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[36]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[37]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[38]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[39]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[40]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[41]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[42]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[43]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[44]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[45]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[46]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[47]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[48]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[49]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[50]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[51]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[52]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[53]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[54]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[55]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[56]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[57]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[58]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[59]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[60]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[61]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[62]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[63]_i_2_n_0\ : STD_LOGIC;
  signal \data_p1[64]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[65]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[66]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[67]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[24]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[25]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[26]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[28]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[29]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[32]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[33]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[34]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[35]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[36]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[37]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[38]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[39]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[40]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[41]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[42]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[43]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[44]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[45]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[46]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[47]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[48]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[49]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[50]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[51]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[52]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[53]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[54]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[55]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[56]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[57]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[58]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[59]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[60]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[61]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[62]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[63]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[64]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[65]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[66]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[67]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[9]\ : STD_LOGIC;
  signal \^dout_vld_reg\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal \^local_burst_awready_0\ : STD_LOGIC;
  signal \^m_axi_gmem_awvalid\ : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_ready_t_i_1__3_n_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_2_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__4\ : label is "soft_lutpair257";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \local_BUS_WDATA[31]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \local_BUS_WDATA[31]_i_2\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__3\ : label is "soft_lutpair257";
begin
  dout_vld_reg <= \^dout_vld_reg\;
  local_BURST_AWREADY_0 <= \^local_burst_awready_0\;
  m_axi_gmem_AWVALID <= \^m_axi_gmem_awvalid\;
\FSM_sequential_state[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202060202020202"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => m_axi_gmem_AWREADY,
      I3 => Q(0),
      I4 => burst_handling,
      I5 => burst_valid,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4D184818"
    )
        port map (
      I0 => \state__0\(0),
      I1 => m_axi_gmem_AWREADY,
      I2 => \state__0\(1),
      I3 => \local_BURST_AWVALID__1\,
      I4 => \^local_burst_awready_0\,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\data_p1[10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[10]\,
      I3 => D(8),
      O => \data_p1[10]_i_1__1_n_0\
    );
\data_p1[11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[11]\,
      I3 => D(9),
      O => \data_p1[11]_i_1__1_n_0\
    );
\data_p1[12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[12]\,
      I3 => D(10),
      O => \data_p1[12]_i_1__1_n_0\
    );
\data_p1[13]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[13]\,
      I3 => D(11),
      O => \data_p1[13]_i_1__1_n_0\
    );
\data_p1[14]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[14]\,
      I3 => D(12),
      O => \data_p1[14]_i_1__1_n_0\
    );
\data_p1[15]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[15]\,
      I3 => D(13),
      O => \data_p1[15]_i_1__1_n_0\
    );
\data_p1[16]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[16]\,
      I3 => D(14),
      O => \data_p1[16]_i_1__1_n_0\
    );
\data_p1[17]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[17]\,
      I3 => D(15),
      O => \data_p1[17]_i_1__1_n_0\
    );
\data_p1[18]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[18]\,
      I3 => D(16),
      O => \data_p1[18]_i_1__1_n_0\
    );
\data_p1[19]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[19]\,
      I3 => D(17),
      O => \data_p1[19]_i_1__1_n_0\
    );
\data_p1[20]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[20]\,
      I3 => D(18),
      O => \data_p1[20]_i_1__1_n_0\
    );
\data_p1[21]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[21]\,
      I3 => D(19),
      O => \data_p1[21]_i_1__1_n_0\
    );
\data_p1[22]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[22]\,
      I3 => D(20),
      O => \data_p1[22]_i_1__1_n_0\
    );
\data_p1[23]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[23]\,
      I3 => D(21),
      O => \data_p1[23]_i_1__1_n_0\
    );
\data_p1[24]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[24]\,
      I3 => D(22),
      O => \data_p1[24]_i_1__1_n_0\
    );
\data_p1[25]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[25]\,
      I3 => D(23),
      O => \data_p1[25]_i_1__1_n_0\
    );
\data_p1[26]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[26]\,
      I3 => D(24),
      O => \data_p1[26]_i_1__1_n_0\
    );
\data_p1[27]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[27]\,
      I3 => D(25),
      O => \data_p1[27]_i_1__1_n_0\
    );
\data_p1[28]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[28]\,
      I3 => D(26),
      O => \data_p1[28]_i_1__1_n_0\
    );
\data_p1[29]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[29]\,
      I3 => D(27),
      O => \data_p1[29]_i_1__1_n_0\
    );
\data_p1[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[2]\,
      I3 => D(0),
      O => \data_p1[2]_i_1__2_n_0\
    );
\data_p1[30]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[30]\,
      I3 => D(28),
      O => \data_p1[30]_i_1__1_n_0\
    );
\data_p1[31]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[31]\,
      I3 => D(29),
      O => \data_p1[31]_i_1__1_n_0\
    );
\data_p1[32]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[32]\,
      I3 => D(30),
      O => \data_p1[32]_i_1__1_n_0\
    );
\data_p1[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[33]\,
      I3 => D(31),
      O => \data_p1[33]_i_1_n_0\
    );
\data_p1[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[34]\,
      I3 => D(32),
      O => \data_p1[34]_i_1_n_0\
    );
\data_p1[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[35]\,
      I3 => D(33),
      O => \data_p1[35]_i_1_n_0\
    );
\data_p1[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[36]\,
      I3 => D(34),
      O => \data_p1[36]_i_1_n_0\
    );
\data_p1[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[37]\,
      I3 => D(35),
      O => \data_p1[37]_i_1_n_0\
    );
\data_p1[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[38]\,
      I3 => D(36),
      O => \data_p1[38]_i_1_n_0\
    );
\data_p1[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[39]\,
      I3 => D(37),
      O => \data_p1[39]_i_1_n_0\
    );
\data_p1[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[3]\,
      I3 => D(1),
      O => \data_p1[3]_i_1__2_n_0\
    );
\data_p1[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[40]\,
      I3 => D(38),
      O => \data_p1[40]_i_1_n_0\
    );
\data_p1[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[41]\,
      I3 => D(39),
      O => \data_p1[41]_i_1_n_0\
    );
\data_p1[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[42]\,
      I3 => D(40),
      O => \data_p1[42]_i_1_n_0\
    );
\data_p1[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[43]\,
      I3 => D(41),
      O => \data_p1[43]_i_1_n_0\
    );
\data_p1[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[44]\,
      I3 => D(42),
      O => \data_p1[44]_i_1_n_0\
    );
\data_p1[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[45]\,
      I3 => D(43),
      O => \data_p1[45]_i_1_n_0\
    );
\data_p1[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[46]\,
      I3 => D(44),
      O => \data_p1[46]_i_1_n_0\
    );
\data_p1[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[47]\,
      I3 => D(45),
      O => \data_p1[47]_i_1_n_0\
    );
\data_p1[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[48]\,
      I3 => D(46),
      O => \data_p1[48]_i_1_n_0\
    );
\data_p1[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[49]\,
      I3 => D(47),
      O => \data_p1[49]_i_1_n_0\
    );
\data_p1[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[4]\,
      I3 => D(2),
      O => \data_p1[4]_i_1__1_n_0\
    );
\data_p1[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[50]\,
      I3 => D(48),
      O => \data_p1[50]_i_1_n_0\
    );
\data_p1[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[51]\,
      I3 => D(49),
      O => \data_p1[51]_i_1_n_0\
    );
\data_p1[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[52]\,
      I3 => D(50),
      O => \data_p1[52]_i_1_n_0\
    );
\data_p1[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[53]\,
      I3 => D(51),
      O => \data_p1[53]_i_1_n_0\
    );
\data_p1[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[54]\,
      I3 => D(52),
      O => \data_p1[54]_i_1_n_0\
    );
\data_p1[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[55]\,
      I3 => D(53),
      O => \data_p1[55]_i_1_n_0\
    );
\data_p1[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[56]\,
      I3 => D(54),
      O => \data_p1[56]_i_1_n_0\
    );
\data_p1[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[57]\,
      I3 => D(55),
      O => \data_p1[57]_i_1_n_0\
    );
\data_p1[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[58]\,
      I3 => D(56),
      O => \data_p1[58]_i_1_n_0\
    );
\data_p1[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[59]\,
      I3 => D(57),
      O => \data_p1[59]_i_1_n_0\
    );
\data_p1[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[5]\,
      I3 => D(3),
      O => \data_p1[5]_i_1__1_n_0\
    );
\data_p1[60]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[60]\,
      I3 => D(58),
      O => \data_p1[60]_i_1_n_0\
    );
\data_p1[61]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[61]\,
      I3 => D(59),
      O => \data_p1[61]_i_1_n_0\
    );
\data_p1[62]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[62]\,
      I3 => D(60),
      O => \data_p1[62]_i_1_n_0\
    );
\data_p1[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7210"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \local_BURST_AWVALID__1\,
      I3 => m_axi_gmem_AWREADY,
      O => load_p1
    );
\data_p1[63]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[63]\,
      I3 => D(61),
      O => \data_p1[63]_i_2_n_0\
    );
\data_p1[64]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[64]\,
      I3 => D(62),
      O => \data_p1[64]_i_1_n_0\
    );
\data_p1[65]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[65]\,
      I3 => D(63),
      O => \data_p1[65]_i_1_n_0\
    );
\data_p1[66]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[66]\,
      I3 => D(64),
      O => \data_p1[66]_i_1_n_0\
    );
\data_p1[67]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[67]\,
      I3 => D(65),
      O => \data_p1[67]_i_1_n_0\
    );
\data_p1[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[6]\,
      I3 => D(4),
      O => \data_p1[6]_i_1__1_n_0\
    );
\data_p1[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[7]\,
      I3 => D(5),
      O => \data_p1[7]_i_1__1_n_0\
    );
\data_p1[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[8]\,
      I3 => D(6),
      O => \data_p1[8]_i_1__1_n_0\
    );
\data_p1[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \data_p2_reg_n_0_[9]\,
      I3 => D(7),
      O => \data_p1[9]_i_1__1_n_0\
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(8),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(9),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(10),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(11),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(12),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(13),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(14),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(15),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(16),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(17),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(18),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(19),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(20),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(21),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(22),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(23),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(24),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(25),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(26),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(27),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(0),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(28),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(29),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[32]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(30),
      R => '0'
    );
\data_p1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[33]_i_1_n_0\,
      Q => \data_p1_reg[67]_0\(31),
      R => '0'
    );
\data_p1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[34]_i_1_n_0\,
      Q => \data_p1_reg[67]_0\(32),
      R => '0'
    );
\data_p1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[35]_i_1_n_0\,
      Q => \data_p1_reg[67]_0\(33),
      R => '0'
    );
\data_p1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[36]_i_1_n_0\,
      Q => \data_p1_reg[67]_0\(34),
      R => '0'
    );
\data_p1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[37]_i_1_n_0\,
      Q => \data_p1_reg[67]_0\(35),
      R => '0'
    );
\data_p1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[38]_i_1_n_0\,
      Q => \data_p1_reg[67]_0\(36),
      R => '0'
    );
\data_p1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[39]_i_1_n_0\,
      Q => \data_p1_reg[67]_0\(37),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(1),
      R => '0'
    );
\data_p1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[40]_i_1_n_0\,
      Q => \data_p1_reg[67]_0\(38),
      R => '0'
    );
\data_p1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[41]_i_1_n_0\,
      Q => \data_p1_reg[67]_0\(39),
      R => '0'
    );
\data_p1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[42]_i_1_n_0\,
      Q => \data_p1_reg[67]_0\(40),
      R => '0'
    );
\data_p1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[43]_i_1_n_0\,
      Q => \data_p1_reg[67]_0\(41),
      R => '0'
    );
\data_p1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[44]_i_1_n_0\,
      Q => \data_p1_reg[67]_0\(42),
      R => '0'
    );
\data_p1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[45]_i_1_n_0\,
      Q => \data_p1_reg[67]_0\(43),
      R => '0'
    );
\data_p1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[46]_i_1_n_0\,
      Q => \data_p1_reg[67]_0\(44),
      R => '0'
    );
\data_p1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[47]_i_1_n_0\,
      Q => \data_p1_reg[67]_0\(45),
      R => '0'
    );
\data_p1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[48]_i_1_n_0\,
      Q => \data_p1_reg[67]_0\(46),
      R => '0'
    );
\data_p1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[49]_i_1_n_0\,
      Q => \data_p1_reg[67]_0\(47),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(2),
      R => '0'
    );
\data_p1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[50]_i_1_n_0\,
      Q => \data_p1_reg[67]_0\(48),
      R => '0'
    );
\data_p1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[51]_i_1_n_0\,
      Q => \data_p1_reg[67]_0\(49),
      R => '0'
    );
\data_p1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[52]_i_1_n_0\,
      Q => \data_p1_reg[67]_0\(50),
      R => '0'
    );
\data_p1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[53]_i_1_n_0\,
      Q => \data_p1_reg[67]_0\(51),
      R => '0'
    );
\data_p1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[54]_i_1_n_0\,
      Q => \data_p1_reg[67]_0\(52),
      R => '0'
    );
\data_p1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[55]_i_1_n_0\,
      Q => \data_p1_reg[67]_0\(53),
      R => '0'
    );
\data_p1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[56]_i_1_n_0\,
      Q => \data_p1_reg[67]_0\(54),
      R => '0'
    );
\data_p1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[57]_i_1_n_0\,
      Q => \data_p1_reg[67]_0\(55),
      R => '0'
    );
\data_p1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[58]_i_1_n_0\,
      Q => \data_p1_reg[67]_0\(56),
      R => '0'
    );
\data_p1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[59]_i_1_n_0\,
      Q => \data_p1_reg[67]_0\(57),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(3),
      R => '0'
    );
\data_p1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[60]_i_1_n_0\,
      Q => \data_p1_reg[67]_0\(58),
      R => '0'
    );
\data_p1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[61]_i_1_n_0\,
      Q => \data_p1_reg[67]_0\(59),
      R => '0'
    );
\data_p1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[62]_i_1_n_0\,
      Q => \data_p1_reg[67]_0\(60),
      R => '0'
    );
\data_p1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[63]_i_2_n_0\,
      Q => \data_p1_reg[67]_0\(61),
      R => '0'
    );
\data_p1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[64]_i_1_n_0\,
      Q => \data_p1_reg[67]_0\(62),
      R => '0'
    );
\data_p1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[65]_i_1_n_0\,
      Q => \data_p1_reg[67]_0\(63),
      R => '0'
    );
\data_p1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[66]_i_1_n_0\,
      Q => \data_p1_reg[67]_0\(64),
      R => '0'
    );
\data_p1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[67]_i_1_n_0\,
      Q => \data_p1_reg[67]_0\(65),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(4),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(5),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(6),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(7),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => \data_p2_reg_n_0_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(9),
      Q => \data_p2_reg_n_0_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(10),
      Q => \data_p2_reg_n_0_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(11),
      Q => \data_p2_reg_n_0_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(12),
      Q => \data_p2_reg_n_0_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(13),
      Q => \data_p2_reg_n_0_[15]\,
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(14),
      Q => \data_p2_reg_n_0_[16]\,
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(15),
      Q => \data_p2_reg_n_0_[17]\,
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(16),
      Q => \data_p2_reg_n_0_[18]\,
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(17),
      Q => \data_p2_reg_n_0_[19]\,
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(18),
      Q => \data_p2_reg_n_0_[20]\,
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(19),
      Q => \data_p2_reg_n_0_[21]\,
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(20),
      Q => \data_p2_reg_n_0_[22]\,
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(21),
      Q => \data_p2_reg_n_0_[23]\,
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(22),
      Q => \data_p2_reg_n_0_[24]\,
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(23),
      Q => \data_p2_reg_n_0_[25]\,
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(24),
      Q => \data_p2_reg_n_0_[26]\,
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(25),
      Q => \data_p2_reg_n_0_[27]\,
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(26),
      Q => \data_p2_reg_n_0_[28]\,
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(27),
      Q => \data_p2_reg_n_0_[29]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \data_p2_reg_n_0_[2]\,
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(28),
      Q => \data_p2_reg_n_0_[30]\,
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(29),
      Q => \data_p2_reg_n_0_[31]\,
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(30),
      Q => \data_p2_reg_n_0_[32]\,
      R => '0'
    );
\data_p2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(31),
      Q => \data_p2_reg_n_0_[33]\,
      R => '0'
    );
\data_p2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(32),
      Q => \data_p2_reg_n_0_[34]\,
      R => '0'
    );
\data_p2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(33),
      Q => \data_p2_reg_n_0_[35]\,
      R => '0'
    );
\data_p2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(34),
      Q => \data_p2_reg_n_0_[36]\,
      R => '0'
    );
\data_p2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(35),
      Q => \data_p2_reg_n_0_[37]\,
      R => '0'
    );
\data_p2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(36),
      Q => \data_p2_reg_n_0_[38]\,
      R => '0'
    );
\data_p2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(37),
      Q => \data_p2_reg_n_0_[39]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \data_p2_reg_n_0_[3]\,
      R => '0'
    );
\data_p2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(38),
      Q => \data_p2_reg_n_0_[40]\,
      R => '0'
    );
\data_p2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(39),
      Q => \data_p2_reg_n_0_[41]\,
      R => '0'
    );
\data_p2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(40),
      Q => \data_p2_reg_n_0_[42]\,
      R => '0'
    );
\data_p2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(41),
      Q => \data_p2_reg_n_0_[43]\,
      R => '0'
    );
\data_p2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(42),
      Q => \data_p2_reg_n_0_[44]\,
      R => '0'
    );
\data_p2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(43),
      Q => \data_p2_reg_n_0_[45]\,
      R => '0'
    );
\data_p2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(44),
      Q => \data_p2_reg_n_0_[46]\,
      R => '0'
    );
\data_p2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(45),
      Q => \data_p2_reg_n_0_[47]\,
      R => '0'
    );
\data_p2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(46),
      Q => \data_p2_reg_n_0_[48]\,
      R => '0'
    );
\data_p2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(47),
      Q => \data_p2_reg_n_0_[49]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \data_p2_reg_n_0_[4]\,
      R => '0'
    );
\data_p2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(48),
      Q => \data_p2_reg_n_0_[50]\,
      R => '0'
    );
\data_p2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(49),
      Q => \data_p2_reg_n_0_[51]\,
      R => '0'
    );
\data_p2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(50),
      Q => \data_p2_reg_n_0_[52]\,
      R => '0'
    );
\data_p2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(51),
      Q => \data_p2_reg_n_0_[53]\,
      R => '0'
    );
\data_p2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(52),
      Q => \data_p2_reg_n_0_[54]\,
      R => '0'
    );
\data_p2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(53),
      Q => \data_p2_reg_n_0_[55]\,
      R => '0'
    );
\data_p2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(54),
      Q => \data_p2_reg_n_0_[56]\,
      R => '0'
    );
\data_p2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(55),
      Q => \data_p2_reg_n_0_[57]\,
      R => '0'
    );
\data_p2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(56),
      Q => \data_p2_reg_n_0_[58]\,
      R => '0'
    );
\data_p2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(57),
      Q => \data_p2_reg_n_0_[59]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \data_p2_reg_n_0_[5]\,
      R => '0'
    );
\data_p2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(58),
      Q => \data_p2_reg_n_0_[60]\,
      R => '0'
    );
\data_p2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(59),
      Q => \data_p2_reg_n_0_[61]\,
      R => '0'
    );
\data_p2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(60),
      Q => \data_p2_reg_n_0_[62]\,
      R => '0'
    );
\data_p2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(61),
      Q => \data_p2_reg_n_0_[63]\,
      R => '0'
    );
\data_p2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(62),
      Q => \data_p2_reg_n_0_[64]\,
      R => '0'
    );
\data_p2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(63),
      Q => \data_p2_reg_n_0_[65]\,
      R => '0'
    );
\data_p2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(64),
      Q => \data_p2_reg_n_0_[66]\,
      R => '0'
    );
\data_p2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(65),
      Q => \data_p2_reg_n_0_[67]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \data_p2_reg_n_0_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \data_p2_reg_n_0_[7]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \data_p2_reg_n_0_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \data_p2_reg_n_0_[9]\,
      R => '0'
    );
\dout[35]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => burst_handling,
      I1 => \^local_burst_awready_0\,
      O => \ready_for_burst__0\
    );
\local_BUS_WDATA[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^dout_vld_reg\,
      O => ap_rst_n_0
    );
\local_BUS_WDATA[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^dout_vld_reg\,
      I1 => ap_rst_n,
      O => ap_rst_n_1
    );
\num_beat_cnt[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A20000000000"
    )
        port map (
      I0 => local_CHN_WVALID,
      I1 => \num_beat_cnt_reg[0]\,
      I2 => m_axi_gmem_WREADY,
      I3 => \^local_burst_awready_0\,
      I4 => burst_handling,
      I5 => Q(0),
      O => \^dout_vld_reg\
    );
\s_ready_t_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF3311"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \local_BURST_AWVALID__1\,
      I3 => m_axi_gmem_AWREADY,
      I4 => \^local_burst_awready_0\,
      O => \s_ready_t_i_1__3_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__3_n_0\,
      Q => \^local_burst_awready_0\,
      R => SR(0)
    );
\state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCC4C4C"
    )
        port map (
      I0 => m_axi_gmem_AWREADY,
      I1 => \^m_axi_gmem_awvalid\,
      I2 => state(1),
      I3 => \^local_burst_awready_0\,
      I4 => \local_BURST_AWVALID__1\,
      O => \state[0]_i_2_n_0\
    );
\state[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAEEEEEFFFFFFFF"
    )
        port map (
      I0 => m_axi_gmem_AWREADY,
      I1 => state(1),
      I2 => burst_valid,
      I3 => burst_handling,
      I4 => Q(0),
      I5 => \^m_axi_gmem_awvalid\,
      O => \state[1]_i_1__5_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_2_n_0\,
      Q => \^m_axi_gmem_awvalid\,
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__5_n_0\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_reg_slice__parameterized3\ is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    m_axi_gmem_BVALID : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_reg_slice__parameterized3\ : entity is "depthwise_conv_gmem_m_axi_reg_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_reg_slice__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_reg_slice__parameterized3\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_ready_t_i_1__1_n_0\ : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__1\ : label is "soft_lutpair183";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__1\ : label is "soft_lutpair183";
begin
  Q(0) <= \^q\(0);
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
\FSM_sequential_state[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0602"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => p_1_in,
      I3 => m_axi_gmem_BVALID,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4D184818"
    )
        port map (
      I0 => state(0),
      I1 => p_1_in,
      I2 => state(1),
      I3 => m_axi_gmem_BVALID,
      I4 => \^s_ready_t_reg_0\,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => state(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => state(1),
      R => SR(0)
    );
\s_ready_t_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FCD0FF"
    )
        port map (
      I0 => m_axi_gmem_BVALID,
      I1 => p_1_in,
      I2 => \^s_ready_t_reg_0\,
      I3 => state(1),
      I4 => state(0),
      O => \s_ready_t_i_1__1_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__1_n_0\,
      Q => \^s_ready_t_reg_0\,
      R => SR(0)
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCC4C4C"
    )
        port map (
      I0 => p_1_in,
      I1 => \^q\(0),
      I2 => \state_reg_n_0_[1]\,
      I3 => \^s_ready_t_reg_0\,
      I4 => m_axi_gmem_BVALID,
      O => \state[0]_i_1__0_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEFF"
    )
        port map (
      I0 => p_1_in,
      I1 => \state_reg_n_0_[1]\,
      I2 => m_axi_gmem_BVALID,
      I3 => \^q\(0),
      O => \state[1]_i_1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__0_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1_n_0\,
      Q => \state_reg_n_0_[1]\,
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_reg_slice__parameterized4\ is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[32]_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    local_CHN_RREADY : in STD_LOGIC;
    m_axi_gmem_RVALID : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_reg_slice__parameterized4\ : entity is "depthwise_conv_gmem_m_axi_reg_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_reg_slice__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_reg_slice__parameterized4\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_p1[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[32]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_p1[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[24]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[25]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[26]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[28]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[29]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[32]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[9]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_ready_t_i_1__2_n_0\ : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__5\ : label is "soft_lutpair176";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__2\ : label is "soft_lutpair176";
begin
  Q(0) <= \^q\(0);
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
\FSM_sequential_state[0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0602"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => local_CHN_RREADY,
      I3 => m_axi_gmem_RVALID,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4D184818"
    )
        port map (
      I0 => state(0),
      I1 => local_CHN_RREADY,
      I2 => state(1),
      I3 => m_axi_gmem_RVALID,
      I4 => \^s_ready_t_reg_0\,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => state(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => state(1),
      R => SR(0)
    );
\data_p1[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[0]\,
      I1 => D(0),
      I2 => state(0),
      I3 => state(1),
      O => \data_p1[0]_i_1__1_n_0\
    );
\data_p1[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[10]\,
      I1 => D(10),
      I2 => state(0),
      I3 => state(1),
      O => \data_p1[10]_i_1__0_n_0\
    );
\data_p1[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[11]\,
      I1 => D(11),
      I2 => state(0),
      I3 => state(1),
      O => \data_p1[11]_i_1__0_n_0\
    );
\data_p1[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[12]\,
      I1 => D(12),
      I2 => state(0),
      I3 => state(1),
      O => \data_p1[12]_i_1__0_n_0\
    );
\data_p1[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[13]\,
      I1 => D(13),
      I2 => state(0),
      I3 => state(1),
      O => \data_p1[13]_i_1__0_n_0\
    );
\data_p1[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[14]\,
      I1 => D(14),
      I2 => state(0),
      I3 => state(1),
      O => \data_p1[14]_i_1__0_n_0\
    );
\data_p1[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[15]\,
      I1 => D(15),
      I2 => state(0),
      I3 => state(1),
      O => \data_p1[15]_i_1__0_n_0\
    );
\data_p1[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[16]\,
      I1 => D(16),
      I2 => state(0),
      I3 => state(1),
      O => \data_p1[16]_i_1__0_n_0\
    );
\data_p1[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[17]\,
      I1 => D(17),
      I2 => state(0),
      I3 => state(1),
      O => \data_p1[17]_i_1__0_n_0\
    );
\data_p1[18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[18]\,
      I1 => D(18),
      I2 => state(0),
      I3 => state(1),
      O => \data_p1[18]_i_1__0_n_0\
    );
\data_p1[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[19]\,
      I1 => D(19),
      I2 => state(0),
      I3 => state(1),
      O => \data_p1[19]_i_1__0_n_0\
    );
\data_p1[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[1]\,
      I1 => D(1),
      I2 => state(0),
      I3 => state(1),
      O => \data_p1[1]_i_1__1_n_0\
    );
\data_p1[20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[20]\,
      I1 => D(20),
      I2 => state(0),
      I3 => state(1),
      O => \data_p1[20]_i_1__0_n_0\
    );
\data_p1[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[21]\,
      I1 => D(21),
      I2 => state(0),
      I3 => state(1),
      O => \data_p1[21]_i_1__0_n_0\
    );
\data_p1[22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[22]\,
      I1 => D(22),
      I2 => state(0),
      I3 => state(1),
      O => \data_p1[22]_i_1__0_n_0\
    );
\data_p1[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[23]\,
      I1 => D(23),
      I2 => state(0),
      I3 => state(1),
      O => \data_p1[23]_i_1__0_n_0\
    );
\data_p1[24]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[24]\,
      I1 => D(24),
      I2 => state(0),
      I3 => state(1),
      O => \data_p1[24]_i_1__0_n_0\
    );
\data_p1[25]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[25]\,
      I1 => D(25),
      I2 => state(0),
      I3 => state(1),
      O => \data_p1[25]_i_1__0_n_0\
    );
\data_p1[26]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[26]\,
      I1 => D(26),
      I2 => state(0),
      I3 => state(1),
      O => \data_p1[26]_i_1__0_n_0\
    );
\data_p1[27]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[27]\,
      I1 => D(27),
      I2 => state(0),
      I3 => state(1),
      O => \data_p1[27]_i_1__0_n_0\
    );
\data_p1[28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[28]\,
      I1 => D(28),
      I2 => state(0),
      I3 => state(1),
      O => \data_p1[28]_i_1__0_n_0\
    );
\data_p1[29]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[29]\,
      I1 => D(29),
      I2 => state(0),
      I3 => state(1),
      O => \data_p1[29]_i_1__0_n_0\
    );
\data_p1[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[2]\,
      I1 => D(2),
      I2 => state(0),
      I3 => state(1),
      O => \data_p1[2]_i_1__1_n_0\
    );
\data_p1[30]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[30]\,
      I1 => D(30),
      I2 => state(0),
      I3 => state(1),
      O => \data_p1[30]_i_1__0_n_0\
    );
\data_p1[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[31]\,
      I1 => D(31),
      I2 => state(0),
      I3 => state(1),
      O => \data_p1[31]_i_1__0_n_0\
    );
\data_p1[32]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7210"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => m_axi_gmem_RVALID,
      I3 => local_CHN_RREADY,
      O => load_p1
    );
\data_p1[32]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[32]\,
      I1 => D(32),
      I2 => state(0),
      I3 => state(1),
      O => \data_p1[32]_i_2__0_n_0\
    );
\data_p1[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[3]\,
      I1 => D(3),
      I2 => state(0),
      I3 => state(1),
      O => \data_p1[3]_i_1__1_n_0\
    );
\data_p1[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[4]\,
      I1 => D(4),
      I2 => state(0),
      I3 => state(1),
      O => \data_p1[4]_i_1__0_n_0\
    );
\data_p1[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[5]\,
      I1 => D(5),
      I2 => state(0),
      I3 => state(1),
      O => \data_p1[5]_i_1__0_n_0\
    );
\data_p1[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[6]\,
      I1 => D(6),
      I2 => state(0),
      I3 => state(1),
      O => \data_p1[6]_i_1__0_n_0\
    );
\data_p1[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[7]\,
      I1 => D(7),
      I2 => state(0),
      I3 => state(1),
      O => \data_p1[7]_i_1__0_n_0\
    );
\data_p1[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[8]\,
      I1 => D(8),
      I2 => state(0),
      I3 => state(1),
      O => \data_p1[8]_i_1__0_n_0\
    );
\data_p1[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[9]\,
      I1 => D(9),
      I2 => state(0),
      I3 => state(1),
      O => \data_p1[9]_i_1__0_n_0\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__1_n_0\,
      Q => \data_p1_reg[32]_0\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__1_n_0\,
      Q => \data_p1_reg[32]_0\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__1_n_0\,
      Q => \data_p1_reg[32]_0\(2),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(30),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(31),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[32]_i_2__0_n_0\,
      Q => \data_p1_reg[32]_0\(32),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__1_n_0\,
      Q => \data_p1_reg[32]_0\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(9),
      R => '0'
    );
\data_p2[32]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_gmem_RVALID,
      I1 => \^s_ready_t_reg_0\,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(0),
      Q => \data_p2_reg_n_0_[0]\,
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(10),
      Q => \data_p2_reg_n_0_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(11),
      Q => \data_p2_reg_n_0_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(12),
      Q => \data_p2_reg_n_0_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(13),
      Q => \data_p2_reg_n_0_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(14),
      Q => \data_p2_reg_n_0_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(15),
      Q => \data_p2_reg_n_0_[15]\,
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(16),
      Q => \data_p2_reg_n_0_[16]\,
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(17),
      Q => \data_p2_reg_n_0_[17]\,
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(18),
      Q => \data_p2_reg_n_0_[18]\,
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(19),
      Q => \data_p2_reg_n_0_[19]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(1),
      Q => \data_p2_reg_n_0_[1]\,
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(20),
      Q => \data_p2_reg_n_0_[20]\,
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(21),
      Q => \data_p2_reg_n_0_[21]\,
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(22),
      Q => \data_p2_reg_n_0_[22]\,
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(23),
      Q => \data_p2_reg_n_0_[23]\,
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(24),
      Q => \data_p2_reg_n_0_[24]\,
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(25),
      Q => \data_p2_reg_n_0_[25]\,
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(26),
      Q => \data_p2_reg_n_0_[26]\,
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(27),
      Q => \data_p2_reg_n_0_[27]\,
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(28),
      Q => \data_p2_reg_n_0_[28]\,
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(29),
      Q => \data_p2_reg_n_0_[29]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(2),
      Q => \data_p2_reg_n_0_[2]\,
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(30),
      Q => \data_p2_reg_n_0_[30]\,
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(31),
      Q => \data_p2_reg_n_0_[31]\,
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(32),
      Q => \data_p2_reg_n_0_[32]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(3),
      Q => \data_p2_reg_n_0_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(4),
      Q => \data_p2_reg_n_0_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(5),
      Q => \data_p2_reg_n_0_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(6),
      Q => \data_p2_reg_n_0_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(7),
      Q => \data_p2_reg_n_0_[7]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(8),
      Q => \data_p2_reg_n_0_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(9),
      Q => \data_p2_reg_n_0_[9]\,
      R => '0'
    );
\s_ready_t_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FCD0FF"
    )
        port map (
      I0 => m_axi_gmem_RVALID,
      I1 => local_CHN_RREADY,
      I2 => \^s_ready_t_reg_0\,
      I3 => state(1),
      I4 => state(0),
      O => \s_ready_t_i_1__2_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__2_n_0\,
      Q => \^s_ready_t_reg_0\,
      R => SR(0)
    );
\state[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCC4C4C"
    )
        port map (
      I0 => local_CHN_RREADY,
      I1 => \^q\(0),
      I2 => \state_reg_n_0_[1]\,
      I3 => \^s_ready_t_reg_0\,
      I4 => m_axi_gmem_RVALID,
      O => \state[0]_i_1__3_n_0\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEFF"
    )
        port map (
      I0 => local_CHN_RREADY,
      I1 => \state_reg_n_0_[1]\,
      I2 => m_axi_gmem_RVALID,
      I3 => \^q\(0),
      O => \state[1]_i_1__0_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__3_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__0_n_0\,
      Q => \state_reg_n_0_[1]\,
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl is
  port (
    push_0 : out STD_LOGIC;
    p_1_in : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \conservative_gen.num_beat_cnt_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pop : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \conservative_gen.num_beat_cnt_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[3]_1\ : in STD_LOGIC;
    local_BURST_AWVALID : in STD_LOGIC;
    \conservative_gen.num_beat_cnt_reg[3]_0\ : in STD_LOGIC;
    \conservative_gen.num_beat_pred_br10__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \conservative_gen.num_beat_cnt_reg[3]_1\ : in STD_LOGIC;
    local_AXI_WREADY : in STD_LOGIC;
    \conservative_gen.num_beat_pred_br10_carry__0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dout_reg[0]_0\ : in STD_LOGIC;
    \dout_reg[0]_1\ : in STD_LOGIC;
    local_BURST_WREADY : in STD_LOGIC;
    \dout_reg[0]_2\ : in STD_LOGIC;
    \dout_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[3]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[3]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mem_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][1]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][2]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][3]_srl15_n_0\ : STD_LOGIC;
  signal \^pop\ : STD_LOGIC;
  signal \^push_0\ : STD_LOGIC;
  signal \NLW_dout_reg[3]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_dout_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][1]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][1]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14][1]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][2]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][2]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14][2]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][3]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][3]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14][3]_srl15 ";
begin
  CO(0) <= \^co\(0);
  Q(3 downto 0) <= \^q\(3 downto 0);
  pop <= \^pop\;
  push_0 <= \^push_0\;
\conservative_gen.num_beat_pred_br10_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \conservative_gen.num_beat_pred_br10_carry__0\(7),
      O => \conservative_gen.num_beat_cnt_reg[7]\(3)
    );
\conservative_gen.num_beat_pred_br10_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \conservative_gen.num_beat_pred_br10_carry__0\(6),
      O => \conservative_gen.num_beat_cnt_reg[7]\(2)
    );
\conservative_gen.num_beat_pred_br10_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \conservative_gen.num_beat_pred_br10_carry__0\(5),
      O => \conservative_gen.num_beat_cnt_reg[7]\(1)
    );
\conservative_gen.num_beat_pred_br10_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \conservative_gen.num_beat_pred_br10_carry__0\(4),
      O => \conservative_gen.num_beat_cnt_reg[7]\(0)
    );
\conservative_gen.num_beat_pred_br10_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \conservative_gen.num_beat_pred_br10_carry__0\(3),
      I1 => \^q\(3),
      O => \conservative_gen.num_beat_cnt_reg[3]\(3)
    );
\conservative_gen.num_beat_pred_br10_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \conservative_gen.num_beat_pred_br10_carry__0\(2),
      I1 => \^q\(2),
      O => \conservative_gen.num_beat_cnt_reg[3]\(2)
    );
\conservative_gen.num_beat_pred_br10_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \conservative_gen.num_beat_pred_br10_carry__0\(1),
      I1 => \^q\(1),
      O => \conservative_gen.num_beat_cnt_reg[3]\(1)
    );
\conservative_gen.num_beat_pred_br10_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \conservative_gen.num_beat_pred_br10_carry__0\(0),
      I1 => \^q\(0),
      O => \conservative_gen.num_beat_cnt_reg[3]\(0)
    );
\dout[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA2222"
    )
        port map (
      I0 => \dout_reg[0]_0\,
      I1 => \dout_reg[0]_1\,
      I2 => local_BURST_WREADY,
      I3 => \dout_reg[0]_2\,
      I4 => \^co\(0),
      O => \^pop\
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][0]_srl15_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][1]_srl15_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][2]_srl15_n_0\,
      Q => \^q\(2),
      R => SR(0)
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][3]_srl15_n_0\,
      Q => \^q\(3),
      R => SR(0)
    );
\dout_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dout_reg[0]_3\(0),
      CO(3 downto 1) => \NLW_dout_reg[3]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^co\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_dout_reg[3]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[3]_3\(0),
      A1 => \dout_reg[3]_3\(1),
      A2 => \dout_reg[3]_3\(2),
      A3 => \dout_reg[3]_3\(3),
      CE => \^push_0\,
      CLK => ap_clk,
      D => \dout_reg[3]_2\(0),
      Q => \mem_reg[14][0]_srl15_n_0\
    );
\mem_reg[14][0]_srl15_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dout_reg[3]_1\,
      I1 => local_BURST_AWVALID,
      O => \^push_0\
    );
\mem_reg[14][1]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[3]_3\(0),
      A1 => \dout_reg[3]_3\(1),
      A2 => \dout_reg[3]_3\(2),
      A3 => \dout_reg[3]_3\(3),
      CE => \^push_0\,
      CLK => ap_clk,
      D => \dout_reg[3]_2\(1),
      Q => \mem_reg[14][1]_srl15_n_0\
    );
\mem_reg[14][2]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[3]_3\(0),
      A1 => \dout_reg[3]_3\(1),
      A2 => \dout_reg[3]_3\(2),
      A3 => \dout_reg[3]_3\(3),
      CE => \^push_0\,
      CLK => ap_clk,
      D => \dout_reg[3]_2\(2),
      Q => \mem_reg[14][2]_srl15_n_0\
    );
\mem_reg[14][3]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[3]_3\(0),
      A1 => \dout_reg[3]_3\(1),
      A2 => \dout_reg[3]_3\(2),
      A3 => \dout_reg[3]_3\(3),
      CE => \^push_0\,
      CLK => ap_clk,
      D => \dout_reg[3]_2\(3),
      Q => \mem_reg[14][3]_srl15_n_0\
    );
p_3_out_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0888A888"
    )
        port map (
      I0 => \conservative_gen.num_beat_cnt_reg[3]_0\,
      I1 => \conservative_gen.num_beat_pred_br10__0\(3),
      I2 => \conservative_gen.num_beat_cnt_reg[3]_1\,
      I3 => local_AXI_WREADY,
      I4 => \^q\(3),
      O => p_1_in(2)
    );
p_3_out_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0888A888"
    )
        port map (
      I0 => \conservative_gen.num_beat_cnt_reg[3]_0\,
      I1 => \conservative_gen.num_beat_pred_br10__0\(2),
      I2 => \conservative_gen.num_beat_cnt_reg[3]_1\,
      I3 => local_AXI_WREADY,
      I4 => \^q\(2),
      O => p_1_in(1)
    );
p_3_out_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0888A888"
    )
        port map (
      I0 => \conservative_gen.num_beat_cnt_reg[3]_0\,
      I1 => \conservative_gen.num_beat_pred_br10__0\(1),
      I2 => \conservative_gen.num_beat_cnt_reg[3]_1\,
      I3 => local_AXI_WREADY,
      I4 => \^q\(1),
      O => p_1_in(0)
    );
p_3_out_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF50C0C0C0C0C0C0"
    )
        port map (
      I0 => \^q\(3),
      I1 => \conservative_gen.num_beat_pred_br10__0\(3),
      I2 => \conservative_gen.num_beat_cnt_reg[3]_0\,
      I3 => \conservative_gen.num_beat_pred_br10_carry__0\(3),
      I4 => local_AXI_WREADY,
      I5 => \conservative_gen.num_beat_cnt_reg[3]_1\,
      O => \dout_reg[3]_0\(3)
    );
p_3_out_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF50C0C0C0C0C0C0"
    )
        port map (
      I0 => \^q\(2),
      I1 => \conservative_gen.num_beat_pred_br10__0\(2),
      I2 => \conservative_gen.num_beat_cnt_reg[3]_0\,
      I3 => \conservative_gen.num_beat_pred_br10_carry__0\(2),
      I4 => local_AXI_WREADY,
      I5 => \conservative_gen.num_beat_cnt_reg[3]_1\,
      O => \dout_reg[3]_0\(2)
    );
p_3_out_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF50C0C0C0C0C0C0"
    )
        port map (
      I0 => \^q\(1),
      I1 => \conservative_gen.num_beat_pred_br10__0\(1),
      I2 => \conservative_gen.num_beat_cnt_reg[3]_0\,
      I3 => \conservative_gen.num_beat_pred_br10_carry__0\(1),
      I4 => local_AXI_WREADY,
      I5 => \conservative_gen.num_beat_cnt_reg[3]_1\,
      O => \dout_reg[3]_0\(1)
    );
p_3_out_carry_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80C0C0"
    )
        port map (
      I0 => \^q\(0),
      I1 => local_AXI_WREADY,
      I2 => \conservative_gen.num_beat_cnt_reg[3]_1\,
      I3 => \conservative_gen.num_beat_pred_br10__0\(0),
      I4 => \conservative_gen.num_beat_cnt_reg[3]_0\,
      O => \dout_reg[3]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized0\ is
  port (
    push : out STD_LOGIC;
    pop : out STD_LOGIC;
    \bus_wide_gen.offset_pack_buf_reg[32]\ : out STD_LOGIC;
    \bus_wide_gen.offset_pack_buf_reg[33]\ : out STD_LOGIC;
    \bus_wide_gen.offset_pack_buf_reg[33]_0\ : out STD_LOGIC;
    p_68_in : out STD_LOGIC;
    p_66_in : out STD_LOGIC;
    \dout_reg[33]_0\ : out STD_LOGIC_VECTOR ( 33 downto 0 );
    \dout_reg[33]_1\ : in STD_LOGIC;
    local_CHN_AWREADY : in STD_LOGIC;
    \dout_reg[33]_2\ : in STD_LOGIC;
    \dout_reg[0]_0\ : in STD_LOGIC;
    \bus_wide_gen.offset_empty_n\ : in STD_LOGIC;
    p_65_in : in STD_LOGIC;
    \dout_reg[0]_1\ : in STD_LOGIC;
    \dout_reg[0]_2\ : in STD_LOGIC;
    \dout_reg[0]_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus_wide_gen.beat_len_cnt[0]_i_3\ : in STD_LOGIC;
    \bus_wide_gen.data_gen[0].strb_buf_reg[0]\ : in STD_LOGIC;
    \bus_wide_gen.beat_len_cnt[0]_i_3_0\ : in STD_LOGIC;
    \bus_wide_gen.beat_len_cnt[0]_i_3_1\ : in STD_LOGIC;
    \bus_wide_gen.beat_len_cnt[0]_i_4\ : in STD_LOGIC;
    \dout_reg[29]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[33]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dout_reg[33]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized0\ : entity is "depthwise_conv_gmem_m_axi_srl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized0\ is
  signal \mem_reg[14][0]_srl15_i_2__3_n_0\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_i_2__3_n_1\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_i_2__3_n_2\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_i_2__3_n_3\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_i_2__3_n_4\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_i_2__3_n_5\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_i_3_n_0\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][10]_srl15_i_1_n_0\ : STD_LOGIC;
  signal \mem_reg[14][10]_srl15_i_1_n_1\ : STD_LOGIC;
  signal \mem_reg[14][10]_srl15_i_1_n_2\ : STD_LOGIC;
  signal \mem_reg[14][10]_srl15_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[14][10]_srl15_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[14][10]_srl15_i_1_n_5\ : STD_LOGIC;
  signal \mem_reg[14][10]_srl15_i_1_n_6\ : STD_LOGIC;
  signal \mem_reg[14][10]_srl15_i_1_n_7\ : STD_LOGIC;
  signal \mem_reg[14][10]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][11]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][12]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][13]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][14]_srl15_i_1_n_0\ : STD_LOGIC;
  signal \mem_reg[14][14]_srl15_i_1_n_1\ : STD_LOGIC;
  signal \mem_reg[14][14]_srl15_i_1_n_2\ : STD_LOGIC;
  signal \mem_reg[14][14]_srl15_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[14][14]_srl15_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[14][14]_srl15_i_1_n_5\ : STD_LOGIC;
  signal \mem_reg[14][14]_srl15_i_1_n_6\ : STD_LOGIC;
  signal \mem_reg[14][14]_srl15_i_1_n_7\ : STD_LOGIC;
  signal \mem_reg[14][14]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][15]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][16]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][17]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][18]_srl15_i_1_n_0\ : STD_LOGIC;
  signal \mem_reg[14][18]_srl15_i_1_n_1\ : STD_LOGIC;
  signal \mem_reg[14][18]_srl15_i_1_n_2\ : STD_LOGIC;
  signal \mem_reg[14][18]_srl15_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[14][18]_srl15_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[14][18]_srl15_i_1_n_5\ : STD_LOGIC;
  signal \mem_reg[14][18]_srl15_i_1_n_6\ : STD_LOGIC;
  signal \mem_reg[14][18]_srl15_i_1_n_7\ : STD_LOGIC;
  signal \mem_reg[14][18]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][19]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][1]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][20]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][21]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][22]_srl15_i_1_n_0\ : STD_LOGIC;
  signal \mem_reg[14][22]_srl15_i_1_n_1\ : STD_LOGIC;
  signal \mem_reg[14][22]_srl15_i_1_n_2\ : STD_LOGIC;
  signal \mem_reg[14][22]_srl15_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[14][22]_srl15_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[14][22]_srl15_i_1_n_5\ : STD_LOGIC;
  signal \mem_reg[14][22]_srl15_i_1_n_6\ : STD_LOGIC;
  signal \mem_reg[14][22]_srl15_i_1_n_7\ : STD_LOGIC;
  signal \mem_reg[14][22]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][23]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][24]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][25]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][26]_srl15_i_1_n_1\ : STD_LOGIC;
  signal \mem_reg[14][26]_srl15_i_1_n_2\ : STD_LOGIC;
  signal \mem_reg[14][26]_srl15_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[14][26]_srl15_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[14][26]_srl15_i_1_n_5\ : STD_LOGIC;
  signal \mem_reg[14][26]_srl15_i_1_n_6\ : STD_LOGIC;
  signal \mem_reg[14][26]_srl15_i_1_n_7\ : STD_LOGIC;
  signal \mem_reg[14][26]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][27]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][28]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][29]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][2]_srl15_i_1__0_n_0\ : STD_LOGIC;
  signal \mem_reg[14][2]_srl15_i_1__0_n_1\ : STD_LOGIC;
  signal \mem_reg[14][2]_srl15_i_1__0_n_2\ : STD_LOGIC;
  signal \mem_reg[14][2]_srl15_i_1__0_n_3\ : STD_LOGIC;
  signal \mem_reg[14][2]_srl15_i_1__0_n_4\ : STD_LOGIC;
  signal \mem_reg[14][2]_srl15_i_1__0_n_5\ : STD_LOGIC;
  signal \mem_reg[14][2]_srl15_i_1__0_n_6\ : STD_LOGIC;
  signal \mem_reg[14][2]_srl15_i_1__0_n_7\ : STD_LOGIC;
  signal \mem_reg[14][2]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][30]_srl15_i_1_n_0\ : STD_LOGIC;
  signal \mem_reg[14][30]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][31]_srl15_i_1_n_0\ : STD_LOGIC;
  signal \mem_reg[14][31]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][32]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][33]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][3]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][4]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][5]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][6]_srl15_i_1_n_0\ : STD_LOGIC;
  signal \mem_reg[14][6]_srl15_i_1_n_1\ : STD_LOGIC;
  signal \mem_reg[14][6]_srl15_i_1_n_2\ : STD_LOGIC;
  signal \mem_reg[14][6]_srl15_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[14][6]_srl15_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[14][6]_srl15_i_1_n_5\ : STD_LOGIC;
  signal \mem_reg[14][6]_srl15_i_1_n_6\ : STD_LOGIC;
  signal \mem_reg[14][6]_srl15_i_1_n_7\ : STD_LOGIC;
  signal \mem_reg[14][6]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][7]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][8]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][9]_srl15_n_0\ : STD_LOGIC;
  signal \^pop\ : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  signal \NLW_mem_reg[14][0]_srl15_i_2__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mem_reg[14][26]_srl15_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.data_gen[0].data_buf[7]_i_3\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_gen[3].data_buf[31]_i_3\ : label is "soft_lutpair306";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][0]_srl15 ";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \mem_reg[14][0]_srl15_i_2__3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \mem_reg[14][0]_srl15_i_2__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute srl_bus_name of \mem_reg[14][10]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][10]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][10]_srl15 ";
  attribute ADDER_THRESHOLD of \mem_reg[14][10]_srl15_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \mem_reg[14][10]_srl15_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute srl_bus_name of \mem_reg[14][11]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][11]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][11]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][12]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][12]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][12]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][13]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][13]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][13]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][14]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][14]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][14]_srl15 ";
  attribute ADDER_THRESHOLD of \mem_reg[14][14]_srl15_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \mem_reg[14][14]_srl15_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute srl_bus_name of \mem_reg[14][15]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][15]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][15]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][16]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][16]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][16]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][17]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][17]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][17]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][18]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][18]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][18]_srl15 ";
  attribute ADDER_THRESHOLD of \mem_reg[14][18]_srl15_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \mem_reg[14][18]_srl15_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute srl_bus_name of \mem_reg[14][19]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][19]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][19]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][1]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][1]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][1]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][20]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][20]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][20]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][21]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][21]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][21]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][22]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][22]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][22]_srl15 ";
  attribute ADDER_THRESHOLD of \mem_reg[14][22]_srl15_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \mem_reg[14][22]_srl15_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute srl_bus_name of \mem_reg[14][23]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][23]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][23]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][24]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][24]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][24]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][25]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][25]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][25]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][26]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][26]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][26]_srl15 ";
  attribute ADDER_THRESHOLD of \mem_reg[14][26]_srl15_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \mem_reg[14][26]_srl15_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute srl_bus_name of \mem_reg[14][27]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][27]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][27]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][28]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][28]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][28]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][29]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][29]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][29]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][2]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][2]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][2]_srl15 ";
  attribute ADDER_THRESHOLD of \mem_reg[14][2]_srl15_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \mem_reg[14][2]_srl15_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute srl_bus_name of \mem_reg[14][30]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][30]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][30]_srl15 ";
  attribute SOFT_HLUTNM of \mem_reg[14][30]_srl15_i_1\ : label is "soft_lutpair307";
  attribute srl_bus_name of \mem_reg[14][31]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][31]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][31]_srl15 ";
  attribute SOFT_HLUTNM of \mem_reg[14][31]_srl15_i_1\ : label is "soft_lutpair307";
  attribute srl_bus_name of \mem_reg[14][32]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][32]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][32]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][33]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][33]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][33]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][3]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][3]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][3]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][4]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][4]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][4]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][5]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][5]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][5]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][6]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][6]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][6]_srl15 ";
  attribute ADDER_THRESHOLD of \mem_reg[14][6]_srl15_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \mem_reg[14][6]_srl15_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute srl_bus_name of \mem_reg[14][7]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][7]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][7]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][8]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][8]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][8]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][9]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][9]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][9]_srl15 ";
begin
  pop <= \^pop\;
  push <= \^push\;
\bus_wide_gen.beat_len_cnt[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F0F0F0F20000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \bus_wide_gen.beat_len_cnt[0]_i_3\,
      I3 => \dout_reg[0]_3\,
      I4 => \bus_wide_gen.data_gen[0].strb_buf_reg[0]\,
      I5 => \bus_wide_gen.beat_len_cnt[0]_i_3_1\,
      O => \bus_wide_gen.offset_pack_buf_reg[33]\
    );
\bus_wide_gen.beat_len_cnt[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F0F0F0F80000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \bus_wide_gen.beat_len_cnt[0]_i_3\,
      I3 => \dout_reg[0]_3\,
      I4 => \bus_wide_gen.data_gen[0].strb_buf_reg[0]\,
      I5 => \bus_wide_gen.beat_len_cnt[0]_i_4\,
      O => \bus_wide_gen.offset_pack_buf_reg[33]_0\
    );
\bus_wide_gen.beat_len_cnt[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F0F0F0F20000000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \bus_wide_gen.beat_len_cnt[0]_i_3\,
      I3 => \dout_reg[0]_3\,
      I4 => \bus_wide_gen.data_gen[0].strb_buf_reg[0]\,
      I5 => \bus_wide_gen.beat_len_cnt[0]_i_3_0\,
      O => \bus_wide_gen.offset_pack_buf_reg[32]\
    );
\bus_wide_gen.data_gen[0].data_buf[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \bus_wide_gen.data_gen[0].strb_buf_reg[0]\,
      I1 => \dout_reg[0]_3\,
      O => p_68_in
    );
\bus_wide_gen.data_gen[3].data_buf[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \dout_reg[0]_1\,
      I1 => \dout_reg[0]_2\,
      I2 => \dout_reg[0]_3\,
      O => p_66_in
    );
\dout[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A222AAAAAAAA"
    )
        port map (
      I0 => \dout_reg[0]_0\,
      I1 => \bus_wide_gen.offset_empty_n\,
      I2 => p_65_in,
      I3 => \dout_reg[0]_1\,
      I4 => \dout_reg[0]_2\,
      I5 => \dout_reg[0]_3\,
      O => \^pop\
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][0]_srl15_n_0\,
      Q => \dout_reg[33]_0\(0),
      R => SR(0)
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][10]_srl15_n_0\,
      Q => \dout_reg[33]_0\(10),
      R => SR(0)
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][11]_srl15_n_0\,
      Q => \dout_reg[33]_0\(11),
      R => SR(0)
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][12]_srl15_n_0\,
      Q => \dout_reg[33]_0\(12),
      R => SR(0)
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][13]_srl15_n_0\,
      Q => \dout_reg[33]_0\(13),
      R => SR(0)
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][14]_srl15_n_0\,
      Q => \dout_reg[33]_0\(14),
      R => SR(0)
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][15]_srl15_n_0\,
      Q => \dout_reg[33]_0\(15),
      R => SR(0)
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][16]_srl15_n_0\,
      Q => \dout_reg[33]_0\(16),
      R => SR(0)
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][17]_srl15_n_0\,
      Q => \dout_reg[33]_0\(17),
      R => SR(0)
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][18]_srl15_n_0\,
      Q => \dout_reg[33]_0\(18),
      R => SR(0)
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][19]_srl15_n_0\,
      Q => \dout_reg[33]_0\(19),
      R => SR(0)
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][1]_srl15_n_0\,
      Q => \dout_reg[33]_0\(1),
      R => SR(0)
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][20]_srl15_n_0\,
      Q => \dout_reg[33]_0\(20),
      R => SR(0)
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][21]_srl15_n_0\,
      Q => \dout_reg[33]_0\(21),
      R => SR(0)
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][22]_srl15_n_0\,
      Q => \dout_reg[33]_0\(22),
      R => SR(0)
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][23]_srl15_n_0\,
      Q => \dout_reg[33]_0\(23),
      R => SR(0)
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][24]_srl15_n_0\,
      Q => \dout_reg[33]_0\(24),
      R => SR(0)
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][25]_srl15_n_0\,
      Q => \dout_reg[33]_0\(25),
      R => SR(0)
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][26]_srl15_n_0\,
      Q => \dout_reg[33]_0\(26),
      R => SR(0)
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][27]_srl15_n_0\,
      Q => \dout_reg[33]_0\(27),
      R => SR(0)
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][28]_srl15_n_0\,
      Q => \dout_reg[33]_0\(28),
      R => SR(0)
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][29]_srl15_n_0\,
      Q => \dout_reg[33]_0\(29),
      R => SR(0)
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][2]_srl15_n_0\,
      Q => \dout_reg[33]_0\(2),
      R => SR(0)
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][30]_srl15_n_0\,
      Q => \dout_reg[33]_0\(30),
      R => SR(0)
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][31]_srl15_n_0\,
      Q => \dout_reg[33]_0\(31),
      R => SR(0)
    );
\dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][32]_srl15_n_0\,
      Q => \dout_reg[33]_0\(32),
      R => SR(0)
    );
\dout_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][33]_srl15_n_0\,
      Q => \dout_reg[33]_0\(33),
      R => SR(0)
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][3]_srl15_n_0\,
      Q => \dout_reg[33]_0\(3),
      R => SR(0)
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][4]_srl15_n_0\,
      Q => \dout_reg[33]_0\(4),
      R => SR(0)
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][5]_srl15_n_0\,
      Q => \dout_reg[33]_0\(5),
      R => SR(0)
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][6]_srl15_n_0\,
      Q => \dout_reg[33]_0\(6),
      R => SR(0)
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][7]_srl15_n_0\,
      Q => \dout_reg[33]_0\(7),
      R => SR(0)
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][8]_srl15_n_0\,
      Q => \dout_reg[33]_0\(8),
      R => SR(0)
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][9]_srl15_n_0\,
      Q => \dout_reg[33]_0\(9),
      R => SR(0)
    );
\mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[33]_4\(0),
      A1 => \dout_reg[33]_4\(1),
      A2 => \dout_reg[33]_4\(2),
      A3 => \dout_reg[33]_4\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][0]_srl15_i_2__3_n_5\,
      Q => \mem_reg[14][0]_srl15_n_0\
    );
\mem_reg[14][0]_srl15_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \dout_reg[33]_1\,
      I1 => local_CHN_AWREADY,
      I2 => \dout_reg[33]_2\,
      O => \^push\
    );
\mem_reg[14][0]_srl15_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mem_reg[14][0]_srl15_i_2__3_n_0\,
      CO(2) => \mem_reg[14][0]_srl15_i_2__3_n_1\,
      CO(1) => \mem_reg[14][0]_srl15_i_2__3_n_2\,
      CO(0) => \mem_reg[14][0]_srl15_i_2__3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \dout_reg[29]_0\(0),
      DI(0) => \dout_reg[29]_0\(0),
      O(3) => \mem_reg[14][0]_srl15_i_2__3_n_4\,
      O(2) => \mem_reg[14][0]_srl15_i_2__3_n_5\,
      O(1 downto 0) => \NLW_mem_reg[14][0]_srl15_i_2__3_O_UNCONNECTED\(1 downto 0),
      S(3) => \dout_reg[29]_0\(0),
      S(2) => \dout_reg[29]_0\(0),
      S(1) => S(0),
      S(0) => \mem_reg[14][0]_srl15_i_3_n_0\
    );
\mem_reg[14][0]_srl15_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg[29]_0\(0),
      I1 => \dout_reg[33]_3\(0),
      O => \mem_reg[14][0]_srl15_i_3_n_0\
    );
\mem_reg[14][10]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[33]_4\(0),
      A1 => \dout_reg[33]_4\(1),
      A2 => \dout_reg[33]_4\(2),
      A3 => \dout_reg[33]_4\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][10]_srl15_i_1_n_7\,
      Q => \mem_reg[14][10]_srl15_n_0\
    );
\mem_reg[14][10]_srl15_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mem_reg[14][6]_srl15_i_1_n_0\,
      CO(3) => \mem_reg[14][10]_srl15_i_1_n_0\,
      CO(2) => \mem_reg[14][10]_srl15_i_1_n_1\,
      CO(1) => \mem_reg[14][10]_srl15_i_1_n_2\,
      CO(0) => \mem_reg[14][10]_srl15_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \mem_reg[14][10]_srl15_i_1_n_4\,
      O(2) => \mem_reg[14][10]_srl15_i_1_n_5\,
      O(1) => \mem_reg[14][10]_srl15_i_1_n_6\,
      O(0) => \mem_reg[14][10]_srl15_i_1_n_7\,
      S(3) => \dout_reg[29]_0\(5),
      S(2 downto 0) => \dout_reg[29]_0\(5 downto 3)
    );
\mem_reg[14][11]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[33]_4\(0),
      A1 => \dout_reg[33]_4\(1),
      A2 => \dout_reg[33]_4\(2),
      A3 => \dout_reg[33]_4\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][10]_srl15_i_1_n_6\,
      Q => \mem_reg[14][11]_srl15_n_0\
    );
\mem_reg[14][12]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[33]_4\(0),
      A1 => \dout_reg[33]_4\(1),
      A2 => \dout_reg[33]_4\(2),
      A3 => \dout_reg[33]_4\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][10]_srl15_i_1_n_5\,
      Q => \mem_reg[14][12]_srl15_n_0\
    );
\mem_reg[14][13]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[33]_4\(0),
      A1 => \dout_reg[33]_4\(1),
      A2 => \dout_reg[33]_4\(2),
      A3 => \dout_reg[33]_4\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][10]_srl15_i_1_n_4\,
      Q => \mem_reg[14][13]_srl15_n_0\
    );
\mem_reg[14][14]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[33]_4\(0),
      A1 => \dout_reg[33]_4\(1),
      A2 => \dout_reg[33]_4\(2),
      A3 => \dout_reg[33]_4\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][14]_srl15_i_1_n_7\,
      Q => \mem_reg[14][14]_srl15_n_0\
    );
\mem_reg[14][14]_srl15_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mem_reg[14][10]_srl15_i_1_n_0\,
      CO(3) => \mem_reg[14][14]_srl15_i_1_n_0\,
      CO(2) => \mem_reg[14][14]_srl15_i_1_n_1\,
      CO(1) => \mem_reg[14][14]_srl15_i_1_n_2\,
      CO(0) => \mem_reg[14][14]_srl15_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \mem_reg[14][14]_srl15_i_1_n_4\,
      O(2) => \mem_reg[14][14]_srl15_i_1_n_5\,
      O(1) => \mem_reg[14][14]_srl15_i_1_n_6\,
      O(0) => \mem_reg[14][14]_srl15_i_1_n_7\,
      S(3) => \dout_reg[29]_0\(5),
      S(2) => \dout_reg[29]_0\(5),
      S(1) => \dout_reg[29]_0\(5),
      S(0) => \dout_reg[29]_0\(5)
    );
\mem_reg[14][15]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[33]_4\(0),
      A1 => \dout_reg[33]_4\(1),
      A2 => \dout_reg[33]_4\(2),
      A3 => \dout_reg[33]_4\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][14]_srl15_i_1_n_6\,
      Q => \mem_reg[14][15]_srl15_n_0\
    );
\mem_reg[14][16]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[33]_4\(0),
      A1 => \dout_reg[33]_4\(1),
      A2 => \dout_reg[33]_4\(2),
      A3 => \dout_reg[33]_4\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][14]_srl15_i_1_n_5\,
      Q => \mem_reg[14][16]_srl15_n_0\
    );
\mem_reg[14][17]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[33]_4\(0),
      A1 => \dout_reg[33]_4\(1),
      A2 => \dout_reg[33]_4\(2),
      A3 => \dout_reg[33]_4\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][14]_srl15_i_1_n_4\,
      Q => \mem_reg[14][17]_srl15_n_0\
    );
\mem_reg[14][18]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[33]_4\(0),
      A1 => \dout_reg[33]_4\(1),
      A2 => \dout_reg[33]_4\(2),
      A3 => \dout_reg[33]_4\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][18]_srl15_i_1_n_7\,
      Q => \mem_reg[14][18]_srl15_n_0\
    );
\mem_reg[14][18]_srl15_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mem_reg[14][14]_srl15_i_1_n_0\,
      CO(3) => \mem_reg[14][18]_srl15_i_1_n_0\,
      CO(2) => \mem_reg[14][18]_srl15_i_1_n_1\,
      CO(1) => \mem_reg[14][18]_srl15_i_1_n_2\,
      CO(0) => \mem_reg[14][18]_srl15_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \mem_reg[14][18]_srl15_i_1_n_4\,
      O(2) => \mem_reg[14][18]_srl15_i_1_n_5\,
      O(1) => \mem_reg[14][18]_srl15_i_1_n_6\,
      O(0) => \mem_reg[14][18]_srl15_i_1_n_7\,
      S(3) => \dout_reg[29]_0\(5),
      S(2) => \dout_reg[29]_0\(5),
      S(1) => \dout_reg[29]_0\(5),
      S(0) => \dout_reg[29]_0\(5)
    );
\mem_reg[14][19]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[33]_4\(0),
      A1 => \dout_reg[33]_4\(1),
      A2 => \dout_reg[33]_4\(2),
      A3 => \dout_reg[33]_4\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][18]_srl15_i_1_n_6\,
      Q => \mem_reg[14][19]_srl15_n_0\
    );
\mem_reg[14][1]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[33]_4\(0),
      A1 => \dout_reg[33]_4\(1),
      A2 => \dout_reg[33]_4\(2),
      A3 => \dout_reg[33]_4\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][0]_srl15_i_2__3_n_4\,
      Q => \mem_reg[14][1]_srl15_n_0\
    );
\mem_reg[14][20]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[33]_4\(0),
      A1 => \dout_reg[33]_4\(1),
      A2 => \dout_reg[33]_4\(2),
      A3 => \dout_reg[33]_4\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][18]_srl15_i_1_n_5\,
      Q => \mem_reg[14][20]_srl15_n_0\
    );
\mem_reg[14][21]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[33]_4\(0),
      A1 => \dout_reg[33]_4\(1),
      A2 => \dout_reg[33]_4\(2),
      A3 => \dout_reg[33]_4\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][18]_srl15_i_1_n_4\,
      Q => \mem_reg[14][21]_srl15_n_0\
    );
\mem_reg[14][22]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[33]_4\(0),
      A1 => \dout_reg[33]_4\(1),
      A2 => \dout_reg[33]_4\(2),
      A3 => \dout_reg[33]_4\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][22]_srl15_i_1_n_7\,
      Q => \mem_reg[14][22]_srl15_n_0\
    );
\mem_reg[14][22]_srl15_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mem_reg[14][18]_srl15_i_1_n_0\,
      CO(3) => \mem_reg[14][22]_srl15_i_1_n_0\,
      CO(2) => \mem_reg[14][22]_srl15_i_1_n_1\,
      CO(1) => \mem_reg[14][22]_srl15_i_1_n_2\,
      CO(0) => \mem_reg[14][22]_srl15_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \mem_reg[14][22]_srl15_i_1_n_4\,
      O(2) => \mem_reg[14][22]_srl15_i_1_n_5\,
      O(1) => \mem_reg[14][22]_srl15_i_1_n_6\,
      O(0) => \mem_reg[14][22]_srl15_i_1_n_7\,
      S(3) => \dout_reg[29]_0\(5),
      S(2) => \dout_reg[29]_0\(5),
      S(1) => \dout_reg[29]_0\(5),
      S(0) => \dout_reg[29]_0\(5)
    );
\mem_reg[14][23]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[33]_4\(0),
      A1 => \dout_reg[33]_4\(1),
      A2 => \dout_reg[33]_4\(2),
      A3 => \dout_reg[33]_4\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][22]_srl15_i_1_n_6\,
      Q => \mem_reg[14][23]_srl15_n_0\
    );
\mem_reg[14][24]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[33]_4\(0),
      A1 => \dout_reg[33]_4\(1),
      A2 => \dout_reg[33]_4\(2),
      A3 => \dout_reg[33]_4\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][22]_srl15_i_1_n_5\,
      Q => \mem_reg[14][24]_srl15_n_0\
    );
\mem_reg[14][25]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[33]_4\(0),
      A1 => \dout_reg[33]_4\(1),
      A2 => \dout_reg[33]_4\(2),
      A3 => \dout_reg[33]_4\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][22]_srl15_i_1_n_4\,
      Q => \mem_reg[14][25]_srl15_n_0\
    );
\mem_reg[14][26]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[33]_4\(0),
      A1 => \dout_reg[33]_4\(1),
      A2 => \dout_reg[33]_4\(2),
      A3 => \dout_reg[33]_4\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][26]_srl15_i_1_n_7\,
      Q => \mem_reg[14][26]_srl15_n_0\
    );
\mem_reg[14][26]_srl15_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mem_reg[14][22]_srl15_i_1_n_0\,
      CO(3) => \NLW_mem_reg[14][26]_srl15_i_1_CO_UNCONNECTED\(3),
      CO(2) => \mem_reg[14][26]_srl15_i_1_n_1\,
      CO(1) => \mem_reg[14][26]_srl15_i_1_n_2\,
      CO(0) => \mem_reg[14][26]_srl15_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \mem_reg[14][26]_srl15_i_1_n_4\,
      O(2) => \mem_reg[14][26]_srl15_i_1_n_5\,
      O(1) => \mem_reg[14][26]_srl15_i_1_n_6\,
      O(0) => \mem_reg[14][26]_srl15_i_1_n_7\,
      S(3) => \dout_reg[29]_0\(5),
      S(2) => \dout_reg[29]_0\(5),
      S(1) => \dout_reg[29]_0\(5),
      S(0) => \dout_reg[29]_0\(5)
    );
\mem_reg[14][27]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[33]_4\(0),
      A1 => \dout_reg[33]_4\(1),
      A2 => \dout_reg[33]_4\(2),
      A3 => \dout_reg[33]_4\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][26]_srl15_i_1_n_6\,
      Q => \mem_reg[14][27]_srl15_n_0\
    );
\mem_reg[14][28]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[33]_4\(0),
      A1 => \dout_reg[33]_4\(1),
      A2 => \dout_reg[33]_4\(2),
      A3 => \dout_reg[33]_4\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][26]_srl15_i_1_n_5\,
      Q => \mem_reg[14][28]_srl15_n_0\
    );
\mem_reg[14][29]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[33]_4\(0),
      A1 => \dout_reg[33]_4\(1),
      A2 => \dout_reg[33]_4\(2),
      A3 => \dout_reg[33]_4\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][26]_srl15_i_1_n_4\,
      Q => \mem_reg[14][29]_srl15_n_0\
    );
\mem_reg[14][2]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[33]_4\(0),
      A1 => \dout_reg[33]_4\(1),
      A2 => \dout_reg[33]_4\(2),
      A3 => \dout_reg[33]_4\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][2]_srl15_i_1__0_n_7\,
      Q => \mem_reg[14][2]_srl15_n_0\
    );
\mem_reg[14][2]_srl15_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \mem_reg[14][0]_srl15_i_2__3_n_0\,
      CO(3) => \mem_reg[14][2]_srl15_i_1__0_n_0\,
      CO(2) => \mem_reg[14][2]_srl15_i_1__0_n_1\,
      CO(1) => \mem_reg[14][2]_srl15_i_1__0_n_2\,
      CO(0) => \mem_reg[14][2]_srl15_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \mem_reg[14][2]_srl15_i_1__0_n_4\,
      O(2) => \mem_reg[14][2]_srl15_i_1__0_n_5\,
      O(1) => \mem_reg[14][2]_srl15_i_1__0_n_6\,
      O(0) => \mem_reg[14][2]_srl15_i_1__0_n_7\,
      S(3) => \dout_reg[29]_0\(1),
      S(2 downto 1) => \dout_reg[29]_0\(1 downto 0),
      S(0) => \dout_reg[29]_0\(0)
    );
\mem_reg[14][30]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[33]_4\(0),
      A1 => \dout_reg[33]_4\(1),
      A2 => \dout_reg[33]_4\(2),
      A3 => \dout_reg[33]_4\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][30]_srl15_i_1_n_0\,
      Q => \mem_reg[14][30]_srl15_n_0\
    );
\mem_reg[14][30]_srl15_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dout_reg[33]_3\(0),
      I1 => \dout_reg[29]_0\(0),
      O => \mem_reg[14][30]_srl15_i_1_n_0\
    );
\mem_reg[14][31]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[33]_4\(0),
      A1 => \dout_reg[33]_4\(1),
      A2 => \dout_reg[33]_4\(2),
      A3 => \dout_reg[33]_4\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][31]_srl15_i_1_n_0\,
      Q => \mem_reg[14][31]_srl15_n_0\
    );
\mem_reg[14][31]_srl15_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \dout_reg[33]_3\(0),
      I1 => \dout_reg[29]_0\(0),
      I2 => \dout_reg[33]_3\(1),
      O => \mem_reg[14][31]_srl15_i_1_n_0\
    );
\mem_reg[14][32]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[33]_4\(0),
      A1 => \dout_reg[33]_4\(1),
      A2 => \dout_reg[33]_4\(2),
      A3 => \dout_reg[33]_4\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[33]_3\(0),
      Q => \mem_reg[14][32]_srl15_n_0\
    );
\mem_reg[14][33]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[33]_4\(0),
      A1 => \dout_reg[33]_4\(1),
      A2 => \dout_reg[33]_4\(2),
      A3 => \dout_reg[33]_4\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[33]_3\(1),
      Q => \mem_reg[14][33]_srl15_n_0\
    );
\mem_reg[14][3]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[33]_4\(0),
      A1 => \dout_reg[33]_4\(1),
      A2 => \dout_reg[33]_4\(2),
      A3 => \dout_reg[33]_4\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][2]_srl15_i_1__0_n_6\,
      Q => \mem_reg[14][3]_srl15_n_0\
    );
\mem_reg[14][4]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[33]_4\(0),
      A1 => \dout_reg[33]_4\(1),
      A2 => \dout_reg[33]_4\(2),
      A3 => \dout_reg[33]_4\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][2]_srl15_i_1__0_n_5\,
      Q => \mem_reg[14][4]_srl15_n_0\
    );
\mem_reg[14][5]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[33]_4\(0),
      A1 => \dout_reg[33]_4\(1),
      A2 => \dout_reg[33]_4\(2),
      A3 => \dout_reg[33]_4\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][2]_srl15_i_1__0_n_4\,
      Q => \mem_reg[14][5]_srl15_n_0\
    );
\mem_reg[14][6]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[33]_4\(0),
      A1 => \dout_reg[33]_4\(1),
      A2 => \dout_reg[33]_4\(2),
      A3 => \dout_reg[33]_4\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][6]_srl15_i_1_n_7\,
      Q => \mem_reg[14][6]_srl15_n_0\
    );
\mem_reg[14][6]_srl15_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mem_reg[14][2]_srl15_i_1__0_n_0\,
      CO(3) => \mem_reg[14][6]_srl15_i_1_n_0\,
      CO(2) => \mem_reg[14][6]_srl15_i_1_n_1\,
      CO(1) => \mem_reg[14][6]_srl15_i_1_n_2\,
      CO(0) => \mem_reg[14][6]_srl15_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \mem_reg[14][6]_srl15_i_1_n_4\,
      O(2) => \mem_reg[14][6]_srl15_i_1_n_5\,
      O(1) => \mem_reg[14][6]_srl15_i_1_n_6\,
      O(0) => \mem_reg[14][6]_srl15_i_1_n_7\,
      S(3 downto 2) => \dout_reg[29]_0\(2 downto 1),
      S(1) => \dout_reg[29]_0\(1),
      S(0) => \dout_reg[29]_0\(1)
    );
\mem_reg[14][7]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[33]_4\(0),
      A1 => \dout_reg[33]_4\(1),
      A2 => \dout_reg[33]_4\(2),
      A3 => \dout_reg[33]_4\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][6]_srl15_i_1_n_6\,
      Q => \mem_reg[14][7]_srl15_n_0\
    );
\mem_reg[14][8]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[33]_4\(0),
      A1 => \dout_reg[33]_4\(1),
      A2 => \dout_reg[33]_4\(2),
      A3 => \dout_reg[33]_4\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][6]_srl15_i_1_n_5\,
      Q => \mem_reg[14][8]_srl15_n_0\
    );
\mem_reg[14][9]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[33]_4\(0),
      A1 => \dout_reg[33]_4\(1),
      A2 => \dout_reg[33]_4\(2),
      A3 => \dout_reg[33]_4\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][6]_srl15_i_1_n_4\,
      Q => \mem_reg[14][9]_srl15_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized1\ is
  port (
    \bus_wide_gen.offset_valid_reg\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \bus_wide_gen.offset_pack_buf_reg[31]\ : out STD_LOGIC;
    dout_vld_reg : out STD_LOGIC;
    pop : out STD_LOGIC;
    \dout_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \bus_wide_gen.ready_for_data__0\ : in STD_LOGIC;
    \dout_reg[0]_0\ : in STD_LOGIC;
    p_66_in : in STD_LOGIC;
    \dout_reg[0]_1\ : in STD_LOGIC;
    \bus_wide_gen.beat_len_cnt_reg[29]\ : in STD_LOGIC;
    \bus_wide_gen.beat_len_cnt_reg[29]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bus_wide_gen.pad_oh_reg_reg[1]\ : in STD_LOGIC;
    \bus_wide_gen.beat_len_cnt_reg[29]_1\ : in STD_LOGIC;
    \bus_wide_gen.beat_len_cnt_reg[29]_2\ : in STD_LOGIC;
    \bus_wide_gen.beat_len_cnt_reg[29]_3\ : in STD_LOGIC;
    \bus_wide_gen.beat_len_cnt_reg[29]_4\ : in STD_LOGIC;
    p_68_in : in STD_LOGIC;
    \dout_reg[0]_2\ : in STD_LOGIC;
    \dout_reg[0]_3\ : in STD_LOGIC;
    local_AXI_WREADY : in STD_LOGIC;
    push : in STD_LOGIC;
    \dout_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized1\ : entity is "depthwise_conv_gmem_m_axi_srl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized1\ is
  signal \bus_wide_gen.beat_len_cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \^bus_wide_gen.offset_pack_buf_reg[31]\ : STD_LOGIC;
  signal \^dout_vld_reg\ : STD_LOGIC;
  signal \mem_reg[62][0]_mux_n_0\ : STD_LOGIC;
  signal \mem_reg[62][0]_srl32__0_n_0\ : STD_LOGIC;
  signal \mem_reg[62][0]_srl32_n_0\ : STD_LOGIC;
  signal \mem_reg[62][0]_srl32_n_1\ : STD_LOGIC;
  signal \mem_reg[62][1]_mux_n_0\ : STD_LOGIC;
  signal \mem_reg[62][1]_srl32__0_n_0\ : STD_LOGIC;
  signal \mem_reg[62][1]_srl32_n_0\ : STD_LOGIC;
  signal \mem_reg[62][1]_srl32_n_1\ : STD_LOGIC;
  signal \mem_reg[62][2]_mux_n_0\ : STD_LOGIC;
  signal \mem_reg[62][2]_srl32__0_n_0\ : STD_LOGIC;
  signal \mem_reg[62][2]_srl32_n_0\ : STD_LOGIC;
  signal \mem_reg[62][2]_srl32_n_1\ : STD_LOGIC;
  signal \mem_reg[62][3]_mux_n_0\ : STD_LOGIC;
  signal \mem_reg[62][3]_srl32__0_n_0\ : STD_LOGIC;
  signal \mem_reg[62][3]_srl32_n_0\ : STD_LOGIC;
  signal \mem_reg[62][3]_srl32_n_1\ : STD_LOGIC;
  signal \mem_reg[62][4]_mux_n_0\ : STD_LOGIC;
  signal \mem_reg[62][4]_srl32__0_n_0\ : STD_LOGIC;
  signal \mem_reg[62][4]_srl32_n_0\ : STD_LOGIC;
  signal \mem_reg[62][4]_srl32_n_1\ : STD_LOGIC;
  signal \mem_reg[62][5]_mux_n_0\ : STD_LOGIC;
  signal \mem_reg[62][5]_srl32__0_n_0\ : STD_LOGIC;
  signal \mem_reg[62][5]_srl32_n_0\ : STD_LOGIC;
  signal \mem_reg[62][5]_srl32_n_1\ : STD_LOGIC;
  signal \mem_reg[62][6]_mux_n_0\ : STD_LOGIC;
  signal \mem_reg[62][6]_srl32__0_n_0\ : STD_LOGIC;
  signal \mem_reg[62][6]_srl32_n_0\ : STD_LOGIC;
  signal \mem_reg[62][6]_srl32_n_1\ : STD_LOGIC;
  signal \mem_reg[62][7]_mux_n_0\ : STD_LOGIC;
  signal \mem_reg[62][7]_srl32__0_n_0\ : STD_LOGIC;
  signal \mem_reg[62][7]_srl32_n_0\ : STD_LOGIC;
  signal \mem_reg[62][7]_srl32_n_1\ : STD_LOGIC;
  signal \mem_reg[62][8]_mux_n_0\ : STD_LOGIC;
  signal \mem_reg[62][8]_srl32__0_n_0\ : STD_LOGIC;
  signal \mem_reg[62][8]_srl32_n_0\ : STD_LOGIC;
  signal \mem_reg[62][8]_srl32_n_1\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
  signal \^pop\ : STD_LOGIC;
  signal \NLW_mem_reg[62][0]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[62][1]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[62][2]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[62][3]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[62][4]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[62][5]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[62][6]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[62][7]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[62][8]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[62][0]_srl32\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[62][0]_srl32\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62][0]_srl32 ";
  attribute srl_bus_name of \mem_reg[62][0]_srl32__0\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][0]_srl32__0\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62][0]_srl32__0 ";
  attribute srl_bus_name of \mem_reg[62][1]_srl32\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][1]_srl32\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62][1]_srl32 ";
  attribute srl_bus_name of \mem_reg[62][1]_srl32__0\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][1]_srl32__0\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62][1]_srl32__0 ";
  attribute srl_bus_name of \mem_reg[62][2]_srl32\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][2]_srl32\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62][2]_srl32 ";
  attribute srl_bus_name of \mem_reg[62][2]_srl32__0\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][2]_srl32__0\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62][2]_srl32__0 ";
  attribute srl_bus_name of \mem_reg[62][3]_srl32\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][3]_srl32\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62][3]_srl32 ";
  attribute srl_bus_name of \mem_reg[62][3]_srl32__0\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][3]_srl32__0\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62][3]_srl32__0 ";
  attribute srl_bus_name of \mem_reg[62][4]_srl32\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][4]_srl32\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62][4]_srl32 ";
  attribute srl_bus_name of \mem_reg[62][4]_srl32__0\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][4]_srl32__0\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62][4]_srl32__0 ";
  attribute srl_bus_name of \mem_reg[62][5]_srl32\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][5]_srl32\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62][5]_srl32 ";
  attribute srl_bus_name of \mem_reg[62][5]_srl32__0\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][5]_srl32__0\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62][5]_srl32__0 ";
  attribute srl_bus_name of \mem_reg[62][6]_srl32\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][6]_srl32\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62][6]_srl32 ";
  attribute srl_bus_name of \mem_reg[62][6]_srl32__0\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][6]_srl32__0\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62][6]_srl32__0 ";
  attribute srl_bus_name of \mem_reg[62][7]_srl32\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][7]_srl32\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62][7]_srl32 ";
  attribute srl_bus_name of \mem_reg[62][7]_srl32__0\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][7]_srl32__0\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62][7]_srl32__0 ";
  attribute srl_bus_name of \mem_reg[62][8]_srl32\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][8]_srl32\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62][8]_srl32 ";
  attribute srl_bus_name of \mem_reg[62][8]_srl32__0\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][8]_srl32__0\ : label is "inst/\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62][8]_srl32__0 ";
begin
  \bus_wide_gen.offset_pack_buf_reg[31]\ <= \^bus_wide_gen.offset_pack_buf_reg[31]\;
  dout_vld_reg <= \^dout_vld_reg\;
  p_0_in <= \^p_0_in\;
  pop <= \^pop\;
\bus_wide_gen.beat_len_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880888088800080"
    )
        port map (
      I0 => \bus_wide_gen.ready_for_data__0\,
      I1 => \dout_reg[0]_0\,
      I2 => \^p_0_in\,
      I3 => p_66_in,
      I4 => \^bus_wide_gen.offset_pack_buf_reg[31]\,
      I5 => \bus_wide_gen.beat_len_cnt[0]_i_4_n_0\,
      O => \bus_wide_gen.offset_valid_reg\
    );
\bus_wide_gen.beat_len_cnt[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"38000800"
    )
        port map (
      I0 => \bus_wide_gen.beat_len_cnt_reg[29]_2\,
      I1 => \bus_wide_gen.beat_len_cnt_reg[29]_0\(1),
      I2 => \bus_wide_gen.beat_len_cnt_reg[29]_0\(0),
      I3 => \dout_reg[0]_1\,
      I4 => \bus_wide_gen.beat_len_cnt_reg[29]_3\,
      O => \^bus_wide_gen.offset_pack_buf_reg[31]\
    );
\bus_wide_gen.beat_len_cnt[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0080008"
    )
        port map (
      I0 => \dout_reg[0]_1\,
      I1 => \bus_wide_gen.beat_len_cnt_reg[29]\,
      I2 => \bus_wide_gen.beat_len_cnt_reg[29]_0\(1),
      I3 => \bus_wide_gen.beat_len_cnt_reg[29]_0\(0),
      I4 => \^dout_vld_reg\,
      O => \bus_wide_gen.beat_len_cnt[0]_i_4_n_0\
    );
\bus_wide_gen.data_gen[3].data_buf[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A088008800880088"
    )
        port map (
      I0 => \dout_reg[0]_1\,
      I1 => \bus_wide_gen.beat_len_cnt_reg[29]_4\,
      I2 => p_68_in,
      I3 => \bus_wide_gen.beat_len_cnt_reg[29]_1\,
      I4 => \bus_wide_gen.beat_len_cnt_reg[29]_0\(2),
      I5 => \bus_wide_gen.beat_len_cnt_reg[29]_0\(3),
      O => \^p_0_in\
    );
\bus_wide_gen.pad_oh_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A002A002A00AA00"
    )
        port map (
      I0 => \dout_reg[0]_1\,
      I1 => \bus_wide_gen.pad_oh_reg_reg[1]\,
      I2 => \dout_reg[0]_0\,
      I3 => \bus_wide_gen.beat_len_cnt_reg[29]_1\,
      I4 => \bus_wide_gen.beat_len_cnt_reg[29]_0\(2),
      I5 => \bus_wide_gen.beat_len_cnt_reg[29]_0\(3),
      O => \^dout_vld_reg\
    );
\dout[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2A222A2"
    )
        port map (
      I0 => \dout_reg[0]_2\,
      I1 => \dout_reg[0]_1\,
      I2 => \dout_reg[0]_0\,
      I3 => \dout_reg[0]_3\,
      I4 => local_AXI_WREADY,
      O => \^pop\
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[62][0]_mux_n_0\,
      Q => \dout_reg[8]_0\(0),
      R => SR(0)
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[62][1]_mux_n_0\,
      Q => \dout_reg[8]_0\(1),
      R => SR(0)
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[62][2]_mux_n_0\,
      Q => \dout_reg[8]_0\(2),
      R => SR(0)
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[62][3]_mux_n_0\,
      Q => \dout_reg[8]_0\(3),
      R => SR(0)
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[62][4]_mux_n_0\,
      Q => \dout_reg[8]_0\(4),
      R => SR(0)
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[62][5]_mux_n_0\,
      Q => \dout_reg[8]_0\(5),
      R => SR(0)
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[62][6]_mux_n_0\,
      Q => \dout_reg[8]_0\(6),
      R => SR(0)
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[62][7]_mux_n_0\,
      Q => \dout_reg[8]_0\(7),
      R => SR(0)
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[62][8]_mux_n_0\,
      Q => \dout_reg[8]_0\(8),
      R => SR(0)
    );
\mem_reg[62][0]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[62][0]_srl32_n_0\,
      I1 => \mem_reg[62][0]_srl32__0_n_0\,
      O => \mem_reg[62][0]_mux_n_0\,
      S => Q(5)
    );
\mem_reg[62][0]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => Q(4 downto 0),
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[7]_0\(0),
      Q => \mem_reg[62][0]_srl32_n_0\,
      Q31 => \mem_reg[62][0]_srl32_n_1\
    );
\mem_reg[62][0]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => Q(4 downto 0),
      CE => push,
      CLK => ap_clk,
      D => \mem_reg[62][0]_srl32_n_1\,
      Q => \mem_reg[62][0]_srl32__0_n_0\,
      Q31 => \NLW_mem_reg[62][0]_srl32__0_Q31_UNCONNECTED\
    );
\mem_reg[62][1]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[62][1]_srl32_n_0\,
      I1 => \mem_reg[62][1]_srl32__0_n_0\,
      O => \mem_reg[62][1]_mux_n_0\,
      S => Q(5)
    );
\mem_reg[62][1]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => Q(4 downto 0),
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[7]_0\(1),
      Q => \mem_reg[62][1]_srl32_n_0\,
      Q31 => \mem_reg[62][1]_srl32_n_1\
    );
\mem_reg[62][1]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => Q(4 downto 0),
      CE => push,
      CLK => ap_clk,
      D => \mem_reg[62][1]_srl32_n_1\,
      Q => \mem_reg[62][1]_srl32__0_n_0\,
      Q31 => \NLW_mem_reg[62][1]_srl32__0_Q31_UNCONNECTED\
    );
\mem_reg[62][2]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[62][2]_srl32_n_0\,
      I1 => \mem_reg[62][2]_srl32__0_n_0\,
      O => \mem_reg[62][2]_mux_n_0\,
      S => Q(5)
    );
\mem_reg[62][2]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => Q(4 downto 0),
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[7]_0\(2),
      Q => \mem_reg[62][2]_srl32_n_0\,
      Q31 => \mem_reg[62][2]_srl32_n_1\
    );
\mem_reg[62][2]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => Q(4 downto 0),
      CE => push,
      CLK => ap_clk,
      D => \mem_reg[62][2]_srl32_n_1\,
      Q => \mem_reg[62][2]_srl32__0_n_0\,
      Q31 => \NLW_mem_reg[62][2]_srl32__0_Q31_UNCONNECTED\
    );
\mem_reg[62][3]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[62][3]_srl32_n_0\,
      I1 => \mem_reg[62][3]_srl32__0_n_0\,
      O => \mem_reg[62][3]_mux_n_0\,
      S => Q(5)
    );
\mem_reg[62][3]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => Q(4 downto 0),
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[7]_0\(3),
      Q => \mem_reg[62][3]_srl32_n_0\,
      Q31 => \mem_reg[62][3]_srl32_n_1\
    );
\mem_reg[62][3]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => Q(4 downto 0),
      CE => push,
      CLK => ap_clk,
      D => \mem_reg[62][3]_srl32_n_1\,
      Q => \mem_reg[62][3]_srl32__0_n_0\,
      Q31 => \NLW_mem_reg[62][3]_srl32__0_Q31_UNCONNECTED\
    );
\mem_reg[62][4]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[62][4]_srl32_n_0\,
      I1 => \mem_reg[62][4]_srl32__0_n_0\,
      O => \mem_reg[62][4]_mux_n_0\,
      S => Q(5)
    );
\mem_reg[62][4]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => Q(4 downto 0),
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[7]_0\(4),
      Q => \mem_reg[62][4]_srl32_n_0\,
      Q31 => \mem_reg[62][4]_srl32_n_1\
    );
\mem_reg[62][4]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => Q(4 downto 0),
      CE => push,
      CLK => ap_clk,
      D => \mem_reg[62][4]_srl32_n_1\,
      Q => \mem_reg[62][4]_srl32__0_n_0\,
      Q31 => \NLW_mem_reg[62][4]_srl32__0_Q31_UNCONNECTED\
    );
\mem_reg[62][5]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[62][5]_srl32_n_0\,
      I1 => \mem_reg[62][5]_srl32__0_n_0\,
      O => \mem_reg[62][5]_mux_n_0\,
      S => Q(5)
    );
\mem_reg[62][5]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => Q(4 downto 0),
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[7]_0\(5),
      Q => \mem_reg[62][5]_srl32_n_0\,
      Q31 => \mem_reg[62][5]_srl32_n_1\
    );
\mem_reg[62][5]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => Q(4 downto 0),
      CE => push,
      CLK => ap_clk,
      D => \mem_reg[62][5]_srl32_n_1\,
      Q => \mem_reg[62][5]_srl32__0_n_0\,
      Q31 => \NLW_mem_reg[62][5]_srl32__0_Q31_UNCONNECTED\
    );
\mem_reg[62][6]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[62][6]_srl32_n_0\,
      I1 => \mem_reg[62][6]_srl32__0_n_0\,
      O => \mem_reg[62][6]_mux_n_0\,
      S => Q(5)
    );
\mem_reg[62][6]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => Q(4 downto 0),
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[7]_0\(6),
      Q => \mem_reg[62][6]_srl32_n_0\,
      Q31 => \mem_reg[62][6]_srl32_n_1\
    );
\mem_reg[62][6]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => Q(4 downto 0),
      CE => push,
      CLK => ap_clk,
      D => \mem_reg[62][6]_srl32_n_1\,
      Q => \mem_reg[62][6]_srl32__0_n_0\,
      Q31 => \NLW_mem_reg[62][6]_srl32__0_Q31_UNCONNECTED\
    );
\mem_reg[62][7]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[62][7]_srl32_n_0\,
      I1 => \mem_reg[62][7]_srl32__0_n_0\,
      O => \mem_reg[62][7]_mux_n_0\,
      S => Q(5)
    );
\mem_reg[62][7]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => Q(4 downto 0),
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[7]_0\(7),
      Q => \mem_reg[62][7]_srl32_n_0\,
      Q31 => \mem_reg[62][7]_srl32_n_1\
    );
\mem_reg[62][7]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => Q(4 downto 0),
      CE => push,
      CLK => ap_clk,
      D => \mem_reg[62][7]_srl32_n_1\,
      Q => \mem_reg[62][7]_srl32__0_n_0\,
      Q31 => \NLW_mem_reg[62][7]_srl32__0_Q31_UNCONNECTED\
    );
\mem_reg[62][8]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[62][8]_srl32_n_0\,
      I1 => \mem_reg[62][8]_srl32__0_n_0\,
      O => \mem_reg[62][8]_mux_n_0\,
      S => Q(5)
    );
\mem_reg[62][8]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => Q(4 downto 0),
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[62][8]_srl32_n_0\,
      Q31 => \mem_reg[62][8]_srl32_n_1\
    );
\mem_reg[62][8]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => Q(4 downto 0),
      CE => push,
      CLK => ap_clk,
      D => \mem_reg[62][8]_srl32_n_1\,
      Q => \mem_reg[62][8]_srl32__0_n_0\,
      Q31 => \NLW_mem_reg[62][8]_srl32__0_Q31_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized2\ is
  port (
    push : out STD_LOGIC;
    pop : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 67 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    valid_length : out STD_LOGIC;
    dout_vld_reg : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[26]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    gmem_0_AWREADY : in STD_LOGIC;
    \dout_reg[0]_0\ : in STD_LOGIC;
    \dout_reg[0]_1\ : in STD_LOGIC;
    tmp_valid_reg : in STD_LOGIC;
    local_CHN_AWREADY : in STD_LOGIC;
    tmp_valid_reg_0 : in STD_LOGIC;
    wrsp_ready : in STD_LOGIC;
    \dout_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \dout_reg[77]_0\ : in STD_LOGIC;
    \dout_reg[77]_1\ : in STD_LOGIC;
    \dout_reg[77]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized2\ : entity is "depthwise_conv_gmem_m_axi_srl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 67 downto 0 );
  signal gmem_0_AWADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \mem_reg[5][0]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][10]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][11]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][12]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][13]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][14]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][15]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][16]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][17]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][18]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][19]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][1]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][20]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][21]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][22]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][23]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][24]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][25]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][26]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][27]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][28]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][29]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][2]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][30]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][31]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][32]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][33]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][34]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][35]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][36]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][37]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][38]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][39]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][3]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][40]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][41]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][42]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][43]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][44]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][45]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][46]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][47]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][48]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][49]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][4]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][50]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][51]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][52]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][53]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][54]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][55]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][56]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][57]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][58]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][59]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][5]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][60]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][61]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][62]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][63]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][6]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][70]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][75]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][76]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][77]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][7]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][8]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][9]_srl6_n_0\ : STD_LOGIC;
  signal \^pop\ : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  signal \^valid_length\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mem_reg[14][0]_srl15_i_2__1\ : label is "soft_lutpair318";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[5][0]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[5][0]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][0]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][10]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][10]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][10]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][10]_srl6_i_1__0\ : label is "soft_lutpair346";
  attribute srl_bus_name of \mem_reg[5][11]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][11]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][11]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][11]_srl6_i_1__0\ : label is "soft_lutpair345";
  attribute srl_bus_name of \mem_reg[5][12]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][12]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][12]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][12]_srl6_i_1__0\ : label is "soft_lutpair345";
  attribute srl_bus_name of \mem_reg[5][13]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][13]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][13]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][13]_srl6_i_1__0\ : label is "soft_lutpair344";
  attribute srl_bus_name of \mem_reg[5][14]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][14]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][14]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][14]_srl6_i_1__0\ : label is "soft_lutpair344";
  attribute srl_bus_name of \mem_reg[5][15]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][15]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][15]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][15]_srl6_i_1__0\ : label is "soft_lutpair343";
  attribute srl_bus_name of \mem_reg[5][16]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][16]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][16]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][16]_srl6_i_1__0\ : label is "soft_lutpair343";
  attribute srl_bus_name of \mem_reg[5][17]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][17]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][17]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][17]_srl6_i_1__0\ : label is "soft_lutpair342";
  attribute srl_bus_name of \mem_reg[5][18]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][18]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][18]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][18]_srl6_i_1__0\ : label is "soft_lutpair342";
  attribute srl_bus_name of \mem_reg[5][19]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][19]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][19]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][19]_srl6_i_1__0\ : label is "soft_lutpair341";
  attribute srl_bus_name of \mem_reg[5][1]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][1]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][1]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][1]_srl6_i_1__0\ : label is "soft_lutpair350";
  attribute srl_bus_name of \mem_reg[5][20]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][20]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][20]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][20]_srl6_i_1__0\ : label is "soft_lutpair341";
  attribute srl_bus_name of \mem_reg[5][21]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][21]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][21]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][21]_srl6_i_1__0\ : label is "soft_lutpair340";
  attribute srl_bus_name of \mem_reg[5][22]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][22]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][22]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][22]_srl6_i_1__0\ : label is "soft_lutpair340";
  attribute srl_bus_name of \mem_reg[5][23]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][23]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][23]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][23]_srl6_i_1__0\ : label is "soft_lutpair339";
  attribute srl_bus_name of \mem_reg[5][24]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][24]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][24]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][24]_srl6_i_1__0\ : label is "soft_lutpair339";
  attribute srl_bus_name of \mem_reg[5][25]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][25]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][25]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][25]_srl6_i_1__0\ : label is "soft_lutpair338";
  attribute srl_bus_name of \mem_reg[5][26]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][26]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][26]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][26]_srl6_i_1__0\ : label is "soft_lutpair338";
  attribute srl_bus_name of \mem_reg[5][27]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][27]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][27]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][27]_srl6_i_1__0\ : label is "soft_lutpair337";
  attribute srl_bus_name of \mem_reg[5][28]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][28]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][28]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][28]_srl6_i_1__0\ : label is "soft_lutpair337";
  attribute srl_bus_name of \mem_reg[5][29]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][29]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][29]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][29]_srl6_i_1__0\ : label is "soft_lutpair336";
  attribute srl_bus_name of \mem_reg[5][2]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][2]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][2]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][2]_srl6_i_1__0\ : label is "soft_lutpair350";
  attribute srl_bus_name of \mem_reg[5][30]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][30]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][30]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][30]_srl6_i_1__0\ : label is "soft_lutpair336";
  attribute srl_bus_name of \mem_reg[5][31]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][31]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][31]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][31]_srl6_i_1__0\ : label is "soft_lutpair335";
  attribute srl_bus_name of \mem_reg[5][32]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][32]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][32]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][32]_srl6_i_1__0\ : label is "soft_lutpair335";
  attribute srl_bus_name of \mem_reg[5][33]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][33]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][33]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][33]_srl6_i_1__0\ : label is "soft_lutpair334";
  attribute srl_bus_name of \mem_reg[5][34]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][34]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][34]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][34]_srl6_i_1__0\ : label is "soft_lutpair334";
  attribute srl_bus_name of \mem_reg[5][35]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][35]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][35]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][35]_srl6_i_1__0\ : label is "soft_lutpair333";
  attribute srl_bus_name of \mem_reg[5][36]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][36]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][36]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][36]_srl6_i_1__0\ : label is "soft_lutpair333";
  attribute srl_bus_name of \mem_reg[5][37]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][37]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][37]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][37]_srl6_i_1__0\ : label is "soft_lutpair332";
  attribute srl_bus_name of \mem_reg[5][38]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][38]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][38]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][38]_srl6_i_1__0\ : label is "soft_lutpair332";
  attribute srl_bus_name of \mem_reg[5][39]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][39]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][39]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][39]_srl6_i_1__0\ : label is "soft_lutpair331";
  attribute srl_bus_name of \mem_reg[5][3]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][3]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][3]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][3]_srl6_i_1__0\ : label is "soft_lutpair349";
  attribute srl_bus_name of \mem_reg[5][40]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][40]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][40]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][40]_srl6_i_1__0\ : label is "soft_lutpair331";
  attribute srl_bus_name of \mem_reg[5][41]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][41]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][41]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][41]_srl6_i_1__0\ : label is "soft_lutpair330";
  attribute srl_bus_name of \mem_reg[5][42]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][42]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][42]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][42]_srl6_i_1__0\ : label is "soft_lutpair330";
  attribute srl_bus_name of \mem_reg[5][43]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][43]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][43]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][43]_srl6_i_1__0\ : label is "soft_lutpair329";
  attribute srl_bus_name of \mem_reg[5][44]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][44]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][44]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][44]_srl6_i_1__0\ : label is "soft_lutpair329";
  attribute srl_bus_name of \mem_reg[5][45]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][45]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][45]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][45]_srl6_i_1__0\ : label is "soft_lutpair328";
  attribute srl_bus_name of \mem_reg[5][46]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][46]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][46]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][46]_srl6_i_1__0\ : label is "soft_lutpair328";
  attribute srl_bus_name of \mem_reg[5][47]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][47]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][47]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][47]_srl6_i_1__0\ : label is "soft_lutpair327";
  attribute srl_bus_name of \mem_reg[5][48]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][48]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][48]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][48]_srl6_i_1__0\ : label is "soft_lutpair327";
  attribute srl_bus_name of \mem_reg[5][49]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][49]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][49]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][49]_srl6_i_1__0\ : label is "soft_lutpair326";
  attribute srl_bus_name of \mem_reg[5][4]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][4]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][4]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][4]_srl6_i_1__0\ : label is "soft_lutpair349";
  attribute srl_bus_name of \mem_reg[5][50]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][50]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][50]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][50]_srl6_i_1__0\ : label is "soft_lutpair326";
  attribute srl_bus_name of \mem_reg[5][51]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][51]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][51]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][51]_srl6_i_1__0\ : label is "soft_lutpair325";
  attribute srl_bus_name of \mem_reg[5][52]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][52]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][52]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][52]_srl6_i_1__0\ : label is "soft_lutpair325";
  attribute srl_bus_name of \mem_reg[5][53]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][53]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][53]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][53]_srl6_i_1__0\ : label is "soft_lutpair324";
  attribute srl_bus_name of \mem_reg[5][54]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][54]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][54]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][54]_srl6_i_1__0\ : label is "soft_lutpair324";
  attribute srl_bus_name of \mem_reg[5][55]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][55]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][55]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][55]_srl6_i_1__0\ : label is "soft_lutpair323";
  attribute srl_bus_name of \mem_reg[5][56]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][56]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][56]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][56]_srl6_i_1__0\ : label is "soft_lutpair323";
  attribute srl_bus_name of \mem_reg[5][57]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][57]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][57]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][57]_srl6_i_1__0\ : label is "soft_lutpair322";
  attribute srl_bus_name of \mem_reg[5][58]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][58]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][58]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][58]_srl6_i_1__0\ : label is "soft_lutpair322";
  attribute srl_bus_name of \mem_reg[5][59]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][59]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][59]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][59]_srl6_i_1__0\ : label is "soft_lutpair321";
  attribute srl_bus_name of \mem_reg[5][5]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][5]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][5]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][5]_srl6_i_1__0\ : label is "soft_lutpair348";
  attribute srl_bus_name of \mem_reg[5][60]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][60]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][60]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][60]_srl6_i_1__0\ : label is "soft_lutpair321";
  attribute srl_bus_name of \mem_reg[5][61]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][61]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][61]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][61]_srl6_i_1__0\ : label is "soft_lutpair320";
  attribute srl_bus_name of \mem_reg[5][62]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][62]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][62]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][62]_srl6_i_1__0\ : label is "soft_lutpair320";
  attribute srl_bus_name of \mem_reg[5][63]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][63]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][63]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][63]_srl6_i_1__0\ : label is "soft_lutpair319";
  attribute srl_bus_name of \mem_reg[5][6]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][6]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][6]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][6]_srl6_i_1__0\ : label is "soft_lutpair348";
  attribute srl_bus_name of \mem_reg[5][70]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][70]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][70]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][70]_srl6_i_1\ : label is "soft_lutpair319";
  attribute srl_bus_name of \mem_reg[5][75]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][75]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][75]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][76]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][76]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][76]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][77]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][77]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][77]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][7]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][7]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][7]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][7]_srl6_i_1__0\ : label is "soft_lutpair347";
  attribute srl_bus_name of \mem_reg[5][8]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][8]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][8]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][8]_srl6_i_1__0\ : label is "soft_lutpair347";
  attribute srl_bus_name of \mem_reg[5][9]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][9]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][9]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][9]_srl6_i_1__0\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \tmp_len[10]_i_1\ : label is "soft_lutpair318";
begin
  Q(67 downto 0) <= \^q\(67 downto 0);
  \in\(0) <= \^in\(0);
  pop <= \^pop\;
  push <= \^push\;
  valid_length <= \^valid_length\;
\dout[77]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A222AAAA22222222"
    )
        port map (
      I0 => \dout_reg[0]_0\,
      I1 => \dout_reg[0]_1\,
      I2 => tmp_valid_reg,
      I3 => local_CHN_AWREADY,
      I4 => tmp_valid_reg_0,
      I5 => wrsp_ready,
      O => \^pop\
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][0]_srl6_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][10]_srl6_n_0\,
      Q => \^q\(10),
      R => SR(0)
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][11]_srl6_n_0\,
      Q => \^q\(11),
      R => SR(0)
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][12]_srl6_n_0\,
      Q => \^q\(12),
      R => SR(0)
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][13]_srl6_n_0\,
      Q => \^q\(13),
      R => SR(0)
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][14]_srl6_n_0\,
      Q => \^q\(14),
      R => SR(0)
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][15]_srl6_n_0\,
      Q => \^q\(15),
      R => SR(0)
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][16]_srl6_n_0\,
      Q => \^q\(16),
      R => SR(0)
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][17]_srl6_n_0\,
      Q => \^q\(17),
      R => SR(0)
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][18]_srl6_n_0\,
      Q => \^q\(18),
      R => SR(0)
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][19]_srl6_n_0\,
      Q => \^q\(19),
      R => SR(0)
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][1]_srl6_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][20]_srl6_n_0\,
      Q => \^q\(20),
      R => SR(0)
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][21]_srl6_n_0\,
      Q => \^q\(21),
      R => SR(0)
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][22]_srl6_n_0\,
      Q => \^q\(22),
      R => SR(0)
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][23]_srl6_n_0\,
      Q => \^q\(23),
      R => SR(0)
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][24]_srl6_n_0\,
      Q => \^q\(24),
      R => SR(0)
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][25]_srl6_n_0\,
      Q => \^q\(25),
      R => SR(0)
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][26]_srl6_n_0\,
      Q => \^q\(26),
      R => SR(0)
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][27]_srl6_n_0\,
      Q => \^q\(27),
      R => SR(0)
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][28]_srl6_n_0\,
      Q => \^q\(28),
      R => SR(0)
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][29]_srl6_n_0\,
      Q => \^q\(29),
      R => SR(0)
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][2]_srl6_n_0\,
      Q => \^q\(2),
      R => SR(0)
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][30]_srl6_n_0\,
      Q => \^q\(30),
      R => SR(0)
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][31]_srl6_n_0\,
      Q => \^q\(31),
      R => SR(0)
    );
\dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][32]_srl6_n_0\,
      Q => \^q\(32),
      R => SR(0)
    );
\dout_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][33]_srl6_n_0\,
      Q => \^q\(33),
      R => SR(0)
    );
\dout_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][34]_srl6_n_0\,
      Q => \^q\(34),
      R => SR(0)
    );
\dout_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][35]_srl6_n_0\,
      Q => \^q\(35),
      R => SR(0)
    );
\dout_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][36]_srl6_n_0\,
      Q => \^q\(36),
      R => SR(0)
    );
\dout_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][37]_srl6_n_0\,
      Q => \^q\(37),
      R => SR(0)
    );
\dout_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][38]_srl6_n_0\,
      Q => \^q\(38),
      R => SR(0)
    );
\dout_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][39]_srl6_n_0\,
      Q => \^q\(39),
      R => SR(0)
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][3]_srl6_n_0\,
      Q => \^q\(3),
      R => SR(0)
    );
\dout_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][40]_srl6_n_0\,
      Q => \^q\(40),
      R => SR(0)
    );
\dout_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][41]_srl6_n_0\,
      Q => \^q\(41),
      R => SR(0)
    );
\dout_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][42]_srl6_n_0\,
      Q => \^q\(42),
      R => SR(0)
    );
\dout_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][43]_srl6_n_0\,
      Q => \^q\(43),
      R => SR(0)
    );
\dout_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][44]_srl6_n_0\,
      Q => \^q\(44),
      R => SR(0)
    );
\dout_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][45]_srl6_n_0\,
      Q => \^q\(45),
      R => SR(0)
    );
\dout_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][46]_srl6_n_0\,
      Q => \^q\(46),
      R => SR(0)
    );
\dout_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][47]_srl6_n_0\,
      Q => \^q\(47),
      R => SR(0)
    );
\dout_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][48]_srl6_n_0\,
      Q => \^q\(48),
      R => SR(0)
    );
\dout_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][49]_srl6_n_0\,
      Q => \^q\(49),
      R => SR(0)
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][4]_srl6_n_0\,
      Q => \^q\(4),
      R => SR(0)
    );
\dout_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][50]_srl6_n_0\,
      Q => \^q\(50),
      R => SR(0)
    );
\dout_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][51]_srl6_n_0\,
      Q => \^q\(51),
      R => SR(0)
    );
\dout_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][52]_srl6_n_0\,
      Q => \^q\(52),
      R => SR(0)
    );
\dout_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][53]_srl6_n_0\,
      Q => \^q\(53),
      R => SR(0)
    );
\dout_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][54]_srl6_n_0\,
      Q => \^q\(54),
      R => SR(0)
    );
\dout_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][55]_srl6_n_0\,
      Q => \^q\(55),
      R => SR(0)
    );
\dout_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][56]_srl6_n_0\,
      Q => \^q\(56),
      R => SR(0)
    );
\dout_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][57]_srl6_n_0\,
      Q => \^q\(57),
      R => SR(0)
    );
\dout_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][58]_srl6_n_0\,
      Q => \^q\(58),
      R => SR(0)
    );
\dout_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][59]_srl6_n_0\,
      Q => \^q\(59),
      R => SR(0)
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][5]_srl6_n_0\,
      Q => \^q\(5),
      R => SR(0)
    );
\dout_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][60]_srl6_n_0\,
      Q => \^q\(60),
      R => SR(0)
    );
\dout_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][61]_srl6_n_0\,
      Q => \^q\(61),
      R => SR(0)
    );
\dout_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][62]_srl6_n_0\,
      Q => \^q\(62),
      R => SR(0)
    );
\dout_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][63]_srl6_n_0\,
      Q => \^q\(63),
      R => SR(0)
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][6]_srl6_n_0\,
      Q => \^q\(6),
      R => SR(0)
    );
\dout_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][70]_srl6_n_0\,
      Q => \^q\(64),
      R => SR(0)
    );
\dout_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][75]_srl6_n_0\,
      Q => \^q\(65),
      R => SR(0)
    );
\dout_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][76]_srl6_n_0\,
      Q => \^q\(66),
      R => SR(0)
    );
\dout_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][77]_srl6_n_0\,
      Q => \^q\(67),
      R => SR(0)
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][7]_srl6_n_0\,
      Q => \^q\(7),
      R => SR(0)
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][8]_srl6_n_0\,
      Q => \^q\(8),
      R => SR(0)
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][9]_srl6_n_0\,
      Q => \^q\(9),
      R => SR(0)
    );
\mem_reg[14][0]_srl15_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(65),
      I1 => \^q\(67),
      I2 => \^q\(66),
      I3 => \^q\(64),
      O => \^valid_length\
    );
\mem_reg[5][0]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(0),
      Q => \mem_reg[5][0]_srl6_n_0\
    );
\mem_reg[5][0]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      O => \^push\
    );
\mem_reg[5][0]_srl6_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(0),
      O => gmem_0_AWADDR(0)
    );
\mem_reg[5][10]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(10),
      Q => \mem_reg[5][10]_srl6_n_0\
    );
\mem_reg[5][10]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(10),
      O => gmem_0_AWADDR(10)
    );
\mem_reg[5][11]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(11),
      Q => \mem_reg[5][11]_srl6_n_0\
    );
\mem_reg[5][11]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(11),
      O => gmem_0_AWADDR(11)
    );
\mem_reg[5][12]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(12),
      Q => \mem_reg[5][12]_srl6_n_0\
    );
\mem_reg[5][12]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(12),
      O => gmem_0_AWADDR(12)
    );
\mem_reg[5][13]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(13),
      Q => \mem_reg[5][13]_srl6_n_0\
    );
\mem_reg[5][13]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(13),
      O => gmem_0_AWADDR(13)
    );
\mem_reg[5][14]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(14),
      Q => \mem_reg[5][14]_srl6_n_0\
    );
\mem_reg[5][14]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(14),
      O => gmem_0_AWADDR(14)
    );
\mem_reg[5][15]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(15),
      Q => \mem_reg[5][15]_srl6_n_0\
    );
\mem_reg[5][15]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(15),
      O => gmem_0_AWADDR(15)
    );
\mem_reg[5][16]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(16),
      Q => \mem_reg[5][16]_srl6_n_0\
    );
\mem_reg[5][16]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(16),
      O => gmem_0_AWADDR(16)
    );
\mem_reg[5][17]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(17),
      Q => \mem_reg[5][17]_srl6_n_0\
    );
\mem_reg[5][17]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(17),
      O => gmem_0_AWADDR(17)
    );
\mem_reg[5][18]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(18),
      Q => \mem_reg[5][18]_srl6_n_0\
    );
\mem_reg[5][18]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(18),
      O => gmem_0_AWADDR(18)
    );
\mem_reg[5][19]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(19),
      Q => \mem_reg[5][19]_srl6_n_0\
    );
\mem_reg[5][19]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(19),
      O => gmem_0_AWADDR(19)
    );
\mem_reg[5][1]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(1),
      Q => \mem_reg[5][1]_srl6_n_0\
    );
\mem_reg[5][1]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(1),
      O => gmem_0_AWADDR(1)
    );
\mem_reg[5][20]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(20),
      Q => \mem_reg[5][20]_srl6_n_0\
    );
\mem_reg[5][20]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(20),
      O => gmem_0_AWADDR(20)
    );
\mem_reg[5][21]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(21),
      Q => \mem_reg[5][21]_srl6_n_0\
    );
\mem_reg[5][21]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(21),
      O => gmem_0_AWADDR(21)
    );
\mem_reg[5][22]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(22),
      Q => \mem_reg[5][22]_srl6_n_0\
    );
\mem_reg[5][22]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(22),
      O => gmem_0_AWADDR(22)
    );
\mem_reg[5][23]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(23),
      Q => \mem_reg[5][23]_srl6_n_0\
    );
\mem_reg[5][23]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(23),
      O => gmem_0_AWADDR(23)
    );
\mem_reg[5][24]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(24),
      Q => \mem_reg[5][24]_srl6_n_0\
    );
\mem_reg[5][24]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(24),
      O => gmem_0_AWADDR(24)
    );
\mem_reg[5][25]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(25),
      Q => \mem_reg[5][25]_srl6_n_0\
    );
\mem_reg[5][25]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(25),
      O => gmem_0_AWADDR(25)
    );
\mem_reg[5][26]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(26),
      Q => \mem_reg[5][26]_srl6_n_0\
    );
\mem_reg[5][26]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(26),
      O => gmem_0_AWADDR(26)
    );
\mem_reg[5][27]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(27),
      Q => \mem_reg[5][27]_srl6_n_0\
    );
\mem_reg[5][27]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(27),
      O => gmem_0_AWADDR(27)
    );
\mem_reg[5][28]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(28),
      Q => \mem_reg[5][28]_srl6_n_0\
    );
\mem_reg[5][28]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(28),
      O => gmem_0_AWADDR(28)
    );
\mem_reg[5][29]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(29),
      Q => \mem_reg[5][29]_srl6_n_0\
    );
\mem_reg[5][29]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(29),
      O => gmem_0_AWADDR(29)
    );
\mem_reg[5][2]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(2),
      Q => \mem_reg[5][2]_srl6_n_0\
    );
\mem_reg[5][2]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(2),
      O => gmem_0_AWADDR(2)
    );
\mem_reg[5][30]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(30),
      Q => \mem_reg[5][30]_srl6_n_0\
    );
\mem_reg[5][30]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(30),
      O => gmem_0_AWADDR(30)
    );
\mem_reg[5][31]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(31),
      Q => \mem_reg[5][31]_srl6_n_0\
    );
\mem_reg[5][31]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(31),
      O => gmem_0_AWADDR(31)
    );
\mem_reg[5][32]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(32),
      Q => \mem_reg[5][32]_srl6_n_0\
    );
\mem_reg[5][32]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(32),
      O => gmem_0_AWADDR(32)
    );
\mem_reg[5][33]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(33),
      Q => \mem_reg[5][33]_srl6_n_0\
    );
\mem_reg[5][33]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(33),
      O => gmem_0_AWADDR(33)
    );
\mem_reg[5][34]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(34),
      Q => \mem_reg[5][34]_srl6_n_0\
    );
\mem_reg[5][34]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(34),
      O => gmem_0_AWADDR(34)
    );
\mem_reg[5][35]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(35),
      Q => \mem_reg[5][35]_srl6_n_0\
    );
\mem_reg[5][35]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(35),
      O => gmem_0_AWADDR(35)
    );
\mem_reg[5][36]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(36),
      Q => \mem_reg[5][36]_srl6_n_0\
    );
\mem_reg[5][36]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(36),
      O => gmem_0_AWADDR(36)
    );
\mem_reg[5][37]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(37),
      Q => \mem_reg[5][37]_srl6_n_0\
    );
\mem_reg[5][37]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(37),
      O => gmem_0_AWADDR(37)
    );
\mem_reg[5][38]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(38),
      Q => \mem_reg[5][38]_srl6_n_0\
    );
\mem_reg[5][38]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(38),
      O => gmem_0_AWADDR(38)
    );
\mem_reg[5][39]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(39),
      Q => \mem_reg[5][39]_srl6_n_0\
    );
\mem_reg[5][39]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(39),
      O => gmem_0_AWADDR(39)
    );
\mem_reg[5][3]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(3),
      Q => \mem_reg[5][3]_srl6_n_0\
    );
\mem_reg[5][3]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(3),
      O => gmem_0_AWADDR(3)
    );
\mem_reg[5][40]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(40),
      Q => \mem_reg[5][40]_srl6_n_0\
    );
\mem_reg[5][40]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(40),
      O => gmem_0_AWADDR(40)
    );
\mem_reg[5][41]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(41),
      Q => \mem_reg[5][41]_srl6_n_0\
    );
\mem_reg[5][41]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(41),
      O => gmem_0_AWADDR(41)
    );
\mem_reg[5][42]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(42),
      Q => \mem_reg[5][42]_srl6_n_0\
    );
\mem_reg[5][42]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(42),
      O => gmem_0_AWADDR(42)
    );
\mem_reg[5][43]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(43),
      Q => \mem_reg[5][43]_srl6_n_0\
    );
\mem_reg[5][43]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(43),
      O => gmem_0_AWADDR(43)
    );
\mem_reg[5][44]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(44),
      Q => \mem_reg[5][44]_srl6_n_0\
    );
\mem_reg[5][44]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(44),
      O => gmem_0_AWADDR(44)
    );
\mem_reg[5][45]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(45),
      Q => \mem_reg[5][45]_srl6_n_0\
    );
\mem_reg[5][45]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(45),
      O => gmem_0_AWADDR(45)
    );
\mem_reg[5][46]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(46),
      Q => \mem_reg[5][46]_srl6_n_0\
    );
\mem_reg[5][46]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(46),
      O => gmem_0_AWADDR(46)
    );
\mem_reg[5][47]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(47),
      Q => \mem_reg[5][47]_srl6_n_0\
    );
\mem_reg[5][47]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(47),
      O => gmem_0_AWADDR(47)
    );
\mem_reg[5][48]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(48),
      Q => \mem_reg[5][48]_srl6_n_0\
    );
\mem_reg[5][48]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(48),
      O => gmem_0_AWADDR(48)
    );
\mem_reg[5][49]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(49),
      Q => \mem_reg[5][49]_srl6_n_0\
    );
\mem_reg[5][49]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(49),
      O => gmem_0_AWADDR(49)
    );
\mem_reg[5][4]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(4),
      Q => \mem_reg[5][4]_srl6_n_0\
    );
\mem_reg[5][4]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(4),
      O => gmem_0_AWADDR(4)
    );
\mem_reg[5][50]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(50),
      Q => \mem_reg[5][50]_srl6_n_0\
    );
\mem_reg[5][50]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(50),
      O => gmem_0_AWADDR(50)
    );
\mem_reg[5][51]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(51),
      Q => \mem_reg[5][51]_srl6_n_0\
    );
\mem_reg[5][51]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(51),
      O => gmem_0_AWADDR(51)
    );
\mem_reg[5][52]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(52),
      Q => \mem_reg[5][52]_srl6_n_0\
    );
\mem_reg[5][52]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(52),
      O => gmem_0_AWADDR(52)
    );
\mem_reg[5][53]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(53),
      Q => \mem_reg[5][53]_srl6_n_0\
    );
\mem_reg[5][53]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(53),
      O => gmem_0_AWADDR(53)
    );
\mem_reg[5][54]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(54),
      Q => \mem_reg[5][54]_srl6_n_0\
    );
\mem_reg[5][54]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(54),
      O => gmem_0_AWADDR(54)
    );
\mem_reg[5][55]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(55),
      Q => \mem_reg[5][55]_srl6_n_0\
    );
\mem_reg[5][55]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(55),
      O => gmem_0_AWADDR(55)
    );
\mem_reg[5][56]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(56),
      Q => \mem_reg[5][56]_srl6_n_0\
    );
\mem_reg[5][56]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(56),
      O => gmem_0_AWADDR(56)
    );
\mem_reg[5][57]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(57),
      Q => \mem_reg[5][57]_srl6_n_0\
    );
\mem_reg[5][57]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(57),
      O => gmem_0_AWADDR(57)
    );
\mem_reg[5][58]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(58),
      Q => \mem_reg[5][58]_srl6_n_0\
    );
\mem_reg[5][58]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(58),
      O => gmem_0_AWADDR(58)
    );
\mem_reg[5][59]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(59),
      Q => \mem_reg[5][59]_srl6_n_0\
    );
\mem_reg[5][59]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(59),
      O => gmem_0_AWADDR(59)
    );
\mem_reg[5][5]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(5),
      Q => \mem_reg[5][5]_srl6_n_0\
    );
\mem_reg[5][5]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(5),
      O => gmem_0_AWADDR(5)
    );
\mem_reg[5][60]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(60),
      Q => \mem_reg[5][60]_srl6_n_0\
    );
\mem_reg[5][60]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(60),
      O => gmem_0_AWADDR(60)
    );
\mem_reg[5][61]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(61),
      Q => \mem_reg[5][61]_srl6_n_0\
    );
\mem_reg[5][61]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(61),
      O => gmem_0_AWADDR(61)
    );
\mem_reg[5][62]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(62),
      Q => \mem_reg[5][62]_srl6_n_0\
    );
\mem_reg[5][62]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(62),
      O => gmem_0_AWADDR(62)
    );
\mem_reg[5][63]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(63),
      Q => \mem_reg[5][63]_srl6_n_0\
    );
\mem_reg[5][63]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(63),
      O => gmem_0_AWADDR(63)
    );
\mem_reg[5][6]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(6),
      Q => \mem_reg[5][6]_srl6_n_0\
    );
\mem_reg[5][6]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(6),
      O => gmem_0_AWADDR(6)
    );
\mem_reg[5][70]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \^in\(0),
      Q => \mem_reg[5][70]_srl6_n_0\
    );
\mem_reg[5][70]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gmem_0_AWREADY,
      I1 => \ap_CS_fsm_reg[26]\(0),
      O => \^in\(0)
    );
\mem_reg[5][75]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \^in\(0),
      Q => \mem_reg[5][75]_srl6_n_0\
    );
\mem_reg[5][76]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \^in\(0),
      Q => \mem_reg[5][76]_srl6_n_0\
    );
\mem_reg[5][77]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \^in\(0),
      Q => \mem_reg[5][77]_srl6_n_0\
    );
\mem_reg[5][7]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(7),
      Q => \mem_reg[5][7]_srl6_n_0\
    );
\mem_reg[5][7]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(7),
      O => gmem_0_AWADDR(7)
    );
\mem_reg[5][8]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(8),
      Q => \mem_reg[5][8]_srl6_n_0\
    );
\mem_reg[5][8]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(8),
      O => gmem_0_AWADDR(8)
    );
\mem_reg[5][9]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[77]_0\,
      A1 => \dout_reg[77]_1\,
      A2 => \dout_reg[77]_2\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_AWADDR(9),
      Q => \mem_reg[5][9]_srl6_n_0\
    );
\mem_reg[5][9]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(0),
      I1 => gmem_0_AWREADY,
      I2 => \dout_reg[63]_0\(9),
      O => gmem_0_AWADDR(9)
    );
tmp_len0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(67),
      O => S(2)
    );
tmp_len0_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(66),
      O => S(1)
    );
tmp_len0_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(65),
      O => S(0)
    );
\tmp_len[10]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(64),
      O => D(0)
    );
tmp_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FFFFFF80808080"
    )
        port map (
      I0 => \^valid_length\,
      I1 => \dout_reg[0]_1\,
      I2 => wrsp_ready,
      I3 => tmp_valid_reg,
      I4 => local_CHN_AWREADY,
      I5 => tmp_valid_reg_0,
      O => dout_vld_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized2_45\ is
  port (
    push : out STD_LOGIC;
    pop : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dout_reg[78]_0\ : out STD_LOGIC_VECTOR ( 66 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[78]_1\ : out STD_LOGIC;
    full_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[12]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dout_reg[0]_0\ : in STD_LOGIC;
    rreq_valid : in STD_LOGIC;
    tmp_valid_reg : in STD_LOGIC;
    local_CHN_ARREADY : in STD_LOGIC;
    \dout_reg[0]_1\ : in STD_LOGIC;
    \ready_for_rreq0__0\ : in STD_LOGIC;
    \dout_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \dout_reg[63]_1\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \dout_reg[78]_2\ : in STD_LOGIC;
    \dout_reg[78]_3\ : in STD_LOGIC;
    \dout_reg[78]_4\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized2_45\ : entity is "depthwise_conv_gmem_m_axi_srl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized2_45\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized2_45\ is
  signal \^dout_reg[78]_0\ : STD_LOGIC_VECTOR ( 66 downto 0 );
  signal \^full_n_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal gmem_0_ARADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal gmem_0_ARLEN : STD_LOGIC_VECTOR ( 14 to 14 );
  signal \mem_reg[5][0]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][10]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][11]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][12]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][13]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][14]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][15]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][16]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][17]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][18]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][19]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][1]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][20]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][21]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][22]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][23]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][24]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][25]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][26]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][27]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][28]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][29]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][2]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][30]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][31]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][32]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][33]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][34]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][35]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][36]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][37]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][38]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][39]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][3]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][40]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][41]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][42]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][43]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][44]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][45]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][46]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][47]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][48]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][49]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][4]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][50]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][51]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][52]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][53]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][54]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][55]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][56]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][57]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][58]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][59]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][5]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][60]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][61]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][62]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][63]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][68]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][6]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][71]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][78]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][7]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][8]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][9]_srl6_n_0\ : STD_LOGIC;
  signal \^pop\ : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[5][0]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[5][0]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][10]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][10]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][11]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][11]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][12]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][12]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][13]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][13]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][13]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][14]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][14]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][14]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][15]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][15]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][15]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][16]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][16]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][16]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][17]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][17]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][17]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][18]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][18]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][18]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][19]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][19]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][19]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][1]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][1]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][1]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][20]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][20]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][20]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][21]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][21]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][21]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][22]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][22]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][22]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][23]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][23]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][23]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][24]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][24]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][24]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][25]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][25]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][25]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][26]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][26]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][26]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][27]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][27]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][27]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][28]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][28]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][28]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][29]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][29]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][29]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][2]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][2]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][2]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][30]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][30]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][30]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][31]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][31]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][31]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][32]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][32]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][32]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][33]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][33]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][33]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][34]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][34]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][34]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][35]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][35]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][35]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][36]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][36]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][36]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][37]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][37]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][37]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][38]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][38]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][38]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][39]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][39]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][39]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][3]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][3]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][3]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][40]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][40]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][40]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][41]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][41]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][41]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][42]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][42]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][42]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][43]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][43]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][43]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][44]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][44]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][44]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][45]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][45]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][45]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][46]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][46]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][46]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][47]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][47]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][47]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][48]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][48]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][48]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][49]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][49]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][49]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][4]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][4]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][4]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][50]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][50]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][50]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][51]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][51]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][51]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][52]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][52]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][52]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][53]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][53]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][53]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][54]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][54]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][54]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][55]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][55]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][55]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][56]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][56]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][56]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][57]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][57]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][57]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][58]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][58]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][58]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][59]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][59]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][59]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][5]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][5]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][5]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][60]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][60]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][60]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][61]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][61]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][61]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][62]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][62]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][62]_srl6 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mem_reg[5][62]_srl6_i_1\ : label is "soft_lutpair290";
  attribute srl_bus_name of \mem_reg[5][63]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][63]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][63]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][63]_srl6_i_1\ : label is "soft_lutpair289";
  attribute srl_bus_name of \mem_reg[5][68]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][68]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][68]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][68]_srl6_i_1\ : label is "soft_lutpair290";
  attribute srl_bus_name of \mem_reg[5][6]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][6]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][6]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][71]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][71]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][71]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][78]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][78]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][78]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][78]_srl6_i_1\ : label is "soft_lutpair289";
  attribute srl_bus_name of \mem_reg[5][7]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][7]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][7]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][8]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][8]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][8]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][9]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][9]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][9]_srl6 ";
begin
  \dout_reg[78]_0\(66 downto 0) <= \^dout_reg[78]_0\(66 downto 0);
  full_n_reg(0) <= \^full_n_reg\(0);
  pop <= \^pop\;
  push <= \^push\;
\dout[78]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA2A2A2A"
    )
        port map (
      I0 => \dout_reg[0]_0\,
      I1 => rreq_valid,
      I2 => tmp_valid_reg,
      I3 => local_CHN_ARREADY,
      I4 => \dout_reg[0]_1\,
      O => \^pop\
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][0]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(0),
      R => SR(0)
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][10]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(10),
      R => SR(0)
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][11]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(11),
      R => SR(0)
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][12]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(12),
      R => SR(0)
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][13]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(13),
      R => SR(0)
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][14]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(14),
      R => SR(0)
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][15]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(15),
      R => SR(0)
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][16]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(16),
      R => SR(0)
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][17]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(17),
      R => SR(0)
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][18]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(18),
      R => SR(0)
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][19]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(19),
      R => SR(0)
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][1]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(1),
      R => SR(0)
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][20]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(20),
      R => SR(0)
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][21]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(21),
      R => SR(0)
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][22]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(22),
      R => SR(0)
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][23]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(23),
      R => SR(0)
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][24]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(24),
      R => SR(0)
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][25]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(25),
      R => SR(0)
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][26]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(26),
      R => SR(0)
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][27]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(27),
      R => SR(0)
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][28]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(28),
      R => SR(0)
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][29]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(29),
      R => SR(0)
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][2]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(2),
      R => SR(0)
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][30]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(30),
      R => SR(0)
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][31]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(31),
      R => SR(0)
    );
\dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][32]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(32),
      R => SR(0)
    );
\dout_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][33]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(33),
      R => SR(0)
    );
\dout_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][34]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(34),
      R => SR(0)
    );
\dout_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][35]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(35),
      R => SR(0)
    );
\dout_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][36]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(36),
      R => SR(0)
    );
\dout_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][37]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(37),
      R => SR(0)
    );
\dout_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][38]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(38),
      R => SR(0)
    );
\dout_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][39]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(39),
      R => SR(0)
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][3]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(3),
      R => SR(0)
    );
\dout_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][40]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(40),
      R => SR(0)
    );
\dout_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][41]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(41),
      R => SR(0)
    );
\dout_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][42]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(42),
      R => SR(0)
    );
\dout_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][43]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(43),
      R => SR(0)
    );
\dout_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][44]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(44),
      R => SR(0)
    );
\dout_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][45]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(45),
      R => SR(0)
    );
\dout_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][46]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(46),
      R => SR(0)
    );
\dout_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][47]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(47),
      R => SR(0)
    );
\dout_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][48]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(48),
      R => SR(0)
    );
\dout_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][49]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(49),
      R => SR(0)
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][4]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(4),
      R => SR(0)
    );
\dout_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][50]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(50),
      R => SR(0)
    );
\dout_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][51]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(51),
      R => SR(0)
    );
\dout_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][52]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(52),
      R => SR(0)
    );
\dout_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][53]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(53),
      R => SR(0)
    );
\dout_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][54]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(54),
      R => SR(0)
    );
\dout_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][55]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(55),
      R => SR(0)
    );
\dout_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][56]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(56),
      R => SR(0)
    );
\dout_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][57]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(57),
      R => SR(0)
    );
\dout_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][58]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(58),
      R => SR(0)
    );
\dout_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][59]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(59),
      R => SR(0)
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][5]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(5),
      R => SR(0)
    );
\dout_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][60]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(60),
      R => SR(0)
    );
\dout_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][61]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(61),
      R => SR(0)
    );
\dout_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][62]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(62),
      R => SR(0)
    );
\dout_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][63]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(63),
      R => SR(0)
    );
\dout_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][68]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(64),
      R => SR(0)
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][6]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(6),
      R => SR(0)
    );
\dout_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][71]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(65),
      R => SR(0)
    );
\dout_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][78]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(66),
      R => SR(0)
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][7]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(7),
      R => SR(0)
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][8]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(8),
      R => SR(0)
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][9]_srl6_n_0\,
      Q => \^dout_reg[78]_0\(9),
      R => SR(0)
    );
\mem_reg[5][0]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(0),
      Q => \mem_reg[5][0]_srl6_n_0\
    );
\mem_reg[5][0]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[12]\,
      I1 => Q(0),
      I2 => Q(1),
      O => \^push\
    );
\mem_reg[5][0]_srl6_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(0),
      I1 => \dout_reg[63]_1\(0),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(0)
    );
\mem_reg[5][10]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(10),
      Q => \mem_reg[5][10]_srl6_n_0\
    );
\mem_reg[5][10]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(10),
      I1 => \dout_reg[63]_1\(10),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(10)
    );
\mem_reg[5][11]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(11),
      Q => \mem_reg[5][11]_srl6_n_0\
    );
\mem_reg[5][11]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(11),
      I1 => \dout_reg[63]_1\(11),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(11)
    );
\mem_reg[5][12]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(12),
      Q => \mem_reg[5][12]_srl6_n_0\
    );
\mem_reg[5][12]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(12),
      I1 => \dout_reg[63]_1\(12),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(12)
    );
\mem_reg[5][13]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(13),
      Q => \mem_reg[5][13]_srl6_n_0\
    );
\mem_reg[5][13]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(13),
      I1 => \dout_reg[63]_1\(13),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(13)
    );
\mem_reg[5][14]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(14),
      Q => \mem_reg[5][14]_srl6_n_0\
    );
\mem_reg[5][14]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(14),
      I1 => \dout_reg[63]_1\(14),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(14)
    );
\mem_reg[5][15]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(15),
      Q => \mem_reg[5][15]_srl6_n_0\
    );
\mem_reg[5][15]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(15),
      I1 => \dout_reg[63]_1\(15),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(15)
    );
\mem_reg[5][16]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(16),
      Q => \mem_reg[5][16]_srl6_n_0\
    );
\mem_reg[5][16]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(16),
      I1 => \dout_reg[63]_1\(16),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(16)
    );
\mem_reg[5][17]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(17),
      Q => \mem_reg[5][17]_srl6_n_0\
    );
\mem_reg[5][17]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(17),
      I1 => \dout_reg[63]_1\(17),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(17)
    );
\mem_reg[5][18]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(18),
      Q => \mem_reg[5][18]_srl6_n_0\
    );
\mem_reg[5][18]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(18),
      I1 => \dout_reg[63]_1\(18),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(18)
    );
\mem_reg[5][19]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(19),
      Q => \mem_reg[5][19]_srl6_n_0\
    );
\mem_reg[5][19]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(19),
      I1 => \dout_reg[63]_1\(19),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(19)
    );
\mem_reg[5][1]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(1),
      Q => \mem_reg[5][1]_srl6_n_0\
    );
\mem_reg[5][1]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(1),
      I1 => \dout_reg[63]_1\(1),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(1)
    );
\mem_reg[5][20]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(20),
      Q => \mem_reg[5][20]_srl6_n_0\
    );
\mem_reg[5][20]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(20),
      I1 => \dout_reg[63]_1\(20),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(20)
    );
\mem_reg[5][21]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(21),
      Q => \mem_reg[5][21]_srl6_n_0\
    );
\mem_reg[5][21]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(21),
      I1 => \dout_reg[63]_1\(21),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(21)
    );
\mem_reg[5][22]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(22),
      Q => \mem_reg[5][22]_srl6_n_0\
    );
\mem_reg[5][22]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(22),
      I1 => \dout_reg[63]_1\(22),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(22)
    );
\mem_reg[5][23]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(23),
      Q => \mem_reg[5][23]_srl6_n_0\
    );
\mem_reg[5][23]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(23),
      I1 => \dout_reg[63]_1\(23),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(23)
    );
\mem_reg[5][24]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(24),
      Q => \mem_reg[5][24]_srl6_n_0\
    );
\mem_reg[5][24]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(24),
      I1 => \dout_reg[63]_1\(24),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(24)
    );
\mem_reg[5][25]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(25),
      Q => \mem_reg[5][25]_srl6_n_0\
    );
\mem_reg[5][25]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(25),
      I1 => \dout_reg[63]_1\(25),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(25)
    );
\mem_reg[5][26]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(26),
      Q => \mem_reg[5][26]_srl6_n_0\
    );
\mem_reg[5][26]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(26),
      I1 => \dout_reg[63]_1\(26),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(26)
    );
\mem_reg[5][27]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(27),
      Q => \mem_reg[5][27]_srl6_n_0\
    );
\mem_reg[5][27]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(27),
      I1 => \dout_reg[63]_1\(27),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(27)
    );
\mem_reg[5][28]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(28),
      Q => \mem_reg[5][28]_srl6_n_0\
    );
\mem_reg[5][28]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(28),
      I1 => \dout_reg[63]_1\(28),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(28)
    );
\mem_reg[5][29]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(29),
      Q => \mem_reg[5][29]_srl6_n_0\
    );
\mem_reg[5][29]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(29),
      I1 => \dout_reg[63]_1\(29),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(29)
    );
\mem_reg[5][2]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(2),
      Q => \mem_reg[5][2]_srl6_n_0\
    );
\mem_reg[5][2]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(2),
      I1 => \dout_reg[63]_1\(2),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(2)
    );
\mem_reg[5][30]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(30),
      Q => \mem_reg[5][30]_srl6_n_0\
    );
\mem_reg[5][30]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(30),
      I1 => \dout_reg[63]_1\(30),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(30)
    );
\mem_reg[5][31]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(31),
      Q => \mem_reg[5][31]_srl6_n_0\
    );
\mem_reg[5][31]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(31),
      I1 => \dout_reg[63]_1\(31),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(31)
    );
\mem_reg[5][32]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(32),
      Q => \mem_reg[5][32]_srl6_n_0\
    );
\mem_reg[5][32]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(32),
      I1 => \dout_reg[63]_1\(32),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(32)
    );
\mem_reg[5][33]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(33),
      Q => \mem_reg[5][33]_srl6_n_0\
    );
\mem_reg[5][33]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(33),
      I1 => \dout_reg[63]_1\(33),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(33)
    );
\mem_reg[5][34]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(34),
      Q => \mem_reg[5][34]_srl6_n_0\
    );
\mem_reg[5][34]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(34),
      I1 => \dout_reg[63]_1\(34),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(34)
    );
\mem_reg[5][35]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(35),
      Q => \mem_reg[5][35]_srl6_n_0\
    );
\mem_reg[5][35]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(35),
      I1 => \dout_reg[63]_1\(35),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(35)
    );
\mem_reg[5][36]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(36),
      Q => \mem_reg[5][36]_srl6_n_0\
    );
\mem_reg[5][36]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(36),
      I1 => \dout_reg[63]_1\(36),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(36)
    );
\mem_reg[5][37]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(37),
      Q => \mem_reg[5][37]_srl6_n_0\
    );
\mem_reg[5][37]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(37),
      I1 => \dout_reg[63]_1\(37),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(37)
    );
\mem_reg[5][38]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(38),
      Q => \mem_reg[5][38]_srl6_n_0\
    );
\mem_reg[5][38]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(38),
      I1 => \dout_reg[63]_1\(38),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(38)
    );
\mem_reg[5][39]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(39),
      Q => \mem_reg[5][39]_srl6_n_0\
    );
\mem_reg[5][39]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(39),
      I1 => \dout_reg[63]_1\(39),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(39)
    );
\mem_reg[5][3]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(3),
      Q => \mem_reg[5][3]_srl6_n_0\
    );
\mem_reg[5][3]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(3),
      I1 => \dout_reg[63]_1\(3),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(3)
    );
\mem_reg[5][40]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(40),
      Q => \mem_reg[5][40]_srl6_n_0\
    );
\mem_reg[5][40]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(40),
      I1 => \dout_reg[63]_1\(40),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(40)
    );
\mem_reg[5][41]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(41),
      Q => \mem_reg[5][41]_srl6_n_0\
    );
\mem_reg[5][41]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(41),
      I1 => \dout_reg[63]_1\(41),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(41)
    );
\mem_reg[5][42]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(42),
      Q => \mem_reg[5][42]_srl6_n_0\
    );
\mem_reg[5][42]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(42),
      I1 => \dout_reg[63]_1\(42),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(42)
    );
\mem_reg[5][43]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(43),
      Q => \mem_reg[5][43]_srl6_n_0\
    );
\mem_reg[5][43]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(43),
      I1 => \dout_reg[63]_1\(43),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(43)
    );
\mem_reg[5][44]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(44),
      Q => \mem_reg[5][44]_srl6_n_0\
    );
\mem_reg[5][44]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(44),
      I1 => \dout_reg[63]_1\(44),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(44)
    );
\mem_reg[5][45]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(45),
      Q => \mem_reg[5][45]_srl6_n_0\
    );
\mem_reg[5][45]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(45),
      I1 => \dout_reg[63]_1\(45),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(45)
    );
\mem_reg[5][46]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(46),
      Q => \mem_reg[5][46]_srl6_n_0\
    );
\mem_reg[5][46]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(46),
      I1 => \dout_reg[63]_1\(46),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(46)
    );
\mem_reg[5][47]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(47),
      Q => \mem_reg[5][47]_srl6_n_0\
    );
\mem_reg[5][47]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(47),
      I1 => \dout_reg[63]_1\(47),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(47)
    );
\mem_reg[5][48]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(48),
      Q => \mem_reg[5][48]_srl6_n_0\
    );
\mem_reg[5][48]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(48),
      I1 => \dout_reg[63]_1\(48),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(48)
    );
\mem_reg[5][49]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(49),
      Q => \mem_reg[5][49]_srl6_n_0\
    );
\mem_reg[5][49]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(49),
      I1 => \dout_reg[63]_1\(49),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(49)
    );
\mem_reg[5][4]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(4),
      Q => \mem_reg[5][4]_srl6_n_0\
    );
\mem_reg[5][4]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(4),
      I1 => \dout_reg[63]_1\(4),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(4)
    );
\mem_reg[5][50]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(50),
      Q => \mem_reg[5][50]_srl6_n_0\
    );
\mem_reg[5][50]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(50),
      I1 => \dout_reg[63]_1\(50),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(50)
    );
\mem_reg[5][51]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(51),
      Q => \mem_reg[5][51]_srl6_n_0\
    );
\mem_reg[5][51]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(51),
      I1 => \dout_reg[63]_1\(51),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(51)
    );
\mem_reg[5][52]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(52),
      Q => \mem_reg[5][52]_srl6_n_0\
    );
\mem_reg[5][52]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(52),
      I1 => \dout_reg[63]_1\(52),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(52)
    );
\mem_reg[5][53]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(53),
      Q => \mem_reg[5][53]_srl6_n_0\
    );
\mem_reg[5][53]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(53),
      I1 => \dout_reg[63]_1\(53),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(53)
    );
\mem_reg[5][54]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(54),
      Q => \mem_reg[5][54]_srl6_n_0\
    );
\mem_reg[5][54]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(54),
      I1 => \dout_reg[63]_1\(54),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(54)
    );
\mem_reg[5][55]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(55),
      Q => \mem_reg[5][55]_srl6_n_0\
    );
\mem_reg[5][55]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(55),
      I1 => \dout_reg[63]_1\(55),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(55)
    );
\mem_reg[5][56]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(56),
      Q => \mem_reg[5][56]_srl6_n_0\
    );
\mem_reg[5][56]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(56),
      I1 => \dout_reg[63]_1\(56),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(56)
    );
\mem_reg[5][57]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(57),
      Q => \mem_reg[5][57]_srl6_n_0\
    );
\mem_reg[5][57]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(57),
      I1 => \dout_reg[63]_1\(57),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(57)
    );
\mem_reg[5][58]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(58),
      Q => \mem_reg[5][58]_srl6_n_0\
    );
\mem_reg[5][58]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(58),
      I1 => \dout_reg[63]_1\(58),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(58)
    );
\mem_reg[5][59]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(59),
      Q => \mem_reg[5][59]_srl6_n_0\
    );
\mem_reg[5][59]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(59),
      I1 => \dout_reg[63]_1\(59),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(59)
    );
\mem_reg[5][5]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(5),
      Q => \mem_reg[5][5]_srl6_n_0\
    );
\mem_reg[5][5]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(5),
      I1 => \dout_reg[63]_1\(5),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(5)
    );
\mem_reg[5][60]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(60),
      Q => \mem_reg[5][60]_srl6_n_0\
    );
\mem_reg[5][60]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(60),
      I1 => \dout_reg[63]_1\(60),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(60)
    );
\mem_reg[5][61]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(61),
      Q => \mem_reg[5][61]_srl6_n_0\
    );
\mem_reg[5][61]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(61),
      I1 => \dout_reg[63]_1\(61),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(61)
    );
\mem_reg[5][62]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(62),
      Q => \mem_reg[5][62]_srl6_n_0\
    );
\mem_reg[5][62]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(62),
      I1 => \dout_reg[63]_1\(62),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(62)
    );
\mem_reg[5][63]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(63),
      Q => \mem_reg[5][63]_srl6_n_0\
    );
\mem_reg[5][63]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(63),
      I1 => \dout_reg[63]_1\(63),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(63)
    );
\mem_reg[5][68]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \^full_n_reg\(0),
      Q => \mem_reg[5][68]_srl6_n_0\
    );
\mem_reg[5][68]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[12]\,
      I1 => Q(1),
      O => \^full_n_reg\(0)
    );
\mem_reg[5][6]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(6),
      Q => \mem_reg[5][6]_srl6_n_0\
    );
\mem_reg[5][6]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(6),
      I1 => \dout_reg[63]_1\(6),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(6)
    );
\mem_reg[5][71]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \^full_n_reg\(0),
      Q => \mem_reg[5][71]_srl6_n_0\
    );
\mem_reg[5][78]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARLEN(14),
      Q => \mem_reg[5][78]_srl6_n_0\
    );
\mem_reg[5][78]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Q(0),
      I1 => \ap_CS_fsm_reg[12]\,
      I2 => Q(1),
      O => gmem_0_ARLEN(14)
    );
\mem_reg[5][7]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(7),
      Q => \mem_reg[5][7]_srl6_n_0\
    );
\mem_reg[5][7]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(7),
      I1 => \dout_reg[63]_1\(7),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(7)
    );
\mem_reg[5][8]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(8),
      Q => \mem_reg[5][8]_srl6_n_0\
    );
\mem_reg[5][8]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(8),
      I1 => \dout_reg[63]_1\(8),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(8)
    );
\mem_reg[5][9]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[78]_2\,
      A1 => \dout_reg[78]_3\,
      A2 => \dout_reg[78]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => gmem_0_ARADDR(9),
      Q => \mem_reg[5][9]_srl6_n_0\
    );
\mem_reg[5][9]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => \dout_reg[63]_0\(9),
      I1 => \dout_reg[63]_1\(9),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[12]\,
      I4 => Q(1),
      O => gmem_0_ARADDR(9)
    );
\tmp_len0_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[78]_0\(66),
      O => S(1)
    );
\tmp_len0_carry_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[78]_0\(65),
      O => S(0)
    );
\tmp_len[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[78]_0\(64),
      O => D(0)
    );
\tmp_valid_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00FE00FFFFFE00"
    )
        port map (
      I0 => \^dout_reg[78]_0\(66),
      I1 => \^dout_reg[78]_0\(64),
      I2 => \^dout_reg[78]_0\(65),
      I3 => rreq_valid,
      I4 => tmp_valid_reg,
      I5 => \ready_for_rreq0__0\,
      O => \dout_reg[78]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized3\ is
  port (
    sel : out STD_LOGIC;
    \bus_wide_gen.ready_for_data__0\ : out STD_LOGIC;
    \dout_reg[35]_0\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \bus_wide_gen.data_gen[2].data_buf_reg[23]\ : in STD_LOGIC;
    \bus_wide_gen.data_gen[2].data_buf_reg[23]_0\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 35 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    pop : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized3\ : entity is "depthwise_conv_gmem_m_axi_srl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized3\ is
  signal \mem_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][10]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][11]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][12]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][13]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][14]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][15]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][16]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][17]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][18]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][19]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][1]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][20]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][21]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][22]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][23]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][24]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][25]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][26]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][27]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][28]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][29]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][2]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][30]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][31]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][32]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][33]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][34]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][35]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][3]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][4]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][5]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][6]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][7]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][8]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][9]_srl15_n_0\ : STD_LOGIC;
  signal \^sel\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][0]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][10]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][10]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][10]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][11]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][11]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][11]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][12]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][12]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][12]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][13]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][13]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][13]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][14]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][14]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][14]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][15]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][15]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][15]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][16]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][16]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][16]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][17]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][17]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][17]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][18]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][18]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][18]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][19]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][19]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][19]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][1]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][1]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][1]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][20]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][20]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][20]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][21]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][21]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][21]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][22]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][22]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][22]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][23]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][23]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][23]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][24]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][24]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][24]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][25]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][25]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][25]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][26]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][26]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][26]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][27]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][27]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][27]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][28]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][28]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][28]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][29]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][29]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][29]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][2]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][2]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][2]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][30]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][30]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][30]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][31]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][31]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][31]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][32]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][32]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][32]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][33]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][33]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][33]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][34]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][34]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][34]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][35]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][35]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][35]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][3]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][3]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][3]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][4]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][4]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][4]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][5]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][5]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][5]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][6]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][6]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][6]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][7]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][7]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][7]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][8]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][8]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][8]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][9]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][9]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][9]_srl15 ";
begin
  sel <= \^sel\;
\bus_wide_gen.data_gen[0].data_buf[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \bus_wide_gen.data_gen[2].data_buf_reg[23]\,
      I1 => \bus_wide_gen.data_gen[2].data_buf_reg[23]_0\,
      O => \bus_wide_gen.ready_for_data__0\
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][0]_srl15_n_0\,
      Q => \dout_reg[35]_0\(0),
      R => SR(0)
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][10]_srl15_n_0\,
      Q => \dout_reg[35]_0\(10),
      R => SR(0)
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][11]_srl15_n_0\,
      Q => \dout_reg[35]_0\(11),
      R => SR(0)
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][12]_srl15_n_0\,
      Q => \dout_reg[35]_0\(12),
      R => SR(0)
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][13]_srl15_n_0\,
      Q => \dout_reg[35]_0\(13),
      R => SR(0)
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][14]_srl15_n_0\,
      Q => \dout_reg[35]_0\(14),
      R => SR(0)
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][15]_srl15_n_0\,
      Q => \dout_reg[35]_0\(15),
      R => SR(0)
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][16]_srl15_n_0\,
      Q => \dout_reg[35]_0\(16),
      R => SR(0)
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][17]_srl15_n_0\,
      Q => \dout_reg[35]_0\(17),
      R => SR(0)
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][18]_srl15_n_0\,
      Q => \dout_reg[35]_0\(18),
      R => SR(0)
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][19]_srl15_n_0\,
      Q => \dout_reg[35]_0\(19),
      R => SR(0)
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][1]_srl15_n_0\,
      Q => \dout_reg[35]_0\(1),
      R => SR(0)
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][20]_srl15_n_0\,
      Q => \dout_reg[35]_0\(20),
      R => SR(0)
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][21]_srl15_n_0\,
      Q => \dout_reg[35]_0\(21),
      R => SR(0)
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][22]_srl15_n_0\,
      Q => \dout_reg[35]_0\(22),
      R => SR(0)
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][23]_srl15_n_0\,
      Q => \dout_reg[35]_0\(23),
      R => SR(0)
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][24]_srl15_n_0\,
      Q => \dout_reg[35]_0\(24),
      R => SR(0)
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][25]_srl15_n_0\,
      Q => \dout_reg[35]_0\(25),
      R => SR(0)
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][26]_srl15_n_0\,
      Q => \dout_reg[35]_0\(26),
      R => SR(0)
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][27]_srl15_n_0\,
      Q => \dout_reg[35]_0\(27),
      R => SR(0)
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][28]_srl15_n_0\,
      Q => \dout_reg[35]_0\(28),
      R => SR(0)
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][29]_srl15_n_0\,
      Q => \dout_reg[35]_0\(29),
      R => SR(0)
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][2]_srl15_n_0\,
      Q => \dout_reg[35]_0\(2),
      R => SR(0)
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][30]_srl15_n_0\,
      Q => \dout_reg[35]_0\(30),
      R => SR(0)
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][31]_srl15_n_0\,
      Q => \dout_reg[35]_0\(31),
      R => SR(0)
    );
\dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][32]_srl15_n_0\,
      Q => \dout_reg[35]_0\(32),
      R => SR(0)
    );
\dout_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][33]_srl15_n_0\,
      Q => \dout_reg[35]_0\(33),
      R => SR(0)
    );
\dout_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][34]_srl15_n_0\,
      Q => \dout_reg[35]_0\(34),
      R => SR(0)
    );
\dout_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][35]_srl15_n_0\,
      Q => \dout_reg[35]_0\(35),
      R => SR(0)
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][3]_srl15_n_0\,
      Q => \dout_reg[35]_0\(3),
      R => SR(0)
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][4]_srl15_n_0\,
      Q => \dout_reg[35]_0\(4),
      R => SR(0)
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][5]_srl15_n_0\,
      Q => \dout_reg[35]_0\(5),
      R => SR(0)
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][6]_srl15_n_0\,
      Q => \dout_reg[35]_0\(6),
      R => SR(0)
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][7]_srl15_n_0\,
      Q => \dout_reg[35]_0\(7),
      R => SR(0)
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][8]_srl15_n_0\,
      Q => \dout_reg[35]_0\(8),
      R => SR(0)
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][9]_srl15_n_0\,
      Q => \dout_reg[35]_0\(9),
      R => SR(0)
    );
\mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \mem_reg[14][0]_srl15_n_0\
    );
\mem_reg[14][0]_srl15_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \bus_wide_gen.data_gen[2].data_buf_reg[23]\,
      I1 => \bus_wide_gen.data_gen[2].data_buf_reg[23]_0\,
      O => \^sel\
    );
\mem_reg[14][10]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \mem_reg[14][10]_srl15_n_0\
    );
\mem_reg[14][11]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \mem_reg[14][11]_srl15_n_0\
    );
\mem_reg[14][12]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(12),
      Q => \mem_reg[14][12]_srl15_n_0\
    );
\mem_reg[14][13]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(13),
      Q => \mem_reg[14][13]_srl15_n_0\
    );
\mem_reg[14][14]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(14),
      Q => \mem_reg[14][14]_srl15_n_0\
    );
\mem_reg[14][15]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(15),
      Q => \mem_reg[14][15]_srl15_n_0\
    );
\mem_reg[14][16]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(16),
      Q => \mem_reg[14][16]_srl15_n_0\
    );
\mem_reg[14][17]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(17),
      Q => \mem_reg[14][17]_srl15_n_0\
    );
\mem_reg[14][18]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(18),
      Q => \mem_reg[14][18]_srl15_n_0\
    );
\mem_reg[14][19]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(19),
      Q => \mem_reg[14][19]_srl15_n_0\
    );
\mem_reg[14][1]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \mem_reg[14][1]_srl15_n_0\
    );
\mem_reg[14][20]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(20),
      Q => \mem_reg[14][20]_srl15_n_0\
    );
\mem_reg[14][21]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(21),
      Q => \mem_reg[14][21]_srl15_n_0\
    );
\mem_reg[14][22]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(22),
      Q => \mem_reg[14][22]_srl15_n_0\
    );
\mem_reg[14][23]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(23),
      Q => \mem_reg[14][23]_srl15_n_0\
    );
\mem_reg[14][24]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(24),
      Q => \mem_reg[14][24]_srl15_n_0\
    );
\mem_reg[14][25]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(25),
      Q => \mem_reg[14][25]_srl15_n_0\
    );
\mem_reg[14][26]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(26),
      Q => \mem_reg[14][26]_srl15_n_0\
    );
\mem_reg[14][27]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(27),
      Q => \mem_reg[14][27]_srl15_n_0\
    );
\mem_reg[14][28]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(28),
      Q => \mem_reg[14][28]_srl15_n_0\
    );
\mem_reg[14][29]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(29),
      Q => \mem_reg[14][29]_srl15_n_0\
    );
\mem_reg[14][2]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \mem_reg[14][2]_srl15_n_0\
    );
\mem_reg[14][30]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(30),
      Q => \mem_reg[14][30]_srl15_n_0\
    );
\mem_reg[14][31]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(31),
      Q => \mem_reg[14][31]_srl15_n_0\
    );
\mem_reg[14][32]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(32),
      Q => \mem_reg[14][32]_srl15_n_0\
    );
\mem_reg[14][33]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(33),
      Q => \mem_reg[14][33]_srl15_n_0\
    );
\mem_reg[14][34]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(34),
      Q => \mem_reg[14][34]_srl15_n_0\
    );
\mem_reg[14][35]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(35),
      Q => \mem_reg[14][35]_srl15_n_0\
    );
\mem_reg[14][3]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \mem_reg[14][3]_srl15_n_0\
    );
\mem_reg[14][4]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \mem_reg[14][4]_srl15_n_0\
    );
\mem_reg[14][5]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \mem_reg[14][5]_srl15_n_0\
    );
\mem_reg[14][6]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \mem_reg[14][6]_srl15_n_0\
    );
\mem_reg[14][7]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \mem_reg[14][7]_srl15_n_0\
    );
\mem_reg[14][8]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \mem_reg[14][8]_srl15_n_0\
    );
\mem_reg[14][9]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \mem_reg[14][9]_srl15_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized4\ is
  port (
    \dout_reg[0]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg : out STD_LOGIC;
    \raddr_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    empty_n_reg : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \num_data_cnt_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[32]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \num_data_cnt1__0\ : out STD_LOGIC;
    dout_vld_reg : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    full_n_reg_1 : out STD_LOGIC;
    valid_length : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg_2 : in STD_LOGIC;
    next_wreq : in STD_LOGIC;
    empty_n_reg_1 : in STD_LOGIC;
    wrsp_valid : in STD_LOGIC;
    \mOutPtr_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \num_data_cnt_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \dout_reg[0]_1\ : in STD_LOGIC;
    local_CHN_AWREADY : in STD_LOGIC;
    \bus_wide_gen.offset_full_n\ : in STD_LOGIC;
    wreq_valid : in STD_LOGIC;
    \num_data_cnt_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \num_data_cnt_reg[3]_0\ : in STD_LOGIC;
    dout_vld_reg_0 : in STD_LOGIC;
    dout_vld_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ost_resp_info : in STD_LOGIC;
    \empty_n1__4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized4\ : entity is "depthwise_conv_gmem_m_axi_srl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized4\ is
  signal \^dout_reg[0]_0\ : STD_LOGIC;
  signal \full_n1__4\ : STD_LOGIC;
  signal \^full_n_reg\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  signal \num_data_cnt1__0_0\ : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal raddr118_out : STD_LOGIC;
  signal \raddr[3]_i_4__1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_1__6\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__4\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__4\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__4\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_1__3\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_4\ : label is "soft_lutpair355";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/mem_reg[14][0]_srl15 ";
  attribute SOFT_HLUTNM of \num_data_cnt[2]_i_1__4\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \num_data_cnt[3]_i_1__4\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \num_data_cnt[3]_i_1__5\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \num_data_cnt[3]_i_3__0\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \num_data_cnt[4]_i_1__3\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \num_data_cnt[4]_i_3__3\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \raddr[1]_i_1__5\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \raddr[2]_i_1__4\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \raddr[3]_i_3__1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \raddr[3]_i_4__1\ : label is "soft_lutpair355";
begin
  \dout_reg[0]_0\ <= \^dout_reg[0]_0\;
  full_n_reg <= \^full_n_reg\;
\dout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2222222A2A2A2A2"
    )
        port map (
      I0 => empty_n_reg_1,
      I1 => wrsp_valid,
      I2 => dout_vld_reg_0,
      I3 => dout_vld_reg_1(0),
      I4 => ost_resp_info,
      I5 => \^dout_reg[0]_0\,
      O => pop
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][0]_srl15_n_0\,
      Q => \^dout_reg[0]_0\,
      R => SR(0)
    );
\dout_vld_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBBBBAAAAAAAA"
    )
        port map (
      I0 => empty_n_reg_1,
      I1 => dout_vld_reg_0,
      I2 => dout_vld_reg_1(0),
      I3 => ost_resp_info,
      I4 => \^dout_reg[0]_0\,
      I5 => wrsp_valid,
      O => empty_n_reg_0
    );
\empty_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF750075007500"
    )
        port map (
      I0 => \empty_n1__4\,
      I1 => \^full_n_reg\,
      I2 => wrsp_valid,
      I3 => empty_n_reg_1,
      I4 => next_wreq,
      I5 => full_n_reg_2,
      O => dout_vld_reg
    );
\full_n_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5444"
    )
        port map (
      I0 => \full_n1__4\,
      I1 => full_n_reg_2,
      I2 => wrsp_valid,
      I3 => \^full_n_reg\,
      O => full_n_reg_1
    );
\full_n_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \num_data_cnt1__0_0\,
      I1 => \num_data_cnt_reg[4]\(2),
      I2 => \num_data_cnt_reg[4]\(3),
      I3 => \num_data_cnt_reg[4]\(0),
      I4 => \num_data_cnt_reg[4]\(1),
      I5 => \num_data_cnt_reg[4]\(4),
      O => \full_n1__4\
    );
\mOutPtr[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \mOutPtr_reg[4]\(0),
      I1 => p_17_in,
      I2 => \mOutPtr_reg[4]\(1),
      O => D(0)
    );
\mOutPtr[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \mOutPtr_reg[4]\(0),
      I1 => p_17_in,
      I2 => \mOutPtr_reg[4]\(2),
      I3 => \mOutPtr_reg[4]\(1),
      O => D(1)
    );
\mOutPtr[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => p_17_in,
      I1 => \mOutPtr_reg[4]\(0),
      I2 => \mOutPtr_reg[4]\(1),
      I3 => \mOutPtr_reg[4]\(3),
      I4 => \mOutPtr_reg[4]\(2),
      O => D(2)
    );
\mOutPtr[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78788878"
    )
        port map (
      I0 => full_n_reg_2,
      I1 => next_wreq,
      I2 => empty_n_reg_1,
      I3 => wrsp_valid,
      I4 => \^full_n_reg\,
      O => E(0)
    );
\mOutPtr[4]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => \mOutPtr_reg[4]\(1),
      I1 => \mOutPtr_reg[4]\(0),
      I2 => p_17_in,
      I3 => \mOutPtr_reg[4]\(2),
      I4 => \mOutPtr_reg[4]\(4),
      I5 => \mOutPtr_reg[4]\(3),
      O => D(3)
    );
\mOutPtr[4]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80AA0000"
    )
        port map (
      I0 => dout_vld_reg_0,
      I1 => dout_vld_reg_1(0),
      I2 => ost_resp_info,
      I3 => \^dout_reg[0]_0\,
      I4 => wrsp_valid,
      O => \^full_n_reg\
    );
\mOutPtr[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08008888"
    )
        port map (
      I0 => next_wreq,
      I1 => full_n_reg_2,
      I2 => \^full_n_reg\,
      I3 => wrsp_valid,
      I4 => empty_n_reg_1,
      O => p_17_in
    );
\mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => valid_length,
      Q => \mem_reg[14][0]_srl15_n_0\
    );
\mem_reg[14][0]_srl15_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2220000"
    )
        port map (
      I0 => full_n_reg_2,
      I1 => \dout_reg[0]_1\,
      I2 => local_CHN_AWREADY,
      I3 => \bus_wide_gen.offset_full_n\,
      I4 => wreq_valid,
      O => push
    );
\num_data_cnt[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6A6A6A55959595"
    )
        port map (
      I0 => \num_data_cnt_reg[4]\(0),
      I1 => next_wreq,
      I2 => full_n_reg_2,
      I3 => \^full_n_reg\,
      I4 => wrsp_valid,
      I5 => \num_data_cnt_reg[4]\(1),
      O => \num_data_cnt_reg[1]\(0)
    );
\num_data_cnt[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \num_data_cnt_reg[4]\(0),
      I1 => \num_data_cnt1__0_0\,
      I2 => \num_data_cnt_reg[4]\(2),
      I3 => \num_data_cnt_reg[4]\(1),
      O => \num_data_cnt_reg[1]\(1)
    );
\num_data_cnt[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \num_data_cnt1__0_0\,
      I1 => \num_data_cnt_reg[4]\(0),
      I2 => \num_data_cnt_reg[4]\(1),
      I3 => \num_data_cnt_reg[4]\(3),
      I4 => \num_data_cnt_reg[4]\(2),
      O => \num_data_cnt_reg[1]\(2)
    );
\num_data_cnt[3]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^full_n_reg\,
      I1 => \num_data_cnt_reg[3]\(0),
      I2 => \num_data_cnt_reg[3]_0\,
      O => \ap_CS_fsm_reg[32]\(0)
    );
\num_data_cnt[3]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^full_n_reg\,
      I1 => \num_data_cnt_reg[3]_0\,
      I2 => \num_data_cnt_reg[3]\(0),
      O => \num_data_cnt1__0\
    );
\num_data_cnt[4]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => full_n_reg_2,
      I1 => next_wreq,
      I2 => wrsp_valid,
      I3 => \^full_n_reg\,
      O => full_n_reg_0(0)
    );
\num_data_cnt[4]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => \num_data_cnt_reg[4]\(1),
      I1 => \num_data_cnt_reg[4]\(0),
      I2 => \num_data_cnt1__0_0\,
      I3 => \num_data_cnt_reg[4]\(2),
      I4 => \num_data_cnt_reg[4]\(4),
      I5 => \num_data_cnt_reg[4]\(3),
      O => \num_data_cnt_reg[1]\(3)
    );
\num_data_cnt[4]_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => next_wreq,
      I1 => full_n_reg_2,
      I2 => \^full_n_reg\,
      I3 => wrsp_valid,
      O => \num_data_cnt1__0_0\
    );
\raddr[1]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A95"
    )
        port map (
      I0 => Q(0),
      I1 => p_17_in,
      I2 => empty_n_reg_1,
      I3 => Q(1),
      O => empty_n_reg(0)
    );
\raddr[2]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80EA15"
    )
        port map (
      I0 => Q(0),
      I1 => p_17_in,
      I2 => empty_n_reg_1,
      I3 => Q(2),
      I4 => Q(1),
      O => empty_n_reg(1)
    );
\raddr[3]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAA"
    )
        port map (
      I0 => raddr118_out,
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \raddr[3]_i_4__1_n_0\,
      O => \raddr_reg[3]\(0)
    );
\raddr[3]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFF80007"
    )
        port map (
      I0 => empty_n_reg_1,
      I1 => p_17_in,
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(2),
      O => empty_n_reg(2)
    );
\raddr[3]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_17_in,
      I1 => empty_n_reg_1,
      O => raddr118_out
    );
\raddr[3]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B0B0B0"
    )
        port map (
      I0 => \^full_n_reg\,
      I1 => wrsp_valid,
      I2 => empty_n_reg_1,
      I3 => next_wreq,
      I4 => full_n_reg_2,
      O => \raddr[3]_i_4__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized4_47\ is
  port (
    \dout_reg[0]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    full_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \raddr_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    empty_n_reg : out STD_LOGIC_VECTOR ( 2 downto 0 );
    full_n_reg_0 : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    full_n_reg_1 : out STD_LOGIC;
    push : in STD_LOGIC;
    ost_ctrl_info : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg_2 : in STD_LOGIC;
    ost_ctrl_valid : in STD_LOGIC;
    ost_resp_valid : in STD_LOGIC;
    dout_vld_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \num_data_cnt_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    empty_n_reg_1 : in STD_LOGIC;
    \mOutPtr_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ursp_ready : in STD_LOGIC;
    wrsp_type : in STD_LOGIC;
    \empty_n1__9\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized4_47\ : entity is "depthwise_conv_gmem_m_axi_srl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized4_47\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized4_47\ is
  signal \^dout_reg[0]_0\ : STD_LOGIC;
  signal \^dout_vld_reg\ : STD_LOGIC;
  signal \full_n1__4\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  signal \num_data_cnt1__0\ : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal raddr118_out : STD_LOGIC;
  signal \raddr[3]_i_4__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__6\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__6\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__6\ : label is "soft_lutpair178";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/U_fifo_srl/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/U_fifo_srl/mem_reg[14][0]_srl15 ";
  attribute SOFT_HLUTNM of \num_data_cnt[2]_i_1__6\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \num_data_cnt[3]_i_1__6\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \num_data_cnt[4]_i_1__4\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \num_data_cnt[4]_i_3__4\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \raddr[1]_i_1__6\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \raddr[2]_i_1__5\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \raddr[3]_i_3__2\ : label is "soft_lutpair181";
begin
  \dout_reg[0]_0\ <= \^dout_reg[0]_0\;
  dout_vld_reg <= \^dout_vld_reg\;
\dout[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A222AAAA22222222"
    )
        port map (
      I0 => empty_n_reg_1,
      I1 => ost_resp_valid,
      I2 => ursp_ready,
      I3 => wrsp_type,
      I4 => \^dout_reg[0]_0\,
      I5 => dout_vld_reg_0(0),
      O => pop
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][0]_srl15_n_0\,
      Q => \^dout_reg[0]_0\,
      R => SR(0)
    );
\dout_vld_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAAAAAAFFFFAAAA"
    )
        port map (
      I0 => empty_n_reg_1,
      I1 => ursp_ready,
      I2 => wrsp_type,
      I3 => \^dout_reg[0]_0\,
      I4 => ost_resp_valid,
      I5 => dout_vld_reg_0(0),
      O => empty_n_reg_0
    );
\empty_n_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7773000"
    )
        port map (
      I0 => \empty_n1__9\,
      I1 => pop,
      I2 => ost_ctrl_valid,
      I3 => full_n_reg_2,
      I4 => empty_n_reg_1,
      O => full_n_reg_0
    );
\full_n_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54444444"
    )
        port map (
      I0 => \full_n1__4\,
      I1 => full_n_reg_2,
      I2 => ost_resp_valid,
      I3 => dout_vld_reg_0(0),
      I4 => \^dout_vld_reg\,
      O => full_n_reg_1
    );
\full_n_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \num_data_cnt1__0\,
      I1 => \num_data_cnt_reg[4]\(2),
      I2 => \num_data_cnt_reg[4]\(3),
      I3 => \num_data_cnt_reg[4]\(0),
      I4 => \num_data_cnt_reg[4]\(1),
      I5 => \num_data_cnt_reg[4]\(4),
      O => \full_n1__4\
    );
\mOutPtr[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \mOutPtr_reg[4]\(0),
      I1 => p_17_in,
      I2 => \mOutPtr_reg[4]\(1),
      O => \mOutPtr_reg[1]\(0)
    );
\mOutPtr[2]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \mOutPtr_reg[4]\(0),
      I1 => p_17_in,
      I2 => \mOutPtr_reg[4]\(2),
      I3 => \mOutPtr_reg[4]\(1),
      O => \mOutPtr_reg[1]\(1)
    );
\mOutPtr[3]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => p_17_in,
      I1 => \mOutPtr_reg[4]\(0),
      I2 => \mOutPtr_reg[4]\(1),
      I3 => \mOutPtr_reg[4]\(3),
      I4 => \mOutPtr_reg[4]\(2),
      O => \mOutPtr_reg[1]\(2)
    );
\mOutPtr[4]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7878887888788878"
    )
        port map (
      I0 => full_n_reg_2,
      I1 => ost_ctrl_valid,
      I2 => empty_n_reg_1,
      I3 => ost_resp_valid,
      I4 => \^dout_vld_reg\,
      I5 => dout_vld_reg_0(0),
      O => full_n_reg(0)
    );
\mOutPtr[4]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => \mOutPtr_reg[4]\(1),
      I1 => \mOutPtr_reg[4]\(0),
      I2 => p_17_in,
      I3 => \mOutPtr_reg[4]\(2),
      I4 => \mOutPtr_reg[4]\(4),
      I5 => \mOutPtr_reg[4]\(3),
      O => \mOutPtr_reg[1]\(3)
    );
\mOutPtr[4]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888000088888888"
    )
        port map (
      I0 => ost_ctrl_valid,
      I1 => full_n_reg_2,
      I2 => dout_vld_reg_0(0),
      I3 => \^dout_vld_reg\,
      I4 => ost_resp_valid,
      I5 => empty_n_reg_1,
      O => p_17_in
    );
\mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => ost_ctrl_info,
      Q => \mem_reg[14][0]_srl15_n_0\
    );
\num_data_cnt[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \num_data_cnt_reg[4]\(0),
      I1 => \num_data_cnt1__0\,
      I2 => \num_data_cnt_reg[4]\(1),
      O => D(0)
    );
\num_data_cnt[2]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \num_data_cnt_reg[4]\(0),
      I1 => \num_data_cnt1__0\,
      I2 => \num_data_cnt_reg[4]\(2),
      I3 => \num_data_cnt_reg[4]\(1),
      O => D(1)
    );
\num_data_cnt[3]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \num_data_cnt1__0\,
      I1 => \num_data_cnt_reg[4]\(0),
      I2 => \num_data_cnt_reg[4]\(1),
      I3 => \num_data_cnt_reg[4]\(3),
      I4 => \num_data_cnt_reg[4]\(2),
      O => D(2)
    );
\num_data_cnt[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888888"
    )
        port map (
      I0 => full_n_reg_2,
      I1 => ost_ctrl_valid,
      I2 => ost_resp_valid,
      I3 => dout_vld_reg_0(0),
      I4 => \^dout_vld_reg\,
      O => E(0)
    );
\num_data_cnt[4]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => \num_data_cnt_reg[4]\(1),
      I1 => \num_data_cnt_reg[4]\(0),
      I2 => \num_data_cnt1__0\,
      I3 => \num_data_cnt_reg[4]\(2),
      I4 => \num_data_cnt_reg[4]\(4),
      I5 => \num_data_cnt_reg[4]\(3),
      O => D(3)
    );
\num_data_cnt[4]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08888888"
    )
        port map (
      I0 => ost_ctrl_valid,
      I1 => full_n_reg_2,
      I2 => \^dout_vld_reg\,
      I3 => dout_vld_reg_0(0),
      I4 => ost_resp_valid,
      O => \num_data_cnt1__0\
    );
\raddr[1]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A95"
    )
        port map (
      I0 => Q(0),
      I1 => p_17_in,
      I2 => empty_n_reg_1,
      I3 => Q(1),
      O => empty_n_reg(0)
    );
\raddr[2]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80EA15"
    )
        port map (
      I0 => Q(0),
      I1 => p_17_in,
      I2 => empty_n_reg_1,
      I3 => Q(2),
      I4 => Q(1),
      O => empty_n_reg(1)
    );
\raddr[3]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAA"
    )
        port map (
      I0 => raddr118_out,
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \raddr[3]_i_4__2_n_0\,
      O => \raddr_reg[3]\(0)
    );
\raddr[3]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFF80007"
    )
        port map (
      I0 => empty_n_reg_1,
      I1 => p_17_in,
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(2),
      O => empty_n_reg(2)
    );
\raddr[3]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_17_in,
      I1 => empty_n_reg_1,
      O => raddr118_out
    );
\raddr[3]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008F008F008F00"
    )
        port map (
      I0 => dout_vld_reg_0(0),
      I1 => \^dout_vld_reg\,
      I2 => ost_resp_valid,
      I3 => empty_n_reg_1,
      I4 => ost_ctrl_valid,
      I5 => full_n_reg_2,
      O => \raddr[3]_i_4__2_n_0\
    );
s_ready_t_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => ost_resp_valid,
      I1 => \^dout_reg[0]_0\,
      I2 => wrsp_type,
      I3 => ursp_ready,
      O => \^dout_vld_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized4_53\ is
  port (
    pop : out STD_LOGIC;
    DIPADIP : out STD_LOGIC_VECTOR ( 0 to 0 );
    push_0 : in STD_LOGIC;
    ost_ctrl_info : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[0]_0\ : in STD_LOGIC;
    ost_burst_empty_n : in STD_LOGIC;
    \dout_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    local_CHN_RREADY : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized4_53\ : entity is "depthwise_conv_gmem_m_axi_srl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized4_53\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized4_53\ is
  signal \mem_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  signal ost_burst_info : STD_LOGIC;
  signal \^pop\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 ";
begin
  pop <= \^pop\;
\dout[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2222222"
    )
        port map (
      I0 => \dout_reg[0]_0\,
      I1 => ost_burst_empty_n,
      I2 => \dout_reg[0]_1\(0),
      I3 => \dout_reg[0]_2\(0),
      I4 => local_CHN_RREADY,
      O => \^pop\
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][0]_srl15_n_0\,
      Q => ost_burst_info,
      R => SR(0)
    );
\mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push_0,
      CLK => ap_clk,
      D => ost_ctrl_info,
      Q => \mem_reg[14][0]_srl15_n_0\
    );
mem_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \dout_reg[0]_1\(0),
      I1 => ost_burst_empty_n,
      I2 => ost_burst_info,
      O => DIPADIP(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized6\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    empty_n_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \bus_wide_gen.last_split0__2\ : out STD_LOGIC;
    p_21_in : out STD_LOGIC;
    \dout_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    tmp_valid_reg : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]\ : out STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    local_CHN_ARREADY : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    empty_n_reg_1 : in STD_LOGIC;
    \raddr112_in__5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \dout_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[3]_2\ : in STD_LOGIC;
    \dout_reg[3]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[3]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[3]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.last_data__0\ : in STD_LOGIC;
    p_17_in : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]_0\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]_1\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]_2\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]_3\ : in STD_LOGIC;
    \dout_reg[3]_6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dout_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \empty_n1__6\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \bus_wide_gen.split_cnt1__0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized6\ : entity is "depthwise_conv_gmem_m_axi_srl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized6\ is
  signal \^ap_rst_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.end_offset\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^bus_wide_gen.last_split0__2\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt__5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dout_reg[3]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \dout_reg_n_0_[0]\ : STD_LOGIC;
  signal \dout_reg_n_0_[1]\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][1]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][2]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][3]_srl15_n_0\ : STD_LOGIC;
  signal p_17_in_0 : STD_LOGIC;
  signal \^p_21_in\ : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_3\ : label is "soft_lutpair270";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem_m_axi_U/load_unit_0/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem_m_axi_U/load_unit_0/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14][0]_srl15 ";
  attribute SOFT_HLUTNM of \mem_reg[14][0]_srl15_i_2__2\ : label is "soft_lutpair271";
  attribute srl_bus_name of \mem_reg[14][1]_srl15\ : label is "inst/\gmem_m_axi_U/load_unit_0/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][1]_srl15\ : label is "inst/\gmem_m_axi_U/load_unit_0/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14][1]_srl15 ";
  attribute SOFT_HLUTNM of \mem_reg[14][1]_srl15_i_1\ : label is "soft_lutpair271";
  attribute srl_bus_name of \mem_reg[14][2]_srl15\ : label is "inst/\gmem_m_axi_U/load_unit_0/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][2]_srl15\ : label is "inst/\gmem_m_axi_U/load_unit_0/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14][2]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][3]_srl15\ : label is "inst/\gmem_m_axi_U/load_unit_0/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][3]_srl15\ : label is "inst/\gmem_m_axi_U/load_unit_0/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14][3]_srl15 ";
  attribute SOFT_HLUTNM of \raddr[1]_i_1__0\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \raddr[2]_i_1\ : label is "soft_lutpair269";
begin
  ap_rst_n_0 <= \^ap_rst_n_0\;
  \bus_wide_gen.last_split0__2\ <= \^bus_wide_gen.last_split0__2\;
  \dout_reg[3]_0\(1 downto 0) <= \^dout_reg[3]_0\(1 downto 0);
  p_21_in <= \^p_21_in\;
\bus_wide_gen.first_data_pred_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D250008200000000"
    )
        port map (
      I0 => \bus_wide_gen.last_data__0\,
      I1 => \dout_reg_n_0_[1]\,
      I2 => \bus_wide_gen.split_cnt__5\(1),
      I3 => \dout_reg_n_0_[0]\,
      I4 => \bus_wide_gen.split_cnt__5\(0),
      I5 => \dout_reg[3]_4\(0),
      O => \^p_21_in\
    );
\bus_wide_gen.split_cnt_buf[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E66E2AA"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[1]_3\,
      I1 => \dout_reg[3]_4\(0),
      I2 => \^dout_reg[3]_0\(1),
      I3 => \bus_wide_gen.split_cnt1__0\,
      I4 => \bus_wide_gen.split_cnt__5\(0),
      I5 => \^ap_rst_n_0\,
      O => \bus_wide_gen.split_cnt_buf_reg[1]\
    );
\bus_wide_gen.split_cnt_buf[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => \^dout_reg[3]_0\(0),
      I1 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I2 => \dout_reg[3]_5\(0),
      I3 => \dout_reg[3]_2\,
      I4 => \bus_wide_gen.split_cnt_buf_reg[1]_1\,
      I5 => \bus_wide_gen.split_cnt_buf_reg[1]_2\,
      O => \bus_wide_gen.split_cnt__5\(0)
    );
\bus_wide_gen.split_cnt_buf[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^p_21_in\,
      I1 => ap_rst_n,
      O => \^ap_rst_n_0\
    );
\dout[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A222222222222222"
    )
        port map (
      I0 => empty_n_reg_1,
      I1 => \dout_reg[3]_2\,
      I2 => \dout_reg[3]_3\(0),
      I3 => \^bus_wide_gen.last_split0__2\,
      I4 => \dout_reg[3]_4\(0),
      I5 => \dout_reg[3]_5\(0),
      O => pop
    );
\dout[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009A0A0A0A0A0A0"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt__5\(0),
      I1 => \dout_reg_n_0_[0]\,
      I2 => \bus_wide_gen.split_cnt__5\(1),
      I3 => \dout_reg_n_0_[1]\,
      I4 => p_17_in,
      I5 => \dout_reg[3]_3\(0),
      O => \^bus_wide_gen.last_split0__2\
    );
\dout[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => \^dout_reg[3]_0\(1),
      I1 => \bus_wide_gen.split_cnt_buf_reg[1]_3\,
      I2 => \dout_reg[3]_5\(0),
      I3 => \dout_reg[3]_2\,
      I4 => \bus_wide_gen.split_cnt_buf_reg[1]_1\,
      I5 => \bus_wide_gen.split_cnt_buf_reg[1]_2\,
      O => \bus_wide_gen.split_cnt__5\(1)
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][0]_srl15_n_0\,
      Q => \dout_reg_n_0_[0]\,
      R => SR(0)
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][1]_srl15_n_0\,
      Q => \dout_reg_n_0_[1]\,
      R => SR(0)
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][2]_srl15_n_0\,
      Q => \^dout_reg[3]_0\(0),
      R => SR(0)
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][3]_srl15_n_0\,
      Q => \^dout_reg[3]_0\(1),
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777777730000000"
    )
        port map (
      I0 => \empty_n1__6\,
      I1 => pop,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => local_CHN_ARREADY,
      I4 => \mOutPtr_reg[0]\,
      I5 => empty_n_reg_1,
      O => tmp_valid_reg
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(0),
      I1 => p_17_in_0,
      I2 => Q(1),
      O => D(0)
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => Q(0),
      I1 => p_17_in_0,
      I2 => Q(2),
      I3 => Q(1),
      O => D(1)
    );
\mOutPtr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => p_17_in_0,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(3),
      I4 => Q(2),
      O => D(2)
    );
\mOutPtr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \mOutPtr_reg[0]\,
      I1 => local_CHN_ARREADY,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => pop,
      O => E(0)
    );
\mOutPtr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => p_17_in_0,
      I3 => Q(2),
      I4 => Q(4),
      I5 => Q(3),
      O => D(3)
    );
\mOutPtr[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \mOutPtr_reg[0]_0\,
      I1 => local_CHN_ARREADY,
      I2 => \mOutPtr_reg[0]\,
      I3 => pop,
      O => p_17_in_0
    );
\mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[3]_1\(0),
      A1 => \dout_reg[3]_1\(1),
      A2 => \dout_reg[3]_1\(2),
      A3 => \dout_reg[3]_1\(3),
      CE => push,
      CLK => ap_clk,
      D => \bus_wide_gen.end_offset\(0),
      Q => \mem_reg[14][0]_srl15_n_0\
    );
\mem_reg[14][0]_srl15_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \mOutPtr_reg[0]\,
      I1 => local_CHN_ARREADY,
      I2 => \mOutPtr_reg[0]_0\,
      O => push
    );
\mem_reg[14][0]_srl15_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg[3]_6\(0),
      I1 => \dout_reg[0]_0\(0),
      O => \bus_wide_gen.end_offset\(0)
    );
\mem_reg[14][1]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[3]_1\(0),
      A1 => \dout_reg[3]_1\(1),
      A2 => \dout_reg[3]_1\(2),
      A3 => \dout_reg[3]_1\(3),
      CE => push,
      CLK => ap_clk,
      D => \bus_wide_gen.end_offset\(1),
      Q => \mem_reg[14][1]_srl15_n_0\
    );
\mem_reg[14][1]_srl15_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \dout_reg[3]_6\(0),
      I1 => \dout_reg[0]_0\(0),
      I2 => \dout_reg[3]_6\(1),
      O => \bus_wide_gen.end_offset\(1)
    );
\mem_reg[14][2]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[3]_1\(0),
      A1 => \dout_reg[3]_1\(1),
      A2 => \dout_reg[3]_1\(2),
      A3 => \dout_reg[3]_1\(3),
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[3]_6\(0),
      Q => \mem_reg[14][2]_srl15_n_0\
    );
\mem_reg[14][3]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[3]_1\(0),
      A1 => \dout_reg[3]_1\(1),
      A2 => \dout_reg[3]_1\(2),
      A3 => \dout_reg[3]_1\(3),
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[3]_6\(1),
      Q => \mem_reg[14][3]_srl15_n_0\
    );
\raddr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A95"
    )
        port map (
      I0 => \dout_reg[3]_1\(0),
      I1 => p_17_in_0,
      I2 => empty_n_reg_1,
      I3 => \dout_reg[3]_1\(1),
      O => empty_n_reg_0(0)
    );
\raddr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80EA15"
    )
        port map (
      I0 => \dout_reg[3]_1\(0),
      I1 => p_17_in_0,
      I2 => empty_n_reg_1,
      I3 => \dout_reg[3]_1\(2),
      I4 => \dout_reg[3]_1\(1),
      O => empty_n_reg_0(1)
    );
\raddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AC0C0C0C0C0C0C0"
    )
        port map (
      I0 => empty_n_reg_1,
      I1 => \raddr112_in__5\,
      I2 => pop,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => local_CHN_ARREADY,
      I5 => \mOutPtr_reg[0]\,
      O => empty_n_reg(0)
    );
\raddr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFF80007"
    )
        port map (
      I0 => empty_n_reg_1,
      I1 => p_17_in_0,
      I2 => \dout_reg[3]_1\(0),
      I3 => \dout_reg[3]_1\(1),
      I4 => \dout_reg[3]_1\(3),
      I5 => \dout_reg[3]_1\(2),
      O => empty_n_reg_0(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized7\ is
  port (
    push : out STD_LOGIC;
    pop : out STD_LOGIC;
    \dout_reg[63]_0\ : out STD_LOGIC_VECTOR ( 61 downto 0 );
    \dout_reg[63]_1\ : in STD_LOGIC;
    \dout_reg[63]_2\ : in STD_LOGIC;
    \dout_reg[2]_0\ : in STD_LOGIC;
    \dout_reg[2]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_6_in : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    \dout_reg[63]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized7\ : entity is "depthwise_conv_gmem_m_axi_srl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized7\ is
  signal \mem_reg[14][10]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][11]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][12]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][13]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][14]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][15]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][16]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][17]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][18]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][19]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][20]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][21]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][22]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][23]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][24]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][25]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][26]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][27]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][28]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][29]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][2]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][30]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][31]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][32]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][33]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][34]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][35]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][36]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][37]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][38]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][39]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][3]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][40]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][41]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][42]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][43]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][44]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][45]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][46]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][47]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][48]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][49]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][4]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][50]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][51]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][52]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][53]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][54]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][55]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][56]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][57]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][58]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][59]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][5]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][60]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][61]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][62]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][63]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][6]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][7]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][8]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][9]_srl15_n_0\ : STD_LOGIC;
  signal \^pop\ : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][10]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][10]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][10]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][11]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][11]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][11]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][12]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][12]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][12]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][13]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][13]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][13]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][14]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][14]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][14]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][15]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][15]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][15]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][16]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][16]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][16]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][17]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][17]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][17]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][18]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][18]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][18]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][19]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][19]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][19]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][20]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][20]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][20]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][21]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][21]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][21]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][22]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][22]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][22]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][23]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][23]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][23]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][24]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][24]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][24]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][25]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][25]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][25]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][26]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][26]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][26]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][27]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][27]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][27]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][28]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][28]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][28]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][29]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][29]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][29]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][2]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][2]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][2]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][30]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][30]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][30]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][31]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][31]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][31]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][32]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][32]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][32]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][33]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][33]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][33]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][34]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][34]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][34]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][35]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][35]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][35]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][36]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][36]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][36]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][37]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][37]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][37]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][38]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][38]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][38]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][39]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][39]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][39]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][3]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][3]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][3]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][40]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][40]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][40]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][41]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][41]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][41]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][42]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][42]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][42]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][43]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][43]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][43]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][44]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][44]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][44]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][45]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][45]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][45]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][46]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][46]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][46]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][47]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][47]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][47]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][48]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][48]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][48]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][49]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][49]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][49]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][4]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][4]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][4]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][50]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][50]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][50]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][51]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][51]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][51]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][52]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][52]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][52]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][53]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][53]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][53]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][54]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][54]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][54]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][55]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][55]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][55]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][56]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][56]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][56]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][57]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][57]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][57]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][58]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][58]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][58]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][59]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][59]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][59]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][5]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][5]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][5]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][60]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][60]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][60]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][61]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][61]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][61]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][62]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][62]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][62]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][63]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][63]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][63]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][6]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][6]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][6]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][7]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][7]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][7]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][8]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][8]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][8]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][9]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][9]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][9]_srl15 ";
begin
  pop <= \^pop\;
  push <= \^push\;
\dout[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => \dout_reg[2]_0\,
      I1 => \dout_reg[2]_1\,
      I2 => Q(0),
      I3 => p_6_in,
      O => \^pop\
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][10]_srl15_n_0\,
      Q => \dout_reg[63]_0\(8),
      R => SR(0)
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][11]_srl15_n_0\,
      Q => \dout_reg[63]_0\(9),
      R => SR(0)
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][12]_srl15_n_0\,
      Q => \dout_reg[63]_0\(10),
      R => SR(0)
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][13]_srl15_n_0\,
      Q => \dout_reg[63]_0\(11),
      R => SR(0)
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][14]_srl15_n_0\,
      Q => \dout_reg[63]_0\(12),
      R => SR(0)
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][15]_srl15_n_0\,
      Q => \dout_reg[63]_0\(13),
      R => SR(0)
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][16]_srl15_n_0\,
      Q => \dout_reg[63]_0\(14),
      R => SR(0)
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][17]_srl15_n_0\,
      Q => \dout_reg[63]_0\(15),
      R => SR(0)
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][18]_srl15_n_0\,
      Q => \dout_reg[63]_0\(16),
      R => SR(0)
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][19]_srl15_n_0\,
      Q => \dout_reg[63]_0\(17),
      R => SR(0)
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][20]_srl15_n_0\,
      Q => \dout_reg[63]_0\(18),
      R => SR(0)
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][21]_srl15_n_0\,
      Q => \dout_reg[63]_0\(19),
      R => SR(0)
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][22]_srl15_n_0\,
      Q => \dout_reg[63]_0\(20),
      R => SR(0)
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][23]_srl15_n_0\,
      Q => \dout_reg[63]_0\(21),
      R => SR(0)
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][24]_srl15_n_0\,
      Q => \dout_reg[63]_0\(22),
      R => SR(0)
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][25]_srl15_n_0\,
      Q => \dout_reg[63]_0\(23),
      R => SR(0)
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][26]_srl15_n_0\,
      Q => \dout_reg[63]_0\(24),
      R => SR(0)
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][27]_srl15_n_0\,
      Q => \dout_reg[63]_0\(25),
      R => SR(0)
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][28]_srl15_n_0\,
      Q => \dout_reg[63]_0\(26),
      R => SR(0)
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][29]_srl15_n_0\,
      Q => \dout_reg[63]_0\(27),
      R => SR(0)
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][2]_srl15_n_0\,
      Q => \dout_reg[63]_0\(0),
      R => SR(0)
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][30]_srl15_n_0\,
      Q => \dout_reg[63]_0\(28),
      R => SR(0)
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][31]_srl15_n_0\,
      Q => \dout_reg[63]_0\(29),
      R => SR(0)
    );
\dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][32]_srl15_n_0\,
      Q => \dout_reg[63]_0\(30),
      R => SR(0)
    );
\dout_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][33]_srl15_n_0\,
      Q => \dout_reg[63]_0\(31),
      R => SR(0)
    );
\dout_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][34]_srl15_n_0\,
      Q => \dout_reg[63]_0\(32),
      R => SR(0)
    );
\dout_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][35]_srl15_n_0\,
      Q => \dout_reg[63]_0\(33),
      R => SR(0)
    );
\dout_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][36]_srl15_n_0\,
      Q => \dout_reg[63]_0\(34),
      R => SR(0)
    );
\dout_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][37]_srl15_n_0\,
      Q => \dout_reg[63]_0\(35),
      R => SR(0)
    );
\dout_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][38]_srl15_n_0\,
      Q => \dout_reg[63]_0\(36),
      R => SR(0)
    );
\dout_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][39]_srl15_n_0\,
      Q => \dout_reg[63]_0\(37),
      R => SR(0)
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][3]_srl15_n_0\,
      Q => \dout_reg[63]_0\(1),
      R => SR(0)
    );
\dout_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][40]_srl15_n_0\,
      Q => \dout_reg[63]_0\(38),
      R => SR(0)
    );
\dout_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][41]_srl15_n_0\,
      Q => \dout_reg[63]_0\(39),
      R => SR(0)
    );
\dout_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][42]_srl15_n_0\,
      Q => \dout_reg[63]_0\(40),
      R => SR(0)
    );
\dout_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][43]_srl15_n_0\,
      Q => \dout_reg[63]_0\(41),
      R => SR(0)
    );
\dout_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][44]_srl15_n_0\,
      Q => \dout_reg[63]_0\(42),
      R => SR(0)
    );
\dout_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][45]_srl15_n_0\,
      Q => \dout_reg[63]_0\(43),
      R => SR(0)
    );
\dout_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][46]_srl15_n_0\,
      Q => \dout_reg[63]_0\(44),
      R => SR(0)
    );
\dout_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][47]_srl15_n_0\,
      Q => \dout_reg[63]_0\(45),
      R => SR(0)
    );
\dout_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][48]_srl15_n_0\,
      Q => \dout_reg[63]_0\(46),
      R => SR(0)
    );
\dout_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][49]_srl15_n_0\,
      Q => \dout_reg[63]_0\(47),
      R => SR(0)
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][4]_srl15_n_0\,
      Q => \dout_reg[63]_0\(2),
      R => SR(0)
    );
\dout_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][50]_srl15_n_0\,
      Q => \dout_reg[63]_0\(48),
      R => SR(0)
    );
\dout_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][51]_srl15_n_0\,
      Q => \dout_reg[63]_0\(49),
      R => SR(0)
    );
\dout_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][52]_srl15_n_0\,
      Q => \dout_reg[63]_0\(50),
      R => SR(0)
    );
\dout_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][53]_srl15_n_0\,
      Q => \dout_reg[63]_0\(51),
      R => SR(0)
    );
\dout_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][54]_srl15_n_0\,
      Q => \dout_reg[63]_0\(52),
      R => SR(0)
    );
\dout_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][55]_srl15_n_0\,
      Q => \dout_reg[63]_0\(53),
      R => SR(0)
    );
\dout_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][56]_srl15_n_0\,
      Q => \dout_reg[63]_0\(54),
      R => SR(0)
    );
\dout_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][57]_srl15_n_0\,
      Q => \dout_reg[63]_0\(55),
      R => SR(0)
    );
\dout_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][58]_srl15_n_0\,
      Q => \dout_reg[63]_0\(56),
      R => SR(0)
    );
\dout_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][59]_srl15_n_0\,
      Q => \dout_reg[63]_0\(57),
      R => SR(0)
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][5]_srl15_n_0\,
      Q => \dout_reg[63]_0\(3),
      R => SR(0)
    );
\dout_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][60]_srl15_n_0\,
      Q => \dout_reg[63]_0\(58),
      R => SR(0)
    );
\dout_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][61]_srl15_n_0\,
      Q => \dout_reg[63]_0\(59),
      R => SR(0)
    );
\dout_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][62]_srl15_n_0\,
      Q => \dout_reg[63]_0\(60),
      R => SR(0)
    );
\dout_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][63]_srl15_n_0\,
      Q => \dout_reg[63]_0\(61),
      R => SR(0)
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][6]_srl15_n_0\,
      Q => \dout_reg[63]_0\(4),
      R => SR(0)
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][7]_srl15_n_0\,
      Q => \dout_reg[63]_0\(5),
      R => SR(0)
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][8]_srl15_n_0\,
      Q => \dout_reg[63]_0\(6),
      R => SR(0)
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][9]_srl15_n_0\,
      Q => \dout_reg[63]_0\(7),
      R => SR(0)
    );
\mem_reg[14][10]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \mem_reg[14][10]_srl15_n_0\
    );
\mem_reg[14][11]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \mem_reg[14][11]_srl15_n_0\
    );
\mem_reg[14][12]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \mem_reg[14][12]_srl15_n_0\
    );
\mem_reg[14][13]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \mem_reg[14][13]_srl15_n_0\
    );
\mem_reg[14][14]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(12),
      Q => \mem_reg[14][14]_srl15_n_0\
    );
\mem_reg[14][15]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(13),
      Q => \mem_reg[14][15]_srl15_n_0\
    );
\mem_reg[14][16]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(14),
      Q => \mem_reg[14][16]_srl15_n_0\
    );
\mem_reg[14][17]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(15),
      Q => \mem_reg[14][17]_srl15_n_0\
    );
\mem_reg[14][18]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(16),
      Q => \mem_reg[14][18]_srl15_n_0\
    );
\mem_reg[14][19]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(17),
      Q => \mem_reg[14][19]_srl15_n_0\
    );
\mem_reg[14][20]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(18),
      Q => \mem_reg[14][20]_srl15_n_0\
    );
\mem_reg[14][21]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(19),
      Q => \mem_reg[14][21]_srl15_n_0\
    );
\mem_reg[14][22]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(20),
      Q => \mem_reg[14][22]_srl15_n_0\
    );
\mem_reg[14][23]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(21),
      Q => \mem_reg[14][23]_srl15_n_0\
    );
\mem_reg[14][24]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(22),
      Q => \mem_reg[14][24]_srl15_n_0\
    );
\mem_reg[14][25]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(23),
      Q => \mem_reg[14][25]_srl15_n_0\
    );
\mem_reg[14][26]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(24),
      Q => \mem_reg[14][26]_srl15_n_0\
    );
\mem_reg[14][27]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(25),
      Q => \mem_reg[14][27]_srl15_n_0\
    );
\mem_reg[14][28]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(26),
      Q => \mem_reg[14][28]_srl15_n_0\
    );
\mem_reg[14][29]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(27),
      Q => \mem_reg[14][29]_srl15_n_0\
    );
\mem_reg[14][2]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \mem_reg[14][2]_srl15_n_0\
    );
\mem_reg[14][2]_srl15_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dout_reg[63]_1\,
      I1 => \dout_reg[63]_2\,
      O => \^push\
    );
\mem_reg[14][30]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(28),
      Q => \mem_reg[14][30]_srl15_n_0\
    );
\mem_reg[14][31]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(29),
      Q => \mem_reg[14][31]_srl15_n_0\
    );
\mem_reg[14][32]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(30),
      Q => \mem_reg[14][32]_srl15_n_0\
    );
\mem_reg[14][33]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(31),
      Q => \mem_reg[14][33]_srl15_n_0\
    );
\mem_reg[14][34]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(32),
      Q => \mem_reg[14][34]_srl15_n_0\
    );
\mem_reg[14][35]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(33),
      Q => \mem_reg[14][35]_srl15_n_0\
    );
\mem_reg[14][36]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(34),
      Q => \mem_reg[14][36]_srl15_n_0\
    );
\mem_reg[14][37]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(35),
      Q => \mem_reg[14][37]_srl15_n_0\
    );
\mem_reg[14][38]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(36),
      Q => \mem_reg[14][38]_srl15_n_0\
    );
\mem_reg[14][39]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(37),
      Q => \mem_reg[14][39]_srl15_n_0\
    );
\mem_reg[14][3]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \mem_reg[14][3]_srl15_n_0\
    );
\mem_reg[14][40]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(38),
      Q => \mem_reg[14][40]_srl15_n_0\
    );
\mem_reg[14][41]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(39),
      Q => \mem_reg[14][41]_srl15_n_0\
    );
\mem_reg[14][42]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(40),
      Q => \mem_reg[14][42]_srl15_n_0\
    );
\mem_reg[14][43]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(41),
      Q => \mem_reg[14][43]_srl15_n_0\
    );
\mem_reg[14][44]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(42),
      Q => \mem_reg[14][44]_srl15_n_0\
    );
\mem_reg[14][45]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(43),
      Q => \mem_reg[14][45]_srl15_n_0\
    );
\mem_reg[14][46]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(44),
      Q => \mem_reg[14][46]_srl15_n_0\
    );
\mem_reg[14][47]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(45),
      Q => \mem_reg[14][47]_srl15_n_0\
    );
\mem_reg[14][48]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(46),
      Q => \mem_reg[14][48]_srl15_n_0\
    );
\mem_reg[14][49]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(47),
      Q => \mem_reg[14][49]_srl15_n_0\
    );
\mem_reg[14][4]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \mem_reg[14][4]_srl15_n_0\
    );
\mem_reg[14][50]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(48),
      Q => \mem_reg[14][50]_srl15_n_0\
    );
\mem_reg[14][51]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(49),
      Q => \mem_reg[14][51]_srl15_n_0\
    );
\mem_reg[14][52]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(50),
      Q => \mem_reg[14][52]_srl15_n_0\
    );
\mem_reg[14][53]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(51),
      Q => \mem_reg[14][53]_srl15_n_0\
    );
\mem_reg[14][54]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(52),
      Q => \mem_reg[14][54]_srl15_n_0\
    );
\mem_reg[14][55]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(53),
      Q => \mem_reg[14][55]_srl15_n_0\
    );
\mem_reg[14][56]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(54),
      Q => \mem_reg[14][56]_srl15_n_0\
    );
\mem_reg[14][57]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(55),
      Q => \mem_reg[14][57]_srl15_n_0\
    );
\mem_reg[14][58]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(56),
      Q => \mem_reg[14][58]_srl15_n_0\
    );
\mem_reg[14][59]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(57),
      Q => \mem_reg[14][59]_srl15_n_0\
    );
\mem_reg[14][5]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \mem_reg[14][5]_srl15_n_0\
    );
\mem_reg[14][60]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(58),
      Q => \mem_reg[14][60]_srl15_n_0\
    );
\mem_reg[14][61]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(59),
      Q => \mem_reg[14][61]_srl15_n_0\
    );
\mem_reg[14][62]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(60),
      Q => \mem_reg[14][62]_srl15_n_0\
    );
\mem_reg[14][63]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(61),
      Q => \mem_reg[14][63]_srl15_n_0\
    );
\mem_reg[14][6]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \mem_reg[14][6]_srl15_n_0\
    );
\mem_reg[14][7]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \mem_reg[14][7]_srl15_n_0\
    );
\mem_reg[14][8]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \mem_reg[14][8]_srl15_n_0\
    );
\mem_reg[14][9]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[63]_3\(0),
      A1 => \dout_reg[63]_3\(1),
      A2 => \dout_reg[63]_3\(2),
      A3 => \dout_reg[63]_3\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \mem_reg[14][9]_srl15_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    in_buf_3_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W is
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 15488;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "depthwise_conv/in_buf_1_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 3) => ADDRARDADDR(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_1(7 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => ram_reg_0(7 downto 0),
      DOBDO(15 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => in_buf_3_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => ram_reg_2(0),
      WEA(0) => ram_reg_2(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W_0 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    in_buf_3_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W_0 : entity is "depthwise_conv_in_buf_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W_0 is
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 15488;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "depthwise_conv/in_buf_2_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 3) => ADDRARDADDR(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_1(7 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => ram_reg_0(7 downto 0),
      DOBDO(15 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => in_buf_3_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => ram_reg_2(0),
      WEA(0) => ram_reg_2(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W_1 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    in_buf_3_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W_1 : entity is "depthwise_conv_in_buf_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W_1 is
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 15488;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "depthwise_conv/in_buf_3_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 3) => ADDRARDADDR(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_1(7 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => ram_reg_0(7 downto 0),
      DOBDO(15 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => in_buf_3_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => ram_reg_2(0),
      WEA(0) => ram_reg_2(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W_2 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    in_buf_3_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W_2 : entity is "depthwise_conv_in_buf_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W_2 is
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 15488;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "depthwise_conv/in_buf_4_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 3) => ADDRARDADDR(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_1(7 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => ram_reg_0(7 downto 0),
      DOBDO(15 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => in_buf_3_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => ram_reg_2(0),
      WEA(0) => ram_reg_2(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W_3 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    in_buf_3_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W_3 : entity is "depthwise_conv_in_buf_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W_3 is
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 15488;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "depthwise_conv/in_buf_5_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 3) => ADDRARDADDR(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_1(7 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => ram_reg_0(7 downto 0),
      DOBDO(15 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => in_buf_3_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W_4 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    in_buf_3_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W_4 : entity is "depthwise_conv_in_buf_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W_4 is
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 15488;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "depthwise_conv/in_buf_6_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 3) => ADDRARDADDR(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_1(7 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => ram_reg_0(7 downto 0),
      DOBDO(15 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => in_buf_3_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => ram_reg_2(0),
      WEA(0) => ram_reg_2(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W_5 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    in_buf_3_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W_5 : entity is "depthwise_conv_in_buf_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W_5 is
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 15488;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "depthwise_conv/in_buf_7_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 3) => ADDRARDADDR(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_1(7 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => ram_reg_0(7 downto 0),
      DOBDO(15 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => in_buf_3_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => ram_reg_2(0),
      WEA(0) => ram_reg_2(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W_6 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    in_buf_3_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W_6 : entity is "depthwise_conv_in_buf_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W_6 is
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 15488;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "depthwise_conv/in_buf_8_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 3) => ADDRARDADDR(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_0(7 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => in_buf_3_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => ram_reg_1(0),
      WEA(0) => ram_reg_1(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W_7 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    in_buf_3_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W_7 : entity is "depthwise_conv_in_buf_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W_7 is
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 15488;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "depthwise_conv/in_buf_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 3) => ADDRARDADDR(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_1(7 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => ram_reg_0(7 downto 0),
      DOBDO(15 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => in_buf_3_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => ram_reg_2(0),
      WEA(0) => ram_reg_2(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_5ns_4ns_5ns_7_4_1_DSP48_0 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_block_pp0_stage0_subdone_grp0_done_reg : in STD_LOGIC;
    a_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[6]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \m_reg_reg[6]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_1_reg_606_pp0_iter4_reg : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_5ns_4ns_5ns_7_4_1_DSP48_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_5ns_4ns_5ns_7_4_1_DSP48_0 is
  signal m : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal m_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \m_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \m_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \m_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \m_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \m_reg[6]_i_6_n_0\ : STD_LOGIC;
  signal \m_reg[6]_i_7_n_0\ : STD_LOGIC;
  signal \m_reg_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \m_reg_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \m_reg_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \m_reg_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \m_reg_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \m_reg_reg[2]_i_1_n_7\ : STD_LOGIC;
  signal \m_reg_reg[6]_i_10_n_1\ : STD_LOGIC;
  signal \m_reg_reg[6]_i_10_n_2\ : STD_LOGIC;
  signal \m_reg_reg[6]_i_10_n_3\ : STD_LOGIC;
  signal \m_reg_reg[6]_i_10_n_5\ : STD_LOGIC;
  signal \m_reg_reg[6]_i_10_n_6\ : STD_LOGIC;
  signal \m_reg_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \m_reg_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \m_reg_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \m_reg_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \m_reg_reg[6]_i_2_n_6\ : STD_LOGIC;
  signal \m_reg_reg[6]_i_2_n_7\ : STD_LOGIC;
  signal p : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \p_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \p_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \p_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \p_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \p_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \p_reg_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \p_reg_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \p_reg_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \p_reg_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \p_reg_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \p_reg_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_m_reg_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_m_reg_reg[6]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_m_reg_reg[6]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_m_reg_reg[6]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_m_reg_reg[6]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_reg_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_reg_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \m_reg_reg[2]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 7x7}}";
  attribute METHODOLOGY_DRC_VIOS of \m_reg_reg[6]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 7x7}}";
  attribute METHODOLOGY_DRC_VIOS of \m_reg_reg[6]_i_10\ : label is "{SYNTH-9 {cell *THIS*} {string 7x7}}";
  attribute METHODOLOGY_DRC_VIOS of \m_reg_reg[6]_i_2\ : label is "{SYNTH-9 {cell *THIS*} {string 7x7}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \p_reg_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \p_reg_reg[6]_i_1\ : label is 35;
begin
\m_reg[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a_reg(1),
      I1 => a_reg(2),
      O => \m_reg[2]_i_4_n_0\
    );
\m_reg[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a_reg(1),
      I1 => a_reg(0),
      O => \m_reg[2]_i_5_n_0\
    );
\m_reg[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg[6]_i_2_n_6\,
      I1 => \m_reg_reg[6]_i_10_n_5\,
      O => \m_reg[6]_i_4_n_0\
    );
\m_reg[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg[6]_i_2_n_7\,
      I1 => \m_reg_reg[6]_i_10_n_6\,
      O => \m_reg[6]_i_5_n_0\
    );
\m_reg[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg[2]_i_1_n_4\,
      I1 => \m_reg_reg[2]_i_1_n_7\,
      O => \m_reg[6]_i_6_n_0\
    );
\m_reg[6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => a_reg(3),
      I1 => a_reg(2),
      O => \m_reg[6]_i_7_n_0\
    );
\m_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => a_reg(0),
      Q => m_reg(0),
      R => '0'
    );
\m_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => m(1),
      Q => m_reg(1),
      R => '0'
    );
\m_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => m(2),
      Q => m_reg(2),
      R => '0'
    );
\m_reg_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_reg_reg[2]_i_1_n_0\,
      CO(2) => \m_reg_reg[2]_i_1_n_1\,
      CO(1) => \m_reg_reg[2]_i_1_n_2\,
      CO(0) => \m_reg_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => DI(0),
      DI(2) => a_reg(1),
      DI(1) => a_reg(1),
      DI(0) => '0',
      O(3) => \m_reg_reg[2]_i_1_n_4\,
      O(2 downto 1) => m(2 downto 1),
      O(0) => \m_reg_reg[2]_i_1_n_7\,
      S(3) => S(0),
      S(2) => \m_reg[2]_i_4_n_0\,
      S(1) => \m_reg[2]_i_5_n_0\,
      S(0) => a_reg(0)
    );
\m_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => m(3),
      Q => m_reg(3),
      R => '0'
    );
\m_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => m(4),
      Q => m_reg(4),
      R => '0'
    );
\m_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => m(5),
      Q => m_reg(5),
      R => '0'
    );
\m_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => m(6),
      Q => m_reg(6),
      R => '0'
    );
\m_reg_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_m_reg_reg[6]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \m_reg_reg[6]_i_1_n_1\,
      CO(1) => \m_reg_reg[6]_i_1_n_2\,
      CO(0) => \m_reg_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \m_reg_reg[6]_i_2_n_6\,
      DI(1) => \m_reg_reg[6]_i_2_n_7\,
      DI(0) => \m_reg_reg[2]_i_1_n_4\,
      O(3 downto 0) => m(6 downto 3),
      S(3) => \m_reg_reg[6]_1\(0),
      S(2) => \m_reg[6]_i_4_n_0\,
      S(1) => \m_reg[6]_i_5_n_0\,
      S(0) => \m_reg[6]_i_6_n_0\
    );
\m_reg_reg[6]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_m_reg_reg[6]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \m_reg_reg[6]_i_10_n_1\,
      CO(1) => \m_reg_reg[6]_i_10_n_2\,
      CO(0) => \m_reg_reg[6]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => a_reg(1),
      DI(0) => '0',
      O(3) => O(0),
      O(2) => \m_reg_reg[6]_i_10_n_5\,
      O(1) => \m_reg_reg[6]_i_10_n_6\,
      O(0) => \NLW_m_reg_reg[6]_i_10_O_UNCONNECTED\(0),
      S(3 downto 0) => a_reg(3 downto 0)
    );
\m_reg_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_reg_reg[2]_i_1_n_0\,
      CO(3) => \NLW_m_reg_reg[6]_i_2_CO_UNCONNECTED\(3),
      CO(2) => CO(0),
      CO(1) => \NLW_m_reg_reg[6]_i_2_CO_UNCONNECTED\(1),
      CO(0) => \m_reg_reg[6]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => a_reg(4),
      DI(0) => \m_reg[6]_i_7_n_0\,
      O(3 downto 2) => \NLW_m_reg_reg[6]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \m_reg_reg[6]_i_2_n_6\,
      O(0) => \m_reg_reg[6]_i_2_n_7\,
      S(3 downto 2) => B"01",
      S(1 downto 0) => \m_reg_reg[6]_0\(1 downto 0)
    );
\p_reg[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg(3),
      I1 => tmp_1_reg_606_pp0_iter4_reg(3),
      O => \p_reg[3]_i_2_n_0\
    );
\p_reg[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg(2),
      I1 => tmp_1_reg_606_pp0_iter4_reg(2),
      O => \p_reg[3]_i_3_n_0\
    );
\p_reg[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg(1),
      I1 => tmp_1_reg_606_pp0_iter4_reg(1),
      O => \p_reg[3]_i_4_n_0\
    );
\p_reg[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg(0),
      I1 => tmp_1_reg_606_pp0_iter4_reg(0),
      O => \p_reg[3]_i_5_n_0\
    );
\p_reg[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg(4),
      I1 => tmp_1_reg_606_pp0_iter4_reg(4),
      O => \p_reg[6]_i_2_n_0\
    );
\p_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => p(0),
      Q => Q(0),
      R => '0'
    );
\p_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => p(1),
      Q => Q(1),
      R => '0'
    );
\p_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => p(2),
      Q => Q(2),
      R => '0'
    );
\p_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => p(3),
      Q => Q(3),
      R => '0'
    );
\p_reg_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_reg_reg[3]_i_1_n_0\,
      CO(2) => \p_reg_reg[3]_i_1_n_1\,
      CO(1) => \p_reg_reg[3]_i_1_n_2\,
      CO(0) => \p_reg_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => m_reg(3 downto 0),
      O(3 downto 0) => p(3 downto 0),
      S(3) => \p_reg[3]_i_2_n_0\,
      S(2) => \p_reg[3]_i_3_n_0\,
      S(1) => \p_reg[3]_i_4_n_0\,
      S(0) => \p_reg[3]_i_5_n_0\
    );
\p_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => p(4),
      Q => Q(4),
      R => '0'
    );
\p_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => p(5),
      Q => Q(5),
      R => '0'
    );
\p_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => p(6),
      Q => Q(6),
      R => '0'
    );
\p_reg_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_reg_reg[3]_i_1_n_0\,
      CO(3 downto 2) => \NLW_p_reg_reg[6]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_reg_reg[6]_i_1_n_2\,
      CO(0) => \p_reg_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => m_reg(4),
      O(3) => \NLW_p_reg_reg[6]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => p(6 downto 4),
      S(3) => '0',
      S(2 downto 1) => m_reg(6 downto 5),
      S(0) => \p_reg[6]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg_i_9__0_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_reg_reg_i_9__0_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_reg_reg_i_9__0_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_reg_reg_i_9__0_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_reg_reg_i_9__0_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_reg_reg_i_9__0_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_reg_reg_i_9__0_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_reg_reg_i_9__0_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_reg_reg_i_10__0_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_reg_reg_i_10__0_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_reg_reg_i_10__0_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_reg_reg_i_10__0_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_reg_reg_i_10__0_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_reg_reg_i_10__0_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_reg_reg_i_10__0_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_reg_reg_i_10__0_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0 is
  signal \p_reg_reg_i_10__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_11__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_12__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_13__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_14__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_15__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_16__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_17__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_18__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_19__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_20__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_21__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_22__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_23__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_24__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_25__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_26__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_27__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_28__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_29__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_2__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_30__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_31__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_32__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_33__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_34__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_35__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_36__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_37__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_38__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_39__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_3__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_40__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_41__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_42__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_43__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_44__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_45__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_46__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_47__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_48__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_49__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_4__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_50__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_51__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_52__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_53__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_54__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_55__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_56__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_5__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_6__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_7__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_8__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_9__0_n_0\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 16 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => Q(7),
      A(28) => Q(7),
      A(27) => Q(7),
      A(26) => Q(7),
      A(25) => Q(7),
      A(24) => Q(7),
      A(23) => Q(7),
      A(22) => Q(7),
      A(21) => Q(7),
      A(20) => Q(7),
      A(19) => Q(7),
      A(18) => Q(7),
      A(17) => Q(7),
      A(16) => Q(7),
      A(15) => Q(7),
      A(14) => Q(7),
      A(13) => Q(7),
      A(12) => Q(7),
      A(11) => Q(7),
      A(10) => Q(7),
      A(9) => Q(7),
      A(8) => Q(7),
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \p_reg_reg_i_1__0_n_0\,
      B(16) => \p_reg_reg_i_1__0_n_0\,
      B(15) => \p_reg_reg_i_1__0_n_0\,
      B(14) => \p_reg_reg_i_1__0_n_0\,
      B(13) => \p_reg_reg_i_1__0_n_0\,
      B(12) => \p_reg_reg_i_1__0_n_0\,
      B(11) => \p_reg_reg_i_1__0_n_0\,
      B(10) => \p_reg_reg_i_1__0_n_0\,
      B(9) => \p_reg_reg_i_1__0_n_0\,
      B(8) => \p_reg_reg_i_1__0_n_0\,
      B(7) => \p_reg_reg_i_1__0_n_0\,
      B(6) => \p_reg_reg_i_2__0_n_0\,
      B(5) => \p_reg_reg_i_3__0_n_0\,
      B(4) => \p_reg_reg_i_4__0_n_0\,
      B(3) => \p_reg_reg_i_5__0_n_0\,
      B(2) => \p_reg_reg_i_6__0_n_0\,
      B(1) => \p_reg_reg_i_7__0_n_0\,
      B(0) => \p_reg_reg_i_8__0_n_0\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_block_pp0_stage0_subdone,
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 16) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 16),
      P(15 downto 0) => P(15 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => PCOUT(47 downto 0),
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_10__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_reg_reg_i_27__0_n_0\,
      I1 => \p_reg_reg_i_28__0_n_0\,
      O => \p_reg_reg_i_10__0_n_0\,
      S => p_reg_reg_0(2)
    );
\p_reg_reg_i_11__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_reg_reg_i_29__0_n_0\,
      I1 => \p_reg_reg_i_30__0_n_0\,
      O => \p_reg_reg_i_11__0_n_0\,
      S => p_reg_reg_0(2)
    );
\p_reg_reg_i_12__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_reg_reg_i_31__0_n_0\,
      I1 => \p_reg_reg_i_32__0_n_0\,
      O => \p_reg_reg_i_12__0_n_0\,
      S => p_reg_reg_0(2)
    );
\p_reg_reg_i_13__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_reg_reg_i_33__0_n_0\,
      I1 => \p_reg_reg_i_34__0_n_0\,
      O => \p_reg_reg_i_13__0_n_0\,
      S => p_reg_reg_0(2)
    );
\p_reg_reg_i_14__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_reg_reg_i_35__0_n_0\,
      I1 => \p_reg_reg_i_36__0_n_0\,
      O => \p_reg_reg_i_14__0_n_0\,
      S => p_reg_reg_0(2)
    );
\p_reg_reg_i_15__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_reg_reg_i_37__0_n_0\,
      I1 => \p_reg_reg_i_38__0_n_0\,
      O => \p_reg_reg_i_15__0_n_0\,
      S => p_reg_reg_0(2)
    );
\p_reg_reg_i_16__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_reg_reg_i_39__0_n_0\,
      I1 => \p_reg_reg_i_40__0_n_0\,
      O => \p_reg_reg_i_16__0_n_0\,
      S => p_reg_reg_0(2)
    );
\p_reg_reg_i_17__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_reg_reg_i_41__0_n_0\,
      I1 => \p_reg_reg_i_42__0_n_0\,
      O => \p_reg_reg_i_17__0_n_0\,
      S => p_reg_reg_0(2)
    );
\p_reg_reg_i_18__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_reg_reg_i_43__0_n_0\,
      I1 => \p_reg_reg_i_44__0_n_0\,
      O => \p_reg_reg_i_18__0_n_0\,
      S => p_reg_reg_0(2)
    );
\p_reg_reg_i_19__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_reg_reg_i_45__0_n_0\,
      I1 => \p_reg_reg_i_46__0_n_0\,
      O => \p_reg_reg_i_19__0_n_0\,
      S => p_reg_reg_0(2)
    );
\p_reg_reg_i_1__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_reg_reg_i_9__0_n_0\,
      I1 => \p_reg_reg_i_10__0_n_0\,
      O => \p_reg_reg_i_1__0_n_0\,
      S => p_reg_reg_0(3)
    );
\p_reg_reg_i_20__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_reg_reg_i_47__0_n_0\,
      I1 => \p_reg_reg_i_48__0_n_0\,
      O => \p_reg_reg_i_20__0_n_0\,
      S => p_reg_reg_0(2)
    );
\p_reg_reg_i_21__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_reg_reg_i_49__0_n_0\,
      I1 => \p_reg_reg_i_50__0_n_0\,
      O => \p_reg_reg_i_21__0_n_0\,
      S => p_reg_reg_0(2)
    );
\p_reg_reg_i_22__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_reg_reg_i_51__0_n_0\,
      I1 => \p_reg_reg_i_52__0_n_0\,
      O => \p_reg_reg_i_22__0_n_0\,
      S => p_reg_reg_0(2)
    );
\p_reg_reg_i_23__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_reg_reg_i_53__0_n_0\,
      I1 => \p_reg_reg_i_54__0_n_0\,
      O => \p_reg_reg_i_23__0_n_0\,
      S => p_reg_reg_0(2)
    );
\p_reg_reg_i_24__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_reg_reg_i_55__0_n_0\,
      I1 => \p_reg_reg_i_56__0_n_0\,
      O => \p_reg_reg_i_24__0_n_0\,
      S => p_reg_reg_0(2)
    );
\p_reg_reg_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_9__0_0\(7),
      I1 => \p_reg_reg_i_9__0_1\(7),
      I2 => p_reg_reg_0(1),
      I3 => \p_reg_reg_i_9__0_2\(7),
      I4 => p_reg_reg_0(0),
      I5 => \p_reg_reg_i_9__0_3\(7),
      O => \p_reg_reg_i_25__0_n_0\
    );
\p_reg_reg_i_26__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_9__0_4\(7),
      I1 => \p_reg_reg_i_9__0_5\(7),
      I2 => p_reg_reg_0(1),
      I3 => \p_reg_reg_i_9__0_6\(7),
      I4 => p_reg_reg_0(0),
      I5 => \p_reg_reg_i_9__0_7\(7),
      O => \p_reg_reg_i_26__0_n_0\
    );
\p_reg_reg_i_27__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_10__0_0\(7),
      I1 => \p_reg_reg_i_10__0_1\(7),
      I2 => p_reg_reg_0(1),
      I3 => \p_reg_reg_i_10__0_2\(7),
      I4 => p_reg_reg_0(0),
      I5 => \p_reg_reg_i_10__0_3\(7),
      O => \p_reg_reg_i_27__0_n_0\
    );
\p_reg_reg_i_28__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_10__0_4\(7),
      I1 => \p_reg_reg_i_10__0_5\(7),
      I2 => p_reg_reg_0(1),
      I3 => \p_reg_reg_i_10__0_6\(7),
      I4 => p_reg_reg_0(0),
      I5 => \p_reg_reg_i_10__0_7\(7),
      O => \p_reg_reg_i_28__0_n_0\
    );
\p_reg_reg_i_29__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_9__0_0\(6),
      I1 => \p_reg_reg_i_9__0_1\(6),
      I2 => p_reg_reg_0(1),
      I3 => \p_reg_reg_i_9__0_2\(6),
      I4 => p_reg_reg_0(0),
      I5 => \p_reg_reg_i_9__0_3\(6),
      O => \p_reg_reg_i_29__0_n_0\
    );
\p_reg_reg_i_2__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_reg_reg_i_11__0_n_0\,
      I1 => \p_reg_reg_i_12__0_n_0\,
      O => \p_reg_reg_i_2__0_n_0\,
      S => p_reg_reg_0(3)
    );
\p_reg_reg_i_30__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_9__0_4\(6),
      I1 => \p_reg_reg_i_9__0_5\(6),
      I2 => p_reg_reg_0(1),
      I3 => \p_reg_reg_i_9__0_6\(6),
      I4 => p_reg_reg_0(0),
      I5 => \p_reg_reg_i_9__0_7\(6),
      O => \p_reg_reg_i_30__0_n_0\
    );
\p_reg_reg_i_31__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_10__0_0\(6),
      I1 => \p_reg_reg_i_10__0_1\(6),
      I2 => p_reg_reg_0(1),
      I3 => \p_reg_reg_i_10__0_2\(6),
      I4 => p_reg_reg_0(0),
      I5 => \p_reg_reg_i_10__0_3\(6),
      O => \p_reg_reg_i_31__0_n_0\
    );
\p_reg_reg_i_32__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_10__0_4\(6),
      I1 => \p_reg_reg_i_10__0_5\(6),
      I2 => p_reg_reg_0(1),
      I3 => \p_reg_reg_i_10__0_6\(6),
      I4 => p_reg_reg_0(0),
      I5 => \p_reg_reg_i_10__0_7\(6),
      O => \p_reg_reg_i_32__0_n_0\
    );
\p_reg_reg_i_33__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_9__0_0\(5),
      I1 => \p_reg_reg_i_9__0_1\(5),
      I2 => p_reg_reg_0(1),
      I3 => \p_reg_reg_i_9__0_2\(5),
      I4 => p_reg_reg_0(0),
      I5 => \p_reg_reg_i_9__0_3\(5),
      O => \p_reg_reg_i_33__0_n_0\
    );
\p_reg_reg_i_34__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_9__0_4\(5),
      I1 => \p_reg_reg_i_9__0_5\(5),
      I2 => p_reg_reg_0(1),
      I3 => \p_reg_reg_i_9__0_6\(5),
      I4 => p_reg_reg_0(0),
      I5 => \p_reg_reg_i_9__0_7\(5),
      O => \p_reg_reg_i_34__0_n_0\
    );
\p_reg_reg_i_35__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_10__0_0\(5),
      I1 => \p_reg_reg_i_10__0_1\(5),
      I2 => p_reg_reg_0(1),
      I3 => \p_reg_reg_i_10__0_2\(5),
      I4 => p_reg_reg_0(0),
      I5 => \p_reg_reg_i_10__0_3\(5),
      O => \p_reg_reg_i_35__0_n_0\
    );
\p_reg_reg_i_36__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_10__0_4\(5),
      I1 => \p_reg_reg_i_10__0_5\(5),
      I2 => p_reg_reg_0(1),
      I3 => \p_reg_reg_i_10__0_6\(5),
      I4 => p_reg_reg_0(0),
      I5 => \p_reg_reg_i_10__0_7\(5),
      O => \p_reg_reg_i_36__0_n_0\
    );
\p_reg_reg_i_37__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_9__0_0\(4),
      I1 => \p_reg_reg_i_9__0_1\(4),
      I2 => p_reg_reg_0(1),
      I3 => \p_reg_reg_i_9__0_2\(4),
      I4 => p_reg_reg_0(0),
      I5 => \p_reg_reg_i_9__0_3\(4),
      O => \p_reg_reg_i_37__0_n_0\
    );
\p_reg_reg_i_38__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_9__0_4\(4),
      I1 => \p_reg_reg_i_9__0_5\(4),
      I2 => p_reg_reg_0(1),
      I3 => \p_reg_reg_i_9__0_6\(4),
      I4 => p_reg_reg_0(0),
      I5 => \p_reg_reg_i_9__0_7\(4),
      O => \p_reg_reg_i_38__0_n_0\
    );
\p_reg_reg_i_39__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_10__0_0\(4),
      I1 => \p_reg_reg_i_10__0_1\(4),
      I2 => p_reg_reg_0(1),
      I3 => \p_reg_reg_i_10__0_2\(4),
      I4 => p_reg_reg_0(0),
      I5 => \p_reg_reg_i_10__0_3\(4),
      O => \p_reg_reg_i_39__0_n_0\
    );
\p_reg_reg_i_3__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_reg_reg_i_13__0_n_0\,
      I1 => \p_reg_reg_i_14__0_n_0\,
      O => \p_reg_reg_i_3__0_n_0\,
      S => p_reg_reg_0(3)
    );
\p_reg_reg_i_40__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_10__0_4\(4),
      I1 => \p_reg_reg_i_10__0_5\(4),
      I2 => p_reg_reg_0(1),
      I3 => \p_reg_reg_i_10__0_6\(4),
      I4 => p_reg_reg_0(0),
      I5 => \p_reg_reg_i_10__0_7\(4),
      O => \p_reg_reg_i_40__0_n_0\
    );
\p_reg_reg_i_41__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_9__0_0\(3),
      I1 => \p_reg_reg_i_9__0_1\(3),
      I2 => p_reg_reg_0(1),
      I3 => \p_reg_reg_i_9__0_2\(3),
      I4 => p_reg_reg_0(0),
      I5 => \p_reg_reg_i_9__0_3\(3),
      O => \p_reg_reg_i_41__0_n_0\
    );
\p_reg_reg_i_42__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_9__0_4\(3),
      I1 => \p_reg_reg_i_9__0_5\(3),
      I2 => p_reg_reg_0(1),
      I3 => \p_reg_reg_i_9__0_6\(3),
      I4 => p_reg_reg_0(0),
      I5 => \p_reg_reg_i_9__0_7\(3),
      O => \p_reg_reg_i_42__0_n_0\
    );
\p_reg_reg_i_43__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_10__0_0\(3),
      I1 => \p_reg_reg_i_10__0_1\(3),
      I2 => p_reg_reg_0(1),
      I3 => \p_reg_reg_i_10__0_2\(3),
      I4 => p_reg_reg_0(0),
      I5 => \p_reg_reg_i_10__0_3\(3),
      O => \p_reg_reg_i_43__0_n_0\
    );
\p_reg_reg_i_44__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_10__0_4\(3),
      I1 => \p_reg_reg_i_10__0_5\(3),
      I2 => p_reg_reg_0(1),
      I3 => \p_reg_reg_i_10__0_6\(3),
      I4 => p_reg_reg_0(0),
      I5 => \p_reg_reg_i_10__0_7\(3),
      O => \p_reg_reg_i_44__0_n_0\
    );
\p_reg_reg_i_45__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_9__0_0\(2),
      I1 => \p_reg_reg_i_9__0_1\(2),
      I2 => p_reg_reg_0(1),
      I3 => \p_reg_reg_i_9__0_2\(2),
      I4 => p_reg_reg_0(0),
      I5 => \p_reg_reg_i_9__0_3\(2),
      O => \p_reg_reg_i_45__0_n_0\
    );
\p_reg_reg_i_46__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_9__0_4\(2),
      I1 => \p_reg_reg_i_9__0_5\(2),
      I2 => p_reg_reg_0(1),
      I3 => \p_reg_reg_i_9__0_6\(2),
      I4 => p_reg_reg_0(0),
      I5 => \p_reg_reg_i_9__0_7\(2),
      O => \p_reg_reg_i_46__0_n_0\
    );
\p_reg_reg_i_47__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_10__0_0\(2),
      I1 => \p_reg_reg_i_10__0_1\(2),
      I2 => p_reg_reg_0(1),
      I3 => \p_reg_reg_i_10__0_2\(2),
      I4 => p_reg_reg_0(0),
      I5 => \p_reg_reg_i_10__0_3\(2),
      O => \p_reg_reg_i_47__0_n_0\
    );
\p_reg_reg_i_48__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_10__0_4\(2),
      I1 => \p_reg_reg_i_10__0_5\(2),
      I2 => p_reg_reg_0(1),
      I3 => \p_reg_reg_i_10__0_6\(2),
      I4 => p_reg_reg_0(0),
      I5 => \p_reg_reg_i_10__0_7\(2),
      O => \p_reg_reg_i_48__0_n_0\
    );
\p_reg_reg_i_49__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_9__0_0\(1),
      I1 => \p_reg_reg_i_9__0_1\(1),
      I2 => p_reg_reg_0(1),
      I3 => \p_reg_reg_i_9__0_2\(1),
      I4 => p_reg_reg_0(0),
      I5 => \p_reg_reg_i_9__0_3\(1),
      O => \p_reg_reg_i_49__0_n_0\
    );
\p_reg_reg_i_4__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_reg_reg_i_15__0_n_0\,
      I1 => \p_reg_reg_i_16__0_n_0\,
      O => \p_reg_reg_i_4__0_n_0\,
      S => p_reg_reg_0(3)
    );
\p_reg_reg_i_50__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_9__0_4\(1),
      I1 => \p_reg_reg_i_9__0_5\(1),
      I2 => p_reg_reg_0(1),
      I3 => \p_reg_reg_i_9__0_6\(1),
      I4 => p_reg_reg_0(0),
      I5 => \p_reg_reg_i_9__0_7\(1),
      O => \p_reg_reg_i_50__0_n_0\
    );
\p_reg_reg_i_51__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_10__0_0\(1),
      I1 => \p_reg_reg_i_10__0_1\(1),
      I2 => p_reg_reg_0(1),
      I3 => \p_reg_reg_i_10__0_2\(1),
      I4 => p_reg_reg_0(0),
      I5 => \p_reg_reg_i_10__0_3\(1),
      O => \p_reg_reg_i_51__0_n_0\
    );
\p_reg_reg_i_52__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_10__0_4\(1),
      I1 => \p_reg_reg_i_10__0_5\(1),
      I2 => p_reg_reg_0(1),
      I3 => \p_reg_reg_i_10__0_6\(1),
      I4 => p_reg_reg_0(0),
      I5 => \p_reg_reg_i_10__0_7\(1),
      O => \p_reg_reg_i_52__0_n_0\
    );
\p_reg_reg_i_53__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_9__0_0\(0),
      I1 => \p_reg_reg_i_9__0_1\(0),
      I2 => p_reg_reg_0(1),
      I3 => \p_reg_reg_i_9__0_2\(0),
      I4 => p_reg_reg_0(0),
      I5 => \p_reg_reg_i_9__0_3\(0),
      O => \p_reg_reg_i_53__0_n_0\
    );
\p_reg_reg_i_54__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_9__0_4\(0),
      I1 => \p_reg_reg_i_9__0_5\(0),
      I2 => p_reg_reg_0(1),
      I3 => \p_reg_reg_i_9__0_6\(0),
      I4 => p_reg_reg_0(0),
      I5 => \p_reg_reg_i_9__0_7\(0),
      O => \p_reg_reg_i_54__0_n_0\
    );
\p_reg_reg_i_55__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_10__0_0\(0),
      I1 => \p_reg_reg_i_10__0_1\(0),
      I2 => p_reg_reg_0(1),
      I3 => \p_reg_reg_i_10__0_2\(0),
      I4 => p_reg_reg_0(0),
      I5 => \p_reg_reg_i_10__0_3\(0),
      O => \p_reg_reg_i_55__0_n_0\
    );
\p_reg_reg_i_56__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_10__0_4\(0),
      I1 => \p_reg_reg_i_10__0_5\(0),
      I2 => p_reg_reg_0(1),
      I3 => \p_reg_reg_i_10__0_6\(0),
      I4 => p_reg_reg_0(0),
      I5 => \p_reg_reg_i_10__0_7\(0),
      O => \p_reg_reg_i_56__0_n_0\
    );
\p_reg_reg_i_5__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_reg_reg_i_17__0_n_0\,
      I1 => \p_reg_reg_i_18__0_n_0\,
      O => \p_reg_reg_i_5__0_n_0\,
      S => p_reg_reg_0(3)
    );
\p_reg_reg_i_6__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_reg_reg_i_19__0_n_0\,
      I1 => \p_reg_reg_i_20__0_n_0\,
      O => \p_reg_reg_i_6__0_n_0\,
      S => p_reg_reg_0(3)
    );
\p_reg_reg_i_7__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_reg_reg_i_21__0_n_0\,
      I1 => \p_reg_reg_i_22__0_n_0\,
      O => \p_reg_reg_i_7__0_n_0\,
      S => p_reg_reg_0(3)
    );
\p_reg_reg_i_8__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_reg_reg_i_23__0_n_0\,
      I1 => \p_reg_reg_i_24__0_n_0\,
      O => \p_reg_reg_i_8__0_n_0\,
      S => p_reg_reg_0(3)
    );
\p_reg_reg_i_9__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_reg_reg_i_25__0_n_0\,
      I1 => \p_reg_reg_i_26__0_n_0\,
      O => \p_reg_reg_i_9__0_n_0\,
      S => p_reg_reg_0(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_DSP48_0 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    din1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    din0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    din2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_reg_reg_i_9_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_i_9_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_i_9_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_i_9_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_i_9_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_i_9_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_i_9_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_i_9_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_i_10_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_i_10_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_i_10_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_i_10_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_i_10_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_i_10_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_i_10_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_i_10_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_reg_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_8 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_10 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_reg_reg_i_17__2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__2_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__2_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__2_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__2_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__2_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__2_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__2_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__2_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__2_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__2_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__2_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__2_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__2_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__2_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_DSP48_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_DSP48_0 is
  signal \^din0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^din1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^din2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \m_reg_reg_i_10__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_11__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_12__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_13__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_14__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_15__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_16__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_17__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_18__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_19__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_1__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_20__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_21__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_22__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_23__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_24__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_25__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_26__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_27__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_28__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_29__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_2__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_30__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_31__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_32__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_3__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_4__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_57__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_58__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_59__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_5__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_60__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_61__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_62__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_63__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_64__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_65__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_66__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_67__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_68__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_69__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_6__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_70__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_71__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_72__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_73__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_74__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_75__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_76__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_77__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_78__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_79__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_7__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_80__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_81__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_82__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_83__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_84__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_85__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_86__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_87__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_88__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_8__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_9__2_n_0\ : STD_LOGIC;
  signal m_reg_reg_n_106 : STD_LOGIC;
  signal m_reg_reg_n_107 : STD_LOGIC;
  signal m_reg_reg_n_108 : STD_LOGIC;
  signal m_reg_reg_n_109 : STD_LOGIC;
  signal m_reg_reg_n_110 : STD_LOGIC;
  signal m_reg_reg_n_111 : STD_LOGIC;
  signal m_reg_reg_n_112 : STD_LOGIC;
  signal m_reg_reg_n_113 : STD_LOGIC;
  signal m_reg_reg_n_114 : STD_LOGIC;
  signal m_reg_reg_n_115 : STD_LOGIC;
  signal m_reg_reg_n_116 : STD_LOGIC;
  signal m_reg_reg_n_117 : STD_LOGIC;
  signal m_reg_reg_n_118 : STD_LOGIC;
  signal m_reg_reg_n_119 : STD_LOGIC;
  signal m_reg_reg_n_120 : STD_LOGIC;
  signal m_reg_reg_n_121 : STD_LOGIC;
  signal m_reg_reg_n_122 : STD_LOGIC;
  signal m_reg_reg_n_123 : STD_LOGIC;
  signal m_reg_reg_n_124 : STD_LOGIC;
  signal m_reg_reg_n_125 : STD_LOGIC;
  signal m_reg_reg_n_126 : STD_LOGIC;
  signal m_reg_reg_n_127 : STD_LOGIC;
  signal m_reg_reg_n_128 : STD_LOGIC;
  signal m_reg_reg_n_129 : STD_LOGIC;
  signal m_reg_reg_n_130 : STD_LOGIC;
  signal m_reg_reg_n_131 : STD_LOGIC;
  signal m_reg_reg_n_132 : STD_LOGIC;
  signal m_reg_reg_n_133 : STD_LOGIC;
  signal m_reg_reg_n_134 : STD_LOGIC;
  signal m_reg_reg_n_135 : STD_LOGIC;
  signal m_reg_reg_n_136 : STD_LOGIC;
  signal m_reg_reg_n_137 : STD_LOGIC;
  signal m_reg_reg_n_138 : STD_LOGIC;
  signal m_reg_reg_n_139 : STD_LOGIC;
  signal m_reg_reg_n_140 : STD_LOGIC;
  signal m_reg_reg_n_141 : STD_LOGIC;
  signal m_reg_reg_n_142 : STD_LOGIC;
  signal m_reg_reg_n_143 : STD_LOGIC;
  signal m_reg_reg_n_144 : STD_LOGIC;
  signal m_reg_reg_n_145 : STD_LOGIC;
  signal m_reg_reg_n_146 : STD_LOGIC;
  signal m_reg_reg_n_147 : STD_LOGIC;
  signal m_reg_reg_n_148 : STD_LOGIC;
  signal m_reg_reg_n_149 : STD_LOGIC;
  signal m_reg_reg_n_150 : STD_LOGIC;
  signal m_reg_reg_n_151 : STD_LOGIC;
  signal m_reg_reg_n_152 : STD_LOGIC;
  signal m_reg_reg_n_153 : STD_LOGIC;
  signal p_reg_reg_i_10_n_0 : STD_LOGIC;
  signal p_reg_reg_i_11_n_0 : STD_LOGIC;
  signal p_reg_reg_i_12_n_0 : STD_LOGIC;
  signal p_reg_reg_i_13_n_0 : STD_LOGIC;
  signal p_reg_reg_i_14_n_0 : STD_LOGIC;
  signal p_reg_reg_i_15_n_0 : STD_LOGIC;
  signal p_reg_reg_i_16_n_0 : STD_LOGIC;
  signal p_reg_reg_i_17_n_0 : STD_LOGIC;
  signal p_reg_reg_i_18_n_0 : STD_LOGIC;
  signal p_reg_reg_i_19_n_0 : STD_LOGIC;
  signal p_reg_reg_i_1_n_0 : STD_LOGIC;
  signal p_reg_reg_i_20_n_0 : STD_LOGIC;
  signal p_reg_reg_i_21_n_0 : STD_LOGIC;
  signal p_reg_reg_i_22_n_0 : STD_LOGIC;
  signal p_reg_reg_i_23_n_0 : STD_LOGIC;
  signal p_reg_reg_i_24_n_0 : STD_LOGIC;
  signal p_reg_reg_i_25_n_0 : STD_LOGIC;
  signal p_reg_reg_i_26_n_0 : STD_LOGIC;
  signal p_reg_reg_i_27_n_0 : STD_LOGIC;
  signal p_reg_reg_i_28_n_0 : STD_LOGIC;
  signal p_reg_reg_i_29_n_0 : STD_LOGIC;
  signal p_reg_reg_i_2_n_0 : STD_LOGIC;
  signal p_reg_reg_i_30_n_0 : STD_LOGIC;
  signal p_reg_reg_i_31_n_0 : STD_LOGIC;
  signal p_reg_reg_i_32_n_0 : STD_LOGIC;
  signal p_reg_reg_i_33_n_0 : STD_LOGIC;
  signal p_reg_reg_i_34_n_0 : STD_LOGIC;
  signal p_reg_reg_i_35_n_0 : STD_LOGIC;
  signal p_reg_reg_i_36_n_0 : STD_LOGIC;
  signal p_reg_reg_i_37_n_0 : STD_LOGIC;
  signal p_reg_reg_i_38_n_0 : STD_LOGIC;
  signal p_reg_reg_i_39_n_0 : STD_LOGIC;
  signal p_reg_reg_i_3_n_0 : STD_LOGIC;
  signal p_reg_reg_i_40_n_0 : STD_LOGIC;
  signal p_reg_reg_i_41_n_0 : STD_LOGIC;
  signal p_reg_reg_i_42_n_0 : STD_LOGIC;
  signal p_reg_reg_i_43_n_0 : STD_LOGIC;
  signal p_reg_reg_i_44_n_0 : STD_LOGIC;
  signal p_reg_reg_i_45_n_0 : STD_LOGIC;
  signal p_reg_reg_i_46_n_0 : STD_LOGIC;
  signal p_reg_reg_i_47_n_0 : STD_LOGIC;
  signal p_reg_reg_i_48_n_0 : STD_LOGIC;
  signal p_reg_reg_i_49_n_0 : STD_LOGIC;
  signal p_reg_reg_i_4_n_0 : STD_LOGIC;
  signal p_reg_reg_i_50_n_0 : STD_LOGIC;
  signal p_reg_reg_i_51_n_0 : STD_LOGIC;
  signal p_reg_reg_i_52_n_0 : STD_LOGIC;
  signal p_reg_reg_i_53_n_0 : STD_LOGIC;
  signal p_reg_reg_i_54_n_0 : STD_LOGIC;
  signal p_reg_reg_i_55_n_0 : STD_LOGIC;
  signal p_reg_reg_i_56_n_0 : STD_LOGIC;
  signal p_reg_reg_i_5_n_0 : STD_LOGIC;
  signal p_reg_reg_i_6_n_0 : STD_LOGIC;
  signal p_reg_reg_i_7_n_0 : STD_LOGIC;
  signal p_reg_reg_i_8_n_0 : STD_LOGIC;
  signal p_reg_reg_i_9_n_0 : STD_LOGIC;
  signal NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  din0(7 downto 0) <= \^din0\(7 downto 0);
  din1(7 downto 0) <= \^din1\(7 downto 0);
  din2(7 downto 0) <= \^din2\(7 downto 0);
m_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \m_reg_reg_i_9__2_n_0\,
      A(28) => \m_reg_reg_i_9__2_n_0\,
      A(27) => \m_reg_reg_i_9__2_n_0\,
      A(26) => \m_reg_reg_i_9__2_n_0\,
      A(25) => \m_reg_reg_i_9__2_n_0\,
      A(24) => \m_reg_reg_i_9__2_n_0\,
      A(23) => \m_reg_reg_i_9__2_n_0\,
      A(22) => \m_reg_reg_i_9__2_n_0\,
      A(21) => \m_reg_reg_i_9__2_n_0\,
      A(20) => \m_reg_reg_i_9__2_n_0\,
      A(19) => \m_reg_reg_i_9__2_n_0\,
      A(18) => \m_reg_reg_i_9__2_n_0\,
      A(17) => \m_reg_reg_i_9__2_n_0\,
      A(16) => \m_reg_reg_i_9__2_n_0\,
      A(15) => \m_reg_reg_i_9__2_n_0\,
      A(14) => \m_reg_reg_i_9__2_n_0\,
      A(13) => \m_reg_reg_i_9__2_n_0\,
      A(12) => \m_reg_reg_i_9__2_n_0\,
      A(11) => \m_reg_reg_i_9__2_n_0\,
      A(10) => \m_reg_reg_i_9__2_n_0\,
      A(9) => \m_reg_reg_i_9__2_n_0\,
      A(8) => \m_reg_reg_i_9__2_n_0\,
      A(7) => \m_reg_reg_i_9__2_n_0\,
      A(6) => \m_reg_reg_i_10__2_n_0\,
      A(5) => \m_reg_reg_i_11__2_n_0\,
      A(4) => \m_reg_reg_i_12__2_n_0\,
      A(3) => \m_reg_reg_i_13__2_n_0\,
      A(2) => \m_reg_reg_i_14__2_n_0\,
      A(1) => \m_reg_reg_i_15__2_n_0\,
      A(0) => \m_reg_reg_i_16__2_n_0\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \m_reg_reg_i_1__2_n_0\,
      B(16) => \m_reg_reg_i_1__2_n_0\,
      B(15) => \m_reg_reg_i_1__2_n_0\,
      B(14) => \m_reg_reg_i_1__2_n_0\,
      B(13) => \m_reg_reg_i_1__2_n_0\,
      B(12) => \m_reg_reg_i_1__2_n_0\,
      B(11) => \m_reg_reg_i_1__2_n_0\,
      B(10) => \m_reg_reg_i_1__2_n_0\,
      B(9) => \m_reg_reg_i_1__2_n_0\,
      B(8) => \m_reg_reg_i_1__2_n_0\,
      B(7) => \m_reg_reg_i_1__2_n_0\,
      B(6) => \m_reg_reg_i_2__2_n_0\,
      B(5) => \m_reg_reg_i_3__2_n_0\,
      B(4) => \m_reg_reg_i_4__2_n_0\,
      B(3) => \m_reg_reg_i_5__2_n_0\,
      B(2) => \m_reg_reg_i_6__2_n_0\,
      B(1) => \m_reg_reg_i_7__2_n_0\,
      B(0) => \m_reg_reg_i_8__2_n_0\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_block_pp0_stage0_subdone,
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_m_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_m_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => m_reg_reg_n_106,
      PCOUT(46) => m_reg_reg_n_107,
      PCOUT(45) => m_reg_reg_n_108,
      PCOUT(44) => m_reg_reg_n_109,
      PCOUT(43) => m_reg_reg_n_110,
      PCOUT(42) => m_reg_reg_n_111,
      PCOUT(41) => m_reg_reg_n_112,
      PCOUT(40) => m_reg_reg_n_113,
      PCOUT(39) => m_reg_reg_n_114,
      PCOUT(38) => m_reg_reg_n_115,
      PCOUT(37) => m_reg_reg_n_116,
      PCOUT(36) => m_reg_reg_n_117,
      PCOUT(35) => m_reg_reg_n_118,
      PCOUT(34) => m_reg_reg_n_119,
      PCOUT(33) => m_reg_reg_n_120,
      PCOUT(32) => m_reg_reg_n_121,
      PCOUT(31) => m_reg_reg_n_122,
      PCOUT(30) => m_reg_reg_n_123,
      PCOUT(29) => m_reg_reg_n_124,
      PCOUT(28) => m_reg_reg_n_125,
      PCOUT(27) => m_reg_reg_n_126,
      PCOUT(26) => m_reg_reg_n_127,
      PCOUT(25) => m_reg_reg_n_128,
      PCOUT(24) => m_reg_reg_n_129,
      PCOUT(23) => m_reg_reg_n_130,
      PCOUT(22) => m_reg_reg_n_131,
      PCOUT(21) => m_reg_reg_n_132,
      PCOUT(20) => m_reg_reg_n_133,
      PCOUT(19) => m_reg_reg_n_134,
      PCOUT(18) => m_reg_reg_n_135,
      PCOUT(17) => m_reg_reg_n_136,
      PCOUT(16) => m_reg_reg_n_137,
      PCOUT(15) => m_reg_reg_n_138,
      PCOUT(14) => m_reg_reg_n_139,
      PCOUT(13) => m_reg_reg_n_140,
      PCOUT(12) => m_reg_reg_n_141,
      PCOUT(11) => m_reg_reg_n_142,
      PCOUT(10) => m_reg_reg_n_143,
      PCOUT(9) => m_reg_reg_n_144,
      PCOUT(8) => m_reg_reg_n_145,
      PCOUT(7) => m_reg_reg_n_146,
      PCOUT(6) => m_reg_reg_n_147,
      PCOUT(5) => m_reg_reg_n_148,
      PCOUT(4) => m_reg_reg_n_149,
      PCOUT(3) => m_reg_reg_n_150,
      PCOUT(2) => m_reg_reg_n_151,
      PCOUT(1) => m_reg_reg_n_152,
      PCOUT(0) => m_reg_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_reg_reg_UNDERFLOW_UNCONNECTED
    );
\m_reg_reg_i_10__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \^din1\(6),
      I1 => \^din0\(6),
      I2 => m_reg_reg_0(0),
      I3 => \^din2\(6),
      I4 => m_reg_reg_0(1),
      O => \m_reg_reg_i_10__2_n_0\
    );
\m_reg_reg_i_11__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \^din1\(5),
      I1 => \^din0\(5),
      I2 => m_reg_reg_0(0),
      I3 => \^din2\(5),
      I4 => m_reg_reg_0(1),
      O => \m_reg_reg_i_11__2_n_0\
    );
\m_reg_reg_i_12__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \^din1\(4),
      I1 => \^din0\(4),
      I2 => m_reg_reg_0(0),
      I3 => \^din2\(4),
      I4 => m_reg_reg_0(1),
      O => \m_reg_reg_i_12__2_n_0\
    );
\m_reg_reg_i_13__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \^din1\(3),
      I1 => \^din0\(3),
      I2 => m_reg_reg_0(0),
      I3 => \^din2\(3),
      I4 => m_reg_reg_0(1),
      O => \m_reg_reg_i_13__2_n_0\
    );
\m_reg_reg_i_14__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \^din1\(2),
      I1 => \^din0\(2),
      I2 => m_reg_reg_0(0),
      I3 => \^din2\(2),
      I4 => m_reg_reg_0(1),
      O => \m_reg_reg_i_14__2_n_0\
    );
\m_reg_reg_i_15__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \^din1\(1),
      I1 => \^din0\(1),
      I2 => m_reg_reg_0(0),
      I3 => \^din2\(1),
      I4 => m_reg_reg_0(1),
      O => \m_reg_reg_i_15__2_n_0\
    );
\m_reg_reg_i_16__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \^din1\(0),
      I1 => \^din0\(0),
      I2 => m_reg_reg_0(0),
      I3 => \^din2\(0),
      I4 => m_reg_reg_0(1),
      O => \m_reg_reg_i_16__2_n_0\
    );
\m_reg_reg_i_17__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_reg_reg_i_57__2_n_0\,
      I1 => \m_reg_reg_i_58__2_n_0\,
      O => \m_reg_reg_i_17__2_n_0\,
      S => m_reg_reg_10(2)
    );
\m_reg_reg_i_18__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_reg_reg_i_59__2_n_0\,
      I1 => \m_reg_reg_i_60__2_n_0\,
      O => \m_reg_reg_i_18__2_n_0\,
      S => m_reg_reg_10(2)
    );
\m_reg_reg_i_19__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_reg_reg_i_61__2_n_0\,
      I1 => \m_reg_reg_i_62__2_n_0\,
      O => \m_reg_reg_i_19__2_n_0\,
      S => m_reg_reg_10(2)
    );
\m_reg_reg_i_1__2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_reg_reg_i_17__2_n_0\,
      I1 => \m_reg_reg_i_18__2_n_0\,
      O => \m_reg_reg_i_1__2_n_0\,
      S => m_reg_reg_10(3)
    );
\m_reg_reg_i_20__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_reg_reg_i_63__2_n_0\,
      I1 => \m_reg_reg_i_64__2_n_0\,
      O => \m_reg_reg_i_20__2_n_0\,
      S => m_reg_reg_10(2)
    );
\m_reg_reg_i_21__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_reg_reg_i_65__0_n_0\,
      I1 => \m_reg_reg_i_66__0_n_0\,
      O => \m_reg_reg_i_21__2_n_0\,
      S => m_reg_reg_10(2)
    );
\m_reg_reg_i_22__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_reg_reg_i_67__0_n_0\,
      I1 => \m_reg_reg_i_68__0_n_0\,
      O => \m_reg_reg_i_22__2_n_0\,
      S => m_reg_reg_10(2)
    );
\m_reg_reg_i_23__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_reg_reg_i_69__0_n_0\,
      I1 => \m_reg_reg_i_70__0_n_0\,
      O => \m_reg_reg_i_23__2_n_0\,
      S => m_reg_reg_10(2)
    );
\m_reg_reg_i_24__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_reg_reg_i_71__0_n_0\,
      I1 => \m_reg_reg_i_72__0_n_0\,
      O => \m_reg_reg_i_24__2_n_0\,
      S => m_reg_reg_10(2)
    );
\m_reg_reg_i_25__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_reg_reg_i_73__0_n_0\,
      I1 => \m_reg_reg_i_74__0_n_0\,
      O => \m_reg_reg_i_25__2_n_0\,
      S => m_reg_reg_10(2)
    );
\m_reg_reg_i_26__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_reg_reg_i_75__0_n_0\,
      I1 => \m_reg_reg_i_76__0_n_0\,
      O => \m_reg_reg_i_26__2_n_0\,
      S => m_reg_reg_10(2)
    );
\m_reg_reg_i_27__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_reg_reg_i_77__0_n_0\,
      I1 => \m_reg_reg_i_78__0_n_0\,
      O => \m_reg_reg_i_27__2_n_0\,
      S => m_reg_reg_10(2)
    );
\m_reg_reg_i_28__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_reg_reg_i_79__0_n_0\,
      I1 => \m_reg_reg_i_80__0_n_0\,
      O => \m_reg_reg_i_28__2_n_0\,
      S => m_reg_reg_10(2)
    );
\m_reg_reg_i_29__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_reg_reg_i_81__0_n_0\,
      I1 => \m_reg_reg_i_82__0_n_0\,
      O => \m_reg_reg_i_29__2_n_0\,
      S => m_reg_reg_10(2)
    );
\m_reg_reg_i_2__2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_reg_reg_i_19__2_n_0\,
      I1 => \m_reg_reg_i_20__2_n_0\,
      O => \m_reg_reg_i_2__2_n_0\,
      S => m_reg_reg_10(3)
    );
\m_reg_reg_i_30__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_reg_reg_i_83__0_n_0\,
      I1 => \m_reg_reg_i_84__0_n_0\,
      O => \m_reg_reg_i_30__2_n_0\,
      S => m_reg_reg_10(2)
    );
\m_reg_reg_i_31__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_reg_reg_i_85__0_n_0\,
      I1 => \m_reg_reg_i_86__0_n_0\,
      O => \m_reg_reg_i_31__2_n_0\,
      S => m_reg_reg_10(2)
    );
\m_reg_reg_i_32__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_reg_reg_i_87__0_n_0\,
      I1 => \m_reg_reg_i_88__0_n_0\,
      O => \m_reg_reg_i_32__2_n_0\,
      S => m_reg_reg_10(2)
    );
\m_reg_reg_i_33__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_4(7),
      I1 => m_reg_reg_5(7),
      I2 => m_reg_reg_3(0),
      I3 => m_reg_reg_6(7),
      I4 => m_reg_reg_3(1),
      O => \^din1\(7)
    );
\m_reg_reg_i_34__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_7(7),
      I1 => m_reg_reg_8(7),
      I2 => m_reg_reg_3(0),
      I3 => m_reg_reg_9(7),
      I4 => m_reg_reg_3(1),
      O => \^din0\(7)
    );
\m_reg_reg_i_35__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_1(7),
      I1 => m_reg_reg_2(7),
      I2 => m_reg_reg_3(0),
      I3 => DOADO(7),
      I4 => m_reg_reg_3(1),
      O => \^din2\(7)
    );
\m_reg_reg_i_36__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_4(6),
      I1 => m_reg_reg_5(6),
      I2 => m_reg_reg_3(0),
      I3 => m_reg_reg_6(6),
      I4 => m_reg_reg_3(1),
      O => \^din1\(6)
    );
\m_reg_reg_i_37__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_7(6),
      I1 => m_reg_reg_8(6),
      I2 => m_reg_reg_3(0),
      I3 => m_reg_reg_9(6),
      I4 => m_reg_reg_3(1),
      O => \^din0\(6)
    );
\m_reg_reg_i_38__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_1(6),
      I1 => m_reg_reg_2(6),
      I2 => m_reg_reg_3(0),
      I3 => DOADO(6),
      I4 => m_reg_reg_3(1),
      O => \^din2\(6)
    );
\m_reg_reg_i_39__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_4(5),
      I1 => m_reg_reg_5(5),
      I2 => m_reg_reg_3(0),
      I3 => m_reg_reg_6(5),
      I4 => m_reg_reg_3(1),
      O => \^din1\(5)
    );
\m_reg_reg_i_3__2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_reg_reg_i_21__2_n_0\,
      I1 => \m_reg_reg_i_22__2_n_0\,
      O => \m_reg_reg_i_3__2_n_0\,
      S => m_reg_reg_10(3)
    );
\m_reg_reg_i_40__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_7(5),
      I1 => m_reg_reg_8(5),
      I2 => m_reg_reg_3(0),
      I3 => m_reg_reg_9(5),
      I4 => m_reg_reg_3(1),
      O => \^din0\(5)
    );
\m_reg_reg_i_41__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_1(5),
      I1 => m_reg_reg_2(5),
      I2 => m_reg_reg_3(0),
      I3 => DOADO(5),
      I4 => m_reg_reg_3(1),
      O => \^din2\(5)
    );
\m_reg_reg_i_42__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_4(4),
      I1 => m_reg_reg_5(4),
      I2 => m_reg_reg_3(0),
      I3 => m_reg_reg_6(4),
      I4 => m_reg_reg_3(1),
      O => \^din1\(4)
    );
\m_reg_reg_i_43__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_7(4),
      I1 => m_reg_reg_8(4),
      I2 => m_reg_reg_3(0),
      I3 => m_reg_reg_9(4),
      I4 => m_reg_reg_3(1),
      O => \^din0\(4)
    );
\m_reg_reg_i_44__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_1(4),
      I1 => m_reg_reg_2(4),
      I2 => m_reg_reg_3(0),
      I3 => DOADO(4),
      I4 => m_reg_reg_3(1),
      O => \^din2\(4)
    );
\m_reg_reg_i_45__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_4(3),
      I1 => m_reg_reg_5(3),
      I2 => m_reg_reg_3(0),
      I3 => m_reg_reg_6(3),
      I4 => m_reg_reg_3(1),
      O => \^din1\(3)
    );
\m_reg_reg_i_46__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_7(3),
      I1 => m_reg_reg_8(3),
      I2 => m_reg_reg_3(0),
      I3 => m_reg_reg_9(3),
      I4 => m_reg_reg_3(1),
      O => \^din0\(3)
    );
\m_reg_reg_i_47__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_1(3),
      I1 => m_reg_reg_2(3),
      I2 => m_reg_reg_3(0),
      I3 => DOADO(3),
      I4 => m_reg_reg_3(1),
      O => \^din2\(3)
    );
\m_reg_reg_i_48__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_4(2),
      I1 => m_reg_reg_5(2),
      I2 => m_reg_reg_3(0),
      I3 => m_reg_reg_6(2),
      I4 => m_reg_reg_3(1),
      O => \^din1\(2)
    );
\m_reg_reg_i_49__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_7(2),
      I1 => m_reg_reg_8(2),
      I2 => m_reg_reg_3(0),
      I3 => m_reg_reg_9(2),
      I4 => m_reg_reg_3(1),
      O => \^din0\(2)
    );
\m_reg_reg_i_4__2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_reg_reg_i_23__2_n_0\,
      I1 => \m_reg_reg_i_24__2_n_0\,
      O => \m_reg_reg_i_4__2_n_0\,
      S => m_reg_reg_10(3)
    );
\m_reg_reg_i_50__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_1(2),
      I1 => m_reg_reg_2(2),
      I2 => m_reg_reg_3(0),
      I3 => DOADO(2),
      I4 => m_reg_reg_3(1),
      O => \^din2\(2)
    );
\m_reg_reg_i_51__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_4(1),
      I1 => m_reg_reg_5(1),
      I2 => m_reg_reg_3(0),
      I3 => m_reg_reg_6(1),
      I4 => m_reg_reg_3(1),
      O => \^din1\(1)
    );
\m_reg_reg_i_52__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_7(1),
      I1 => m_reg_reg_8(1),
      I2 => m_reg_reg_3(0),
      I3 => m_reg_reg_9(1),
      I4 => m_reg_reg_3(1),
      O => \^din0\(1)
    );
\m_reg_reg_i_53__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_1(1),
      I1 => m_reg_reg_2(1),
      I2 => m_reg_reg_3(0),
      I3 => DOADO(1),
      I4 => m_reg_reg_3(1),
      O => \^din2\(1)
    );
\m_reg_reg_i_54__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_4(0),
      I1 => m_reg_reg_5(0),
      I2 => m_reg_reg_3(0),
      I3 => m_reg_reg_6(0),
      I4 => m_reg_reg_3(1),
      O => \^din1\(0)
    );
\m_reg_reg_i_55__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_7(0),
      I1 => m_reg_reg_8(0),
      I2 => m_reg_reg_3(0),
      I3 => m_reg_reg_9(0),
      I4 => m_reg_reg_3(1),
      O => \^din0\(0)
    );
\m_reg_reg_i_56__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_1(0),
      I1 => m_reg_reg_2(0),
      I2 => m_reg_reg_3(0),
      I3 => DOADO(0),
      I4 => m_reg_reg_3(1),
      O => \^din2\(0)
    );
\m_reg_reg_i_57__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_17__2_0\(7),
      I1 => \m_reg_reg_i_17__2_1\(7),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_17__2_2\(7),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_17__2_3\(7),
      O => \m_reg_reg_i_57__2_n_0\
    );
\m_reg_reg_i_58__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_17__2_4\(7),
      I1 => \m_reg_reg_i_17__2_5\(7),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_17__2_6\(7),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_17__2_7\(7),
      O => \m_reg_reg_i_58__2_n_0\
    );
\m_reg_reg_i_59__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_18__2_0\(7),
      I1 => \m_reg_reg_i_18__2_1\(7),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_18__2_2\(7),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_18__2_3\(7),
      O => \m_reg_reg_i_59__2_n_0\
    );
\m_reg_reg_i_5__2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_reg_reg_i_25__2_n_0\,
      I1 => \m_reg_reg_i_26__2_n_0\,
      O => \m_reg_reg_i_5__2_n_0\,
      S => m_reg_reg_10(3)
    );
\m_reg_reg_i_60__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_18__2_4\(7),
      I1 => \m_reg_reg_i_18__2_5\(7),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_18__2_6\(7),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_18__2_7\(7),
      O => \m_reg_reg_i_60__2_n_0\
    );
\m_reg_reg_i_61__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_17__2_0\(6),
      I1 => \m_reg_reg_i_17__2_1\(6),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_17__2_2\(6),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_17__2_3\(6),
      O => \m_reg_reg_i_61__2_n_0\
    );
\m_reg_reg_i_62__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_17__2_4\(6),
      I1 => \m_reg_reg_i_17__2_5\(6),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_17__2_6\(6),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_17__2_7\(6),
      O => \m_reg_reg_i_62__2_n_0\
    );
\m_reg_reg_i_63__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_18__2_0\(6),
      I1 => \m_reg_reg_i_18__2_1\(6),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_18__2_2\(6),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_18__2_3\(6),
      O => \m_reg_reg_i_63__2_n_0\
    );
\m_reg_reg_i_64__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_18__2_4\(6),
      I1 => \m_reg_reg_i_18__2_5\(6),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_18__2_6\(6),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_18__2_7\(6),
      O => \m_reg_reg_i_64__2_n_0\
    );
\m_reg_reg_i_65__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_17__2_0\(5),
      I1 => \m_reg_reg_i_17__2_1\(5),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_17__2_2\(5),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_17__2_3\(5),
      O => \m_reg_reg_i_65__0_n_0\
    );
\m_reg_reg_i_66__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_17__2_4\(5),
      I1 => \m_reg_reg_i_17__2_5\(5),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_17__2_6\(5),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_17__2_7\(5),
      O => \m_reg_reg_i_66__0_n_0\
    );
\m_reg_reg_i_67__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_18__2_0\(5),
      I1 => \m_reg_reg_i_18__2_1\(5),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_18__2_2\(5),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_18__2_3\(5),
      O => \m_reg_reg_i_67__0_n_0\
    );
\m_reg_reg_i_68__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_18__2_4\(5),
      I1 => \m_reg_reg_i_18__2_5\(5),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_18__2_6\(5),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_18__2_7\(5),
      O => \m_reg_reg_i_68__0_n_0\
    );
\m_reg_reg_i_69__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_17__2_0\(4),
      I1 => \m_reg_reg_i_17__2_1\(4),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_17__2_2\(4),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_17__2_3\(4),
      O => \m_reg_reg_i_69__0_n_0\
    );
\m_reg_reg_i_6__2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_reg_reg_i_27__2_n_0\,
      I1 => \m_reg_reg_i_28__2_n_0\,
      O => \m_reg_reg_i_6__2_n_0\,
      S => m_reg_reg_10(3)
    );
\m_reg_reg_i_70__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_17__2_4\(4),
      I1 => \m_reg_reg_i_17__2_5\(4),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_17__2_6\(4),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_17__2_7\(4),
      O => \m_reg_reg_i_70__0_n_0\
    );
\m_reg_reg_i_71__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_18__2_0\(4),
      I1 => \m_reg_reg_i_18__2_1\(4),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_18__2_2\(4),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_18__2_3\(4),
      O => \m_reg_reg_i_71__0_n_0\
    );
\m_reg_reg_i_72__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_18__2_4\(4),
      I1 => \m_reg_reg_i_18__2_5\(4),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_18__2_6\(4),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_18__2_7\(4),
      O => \m_reg_reg_i_72__0_n_0\
    );
\m_reg_reg_i_73__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_17__2_0\(3),
      I1 => \m_reg_reg_i_17__2_1\(3),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_17__2_2\(3),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_17__2_3\(3),
      O => \m_reg_reg_i_73__0_n_0\
    );
\m_reg_reg_i_74__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_17__2_4\(3),
      I1 => \m_reg_reg_i_17__2_5\(3),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_17__2_6\(3),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_17__2_7\(3),
      O => \m_reg_reg_i_74__0_n_0\
    );
\m_reg_reg_i_75__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_18__2_0\(3),
      I1 => \m_reg_reg_i_18__2_1\(3),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_18__2_2\(3),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_18__2_3\(3),
      O => \m_reg_reg_i_75__0_n_0\
    );
\m_reg_reg_i_76__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_18__2_4\(3),
      I1 => \m_reg_reg_i_18__2_5\(3),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_18__2_6\(3),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_18__2_7\(3),
      O => \m_reg_reg_i_76__0_n_0\
    );
\m_reg_reg_i_77__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_17__2_0\(2),
      I1 => \m_reg_reg_i_17__2_1\(2),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_17__2_2\(2),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_17__2_3\(2),
      O => \m_reg_reg_i_77__0_n_0\
    );
\m_reg_reg_i_78__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_17__2_4\(2),
      I1 => \m_reg_reg_i_17__2_5\(2),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_17__2_6\(2),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_17__2_7\(2),
      O => \m_reg_reg_i_78__0_n_0\
    );
\m_reg_reg_i_79__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_18__2_0\(2),
      I1 => \m_reg_reg_i_18__2_1\(2),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_18__2_2\(2),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_18__2_3\(2),
      O => \m_reg_reg_i_79__0_n_0\
    );
\m_reg_reg_i_7__2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_reg_reg_i_29__2_n_0\,
      I1 => \m_reg_reg_i_30__2_n_0\,
      O => \m_reg_reg_i_7__2_n_0\,
      S => m_reg_reg_10(3)
    );
\m_reg_reg_i_80__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_18__2_4\(2),
      I1 => \m_reg_reg_i_18__2_5\(2),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_18__2_6\(2),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_18__2_7\(2),
      O => \m_reg_reg_i_80__0_n_0\
    );
\m_reg_reg_i_81__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_17__2_0\(1),
      I1 => \m_reg_reg_i_17__2_1\(1),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_17__2_2\(1),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_17__2_3\(1),
      O => \m_reg_reg_i_81__0_n_0\
    );
\m_reg_reg_i_82__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_17__2_4\(1),
      I1 => \m_reg_reg_i_17__2_5\(1),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_17__2_6\(1),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_17__2_7\(1),
      O => \m_reg_reg_i_82__0_n_0\
    );
\m_reg_reg_i_83__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_18__2_0\(1),
      I1 => \m_reg_reg_i_18__2_1\(1),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_18__2_2\(1),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_18__2_3\(1),
      O => \m_reg_reg_i_83__0_n_0\
    );
\m_reg_reg_i_84__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_18__2_4\(1),
      I1 => \m_reg_reg_i_18__2_5\(1),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_18__2_6\(1),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_18__2_7\(1),
      O => \m_reg_reg_i_84__0_n_0\
    );
\m_reg_reg_i_85__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_17__2_0\(0),
      I1 => \m_reg_reg_i_17__2_1\(0),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_17__2_2\(0),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_17__2_3\(0),
      O => \m_reg_reg_i_85__0_n_0\
    );
\m_reg_reg_i_86__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_17__2_4\(0),
      I1 => \m_reg_reg_i_17__2_5\(0),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_17__2_6\(0),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_17__2_7\(0),
      O => \m_reg_reg_i_86__0_n_0\
    );
\m_reg_reg_i_87__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_18__2_0\(0),
      I1 => \m_reg_reg_i_18__2_1\(0),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_18__2_2\(0),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_18__2_3\(0),
      O => \m_reg_reg_i_87__0_n_0\
    );
\m_reg_reg_i_88__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_18__2_4\(0),
      I1 => \m_reg_reg_i_18__2_5\(0),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_18__2_6\(0),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_18__2_7\(0),
      O => \m_reg_reg_i_88__0_n_0\
    );
\m_reg_reg_i_8__2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_reg_reg_i_31__2_n_0\,
      I1 => \m_reg_reg_i_32__2_n_0\,
      O => \m_reg_reg_i_8__2_n_0\,
      S => m_reg_reg_10(3)
    );
\m_reg_reg_i_9__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \^din1\(7),
      I1 => \^din0\(7),
      I2 => m_reg_reg_0(0),
      I3 => \^din2\(7),
      I4 => m_reg_reg_0(1),
      O => \m_reg_reg_i_9__2_n_0\
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => Q(7),
      A(28) => Q(7),
      A(27) => Q(7),
      A(26) => Q(7),
      A(25) => Q(7),
      A(24) => Q(7),
      A(23) => Q(7),
      A(22) => Q(7),
      A(21) => Q(7),
      A(20) => Q(7),
      A(19) => Q(7),
      A(18) => Q(7),
      A(17) => Q(7),
      A(16) => Q(7),
      A(15) => Q(7),
      A(14) => Q(7),
      A(13) => Q(7),
      A(12) => Q(7),
      A(11) => Q(7),
      A(10) => Q(7),
      A(9) => Q(7),
      A(8) => Q(7),
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_reg_reg_i_1_n_0,
      B(16) => p_reg_reg_i_1_n_0,
      B(15) => p_reg_reg_i_1_n_0,
      B(14) => p_reg_reg_i_1_n_0,
      B(13) => p_reg_reg_i_1_n_0,
      B(12) => p_reg_reg_i_1_n_0,
      B(11) => p_reg_reg_i_1_n_0,
      B(10) => p_reg_reg_i_1_n_0,
      B(9) => p_reg_reg_i_1_n_0,
      B(8) => p_reg_reg_i_1_n_0,
      B(7) => p_reg_reg_i_1_n_0,
      B(6) => p_reg_reg_i_2_n_0,
      B(5) => p_reg_reg_i_3_n_0,
      B(4) => p_reg_reg_i_4_n_0,
      B(3) => p_reg_reg_i_5_n_0,
      B(2) => p_reg_reg_i_6_n_0,
      B(1) => p_reg_reg_i_7_n_0,
      B(0) => p_reg_reg_i_8_n_0,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_block_pp0_stage0_subdone,
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => m_reg_reg_n_106,
      PCIN(46) => m_reg_reg_n_107,
      PCIN(45) => m_reg_reg_n_108,
      PCIN(44) => m_reg_reg_n_109,
      PCIN(43) => m_reg_reg_n_110,
      PCIN(42) => m_reg_reg_n_111,
      PCIN(41) => m_reg_reg_n_112,
      PCIN(40) => m_reg_reg_n_113,
      PCIN(39) => m_reg_reg_n_114,
      PCIN(38) => m_reg_reg_n_115,
      PCIN(37) => m_reg_reg_n_116,
      PCIN(36) => m_reg_reg_n_117,
      PCIN(35) => m_reg_reg_n_118,
      PCIN(34) => m_reg_reg_n_119,
      PCIN(33) => m_reg_reg_n_120,
      PCIN(32) => m_reg_reg_n_121,
      PCIN(31) => m_reg_reg_n_122,
      PCIN(30) => m_reg_reg_n_123,
      PCIN(29) => m_reg_reg_n_124,
      PCIN(28) => m_reg_reg_n_125,
      PCIN(27) => m_reg_reg_n_126,
      PCIN(26) => m_reg_reg_n_127,
      PCIN(25) => m_reg_reg_n_128,
      PCIN(24) => m_reg_reg_n_129,
      PCIN(23) => m_reg_reg_n_130,
      PCIN(22) => m_reg_reg_n_131,
      PCIN(21) => m_reg_reg_n_132,
      PCIN(20) => m_reg_reg_n_133,
      PCIN(19) => m_reg_reg_n_134,
      PCIN(18) => m_reg_reg_n_135,
      PCIN(17) => m_reg_reg_n_136,
      PCIN(16) => m_reg_reg_n_137,
      PCIN(15) => m_reg_reg_n_138,
      PCIN(14) => m_reg_reg_n_139,
      PCIN(13) => m_reg_reg_n_140,
      PCIN(12) => m_reg_reg_n_141,
      PCIN(11) => m_reg_reg_n_142,
      PCIN(10) => m_reg_reg_n_143,
      PCIN(9) => m_reg_reg_n_144,
      PCIN(8) => m_reg_reg_n_145,
      PCIN(7) => m_reg_reg_n_146,
      PCIN(6) => m_reg_reg_n_147,
      PCIN(5) => m_reg_reg_n_148,
      PCIN(4) => m_reg_reg_n_149,
      PCIN(3) => m_reg_reg_n_150,
      PCIN(2) => m_reg_reg_n_151,
      PCIN(1) => m_reg_reg_n_152,
      PCIN(0) => m_reg_reg_n_153,
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
p_reg_reg_i_1: unisim.vcomponents.MUXF8
     port map (
      I0 => p_reg_reg_i_9_n_0,
      I1 => p_reg_reg_i_10_n_0,
      O => p_reg_reg_i_1_n_0,
      S => p_reg_reg_0(3)
    );
p_reg_reg_i_10: unisim.vcomponents.MUXF7
     port map (
      I0 => p_reg_reg_i_27_n_0,
      I1 => p_reg_reg_i_28_n_0,
      O => p_reg_reg_i_10_n_0,
      S => p_reg_reg_0(2)
    );
p_reg_reg_i_11: unisim.vcomponents.MUXF7
     port map (
      I0 => p_reg_reg_i_29_n_0,
      I1 => p_reg_reg_i_30_n_0,
      O => p_reg_reg_i_11_n_0,
      S => p_reg_reg_0(2)
    );
p_reg_reg_i_12: unisim.vcomponents.MUXF7
     port map (
      I0 => p_reg_reg_i_31_n_0,
      I1 => p_reg_reg_i_32_n_0,
      O => p_reg_reg_i_12_n_0,
      S => p_reg_reg_0(2)
    );
p_reg_reg_i_13: unisim.vcomponents.MUXF7
     port map (
      I0 => p_reg_reg_i_33_n_0,
      I1 => p_reg_reg_i_34_n_0,
      O => p_reg_reg_i_13_n_0,
      S => p_reg_reg_0(2)
    );
p_reg_reg_i_14: unisim.vcomponents.MUXF7
     port map (
      I0 => p_reg_reg_i_35_n_0,
      I1 => p_reg_reg_i_36_n_0,
      O => p_reg_reg_i_14_n_0,
      S => p_reg_reg_0(2)
    );
p_reg_reg_i_15: unisim.vcomponents.MUXF7
     port map (
      I0 => p_reg_reg_i_37_n_0,
      I1 => p_reg_reg_i_38_n_0,
      O => p_reg_reg_i_15_n_0,
      S => p_reg_reg_0(2)
    );
p_reg_reg_i_16: unisim.vcomponents.MUXF7
     port map (
      I0 => p_reg_reg_i_39_n_0,
      I1 => p_reg_reg_i_40_n_0,
      O => p_reg_reg_i_16_n_0,
      S => p_reg_reg_0(2)
    );
p_reg_reg_i_17: unisim.vcomponents.MUXF7
     port map (
      I0 => p_reg_reg_i_41_n_0,
      I1 => p_reg_reg_i_42_n_0,
      O => p_reg_reg_i_17_n_0,
      S => p_reg_reg_0(2)
    );
p_reg_reg_i_18: unisim.vcomponents.MUXF7
     port map (
      I0 => p_reg_reg_i_43_n_0,
      I1 => p_reg_reg_i_44_n_0,
      O => p_reg_reg_i_18_n_0,
      S => p_reg_reg_0(2)
    );
p_reg_reg_i_19: unisim.vcomponents.MUXF7
     port map (
      I0 => p_reg_reg_i_45_n_0,
      I1 => p_reg_reg_i_46_n_0,
      O => p_reg_reg_i_19_n_0,
      S => p_reg_reg_0(2)
    );
p_reg_reg_i_2: unisim.vcomponents.MUXF8
     port map (
      I0 => p_reg_reg_i_11_n_0,
      I1 => p_reg_reg_i_12_n_0,
      O => p_reg_reg_i_2_n_0,
      S => p_reg_reg_0(3)
    );
p_reg_reg_i_20: unisim.vcomponents.MUXF7
     port map (
      I0 => p_reg_reg_i_47_n_0,
      I1 => p_reg_reg_i_48_n_0,
      O => p_reg_reg_i_20_n_0,
      S => p_reg_reg_0(2)
    );
p_reg_reg_i_21: unisim.vcomponents.MUXF7
     port map (
      I0 => p_reg_reg_i_49_n_0,
      I1 => p_reg_reg_i_50_n_0,
      O => p_reg_reg_i_21_n_0,
      S => p_reg_reg_0(2)
    );
p_reg_reg_i_22: unisim.vcomponents.MUXF7
     port map (
      I0 => p_reg_reg_i_51_n_0,
      I1 => p_reg_reg_i_52_n_0,
      O => p_reg_reg_i_22_n_0,
      S => p_reg_reg_0(2)
    );
p_reg_reg_i_23: unisim.vcomponents.MUXF7
     port map (
      I0 => p_reg_reg_i_53_n_0,
      I1 => p_reg_reg_i_54_n_0,
      O => p_reg_reg_i_23_n_0,
      S => p_reg_reg_0(2)
    );
p_reg_reg_i_24: unisim.vcomponents.MUXF7
     port map (
      I0 => p_reg_reg_i_55_n_0,
      I1 => p_reg_reg_i_56_n_0,
      O => p_reg_reg_i_24_n_0,
      S => p_reg_reg_0(2)
    );
p_reg_reg_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_reg_reg_i_9_0(7),
      I1 => p_reg_reg_i_9_1(7),
      I2 => p_reg_reg_0(1),
      I3 => p_reg_reg_i_9_2(7),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_i_9_3(7),
      O => p_reg_reg_i_25_n_0
    );
p_reg_reg_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_reg_reg_i_9_4(7),
      I1 => p_reg_reg_i_9_5(7),
      I2 => p_reg_reg_0(1),
      I3 => p_reg_reg_i_9_6(7),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_i_9_7(7),
      O => p_reg_reg_i_26_n_0
    );
p_reg_reg_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_reg_reg_i_10_0(7),
      I1 => p_reg_reg_i_10_1(7),
      I2 => p_reg_reg_0(1),
      I3 => p_reg_reg_i_10_2(7),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_i_10_3(7),
      O => p_reg_reg_i_27_n_0
    );
p_reg_reg_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_reg_reg_i_10_4(7),
      I1 => p_reg_reg_i_10_5(7),
      I2 => p_reg_reg_0(1),
      I3 => p_reg_reg_i_10_6(7),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_i_10_7(7),
      O => p_reg_reg_i_28_n_0
    );
p_reg_reg_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_reg_reg_i_9_0(6),
      I1 => p_reg_reg_i_9_1(6),
      I2 => p_reg_reg_0(1),
      I3 => p_reg_reg_i_9_2(6),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_i_9_3(6),
      O => p_reg_reg_i_29_n_0
    );
p_reg_reg_i_3: unisim.vcomponents.MUXF8
     port map (
      I0 => p_reg_reg_i_13_n_0,
      I1 => p_reg_reg_i_14_n_0,
      O => p_reg_reg_i_3_n_0,
      S => p_reg_reg_0(3)
    );
p_reg_reg_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_reg_reg_i_9_4(6),
      I1 => p_reg_reg_i_9_5(6),
      I2 => p_reg_reg_0(1),
      I3 => p_reg_reg_i_9_6(6),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_i_9_7(6),
      O => p_reg_reg_i_30_n_0
    );
p_reg_reg_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_reg_reg_i_10_0(6),
      I1 => p_reg_reg_i_10_1(6),
      I2 => p_reg_reg_0(1),
      I3 => p_reg_reg_i_10_2(6),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_i_10_3(6),
      O => p_reg_reg_i_31_n_0
    );
p_reg_reg_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_reg_reg_i_10_4(6),
      I1 => p_reg_reg_i_10_5(6),
      I2 => p_reg_reg_0(1),
      I3 => p_reg_reg_i_10_6(6),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_i_10_7(6),
      O => p_reg_reg_i_32_n_0
    );
p_reg_reg_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_reg_reg_i_9_0(5),
      I1 => p_reg_reg_i_9_1(5),
      I2 => p_reg_reg_0(1),
      I3 => p_reg_reg_i_9_2(5),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_i_9_3(5),
      O => p_reg_reg_i_33_n_0
    );
p_reg_reg_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_reg_reg_i_9_4(5),
      I1 => p_reg_reg_i_9_5(5),
      I2 => p_reg_reg_0(1),
      I3 => p_reg_reg_i_9_6(5),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_i_9_7(5),
      O => p_reg_reg_i_34_n_0
    );
p_reg_reg_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_reg_reg_i_10_0(5),
      I1 => p_reg_reg_i_10_1(5),
      I2 => p_reg_reg_0(1),
      I3 => p_reg_reg_i_10_2(5),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_i_10_3(5),
      O => p_reg_reg_i_35_n_0
    );
p_reg_reg_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_reg_reg_i_10_4(5),
      I1 => p_reg_reg_i_10_5(5),
      I2 => p_reg_reg_0(1),
      I3 => p_reg_reg_i_10_6(5),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_i_10_7(5),
      O => p_reg_reg_i_36_n_0
    );
p_reg_reg_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_reg_reg_i_9_0(4),
      I1 => p_reg_reg_i_9_1(4),
      I2 => p_reg_reg_0(1),
      I3 => p_reg_reg_i_9_2(4),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_i_9_3(4),
      O => p_reg_reg_i_37_n_0
    );
p_reg_reg_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_reg_reg_i_9_4(4),
      I1 => p_reg_reg_i_9_5(4),
      I2 => p_reg_reg_0(1),
      I3 => p_reg_reg_i_9_6(4),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_i_9_7(4),
      O => p_reg_reg_i_38_n_0
    );
p_reg_reg_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_reg_reg_i_10_0(4),
      I1 => p_reg_reg_i_10_1(4),
      I2 => p_reg_reg_0(1),
      I3 => p_reg_reg_i_10_2(4),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_i_10_3(4),
      O => p_reg_reg_i_39_n_0
    );
p_reg_reg_i_4: unisim.vcomponents.MUXF8
     port map (
      I0 => p_reg_reg_i_15_n_0,
      I1 => p_reg_reg_i_16_n_0,
      O => p_reg_reg_i_4_n_0,
      S => p_reg_reg_0(3)
    );
p_reg_reg_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_reg_reg_i_10_4(4),
      I1 => p_reg_reg_i_10_5(4),
      I2 => p_reg_reg_0(1),
      I3 => p_reg_reg_i_10_6(4),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_i_10_7(4),
      O => p_reg_reg_i_40_n_0
    );
p_reg_reg_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_reg_reg_i_9_0(3),
      I1 => p_reg_reg_i_9_1(3),
      I2 => p_reg_reg_0(1),
      I3 => p_reg_reg_i_9_2(3),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_i_9_3(3),
      O => p_reg_reg_i_41_n_0
    );
p_reg_reg_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_reg_reg_i_9_4(3),
      I1 => p_reg_reg_i_9_5(3),
      I2 => p_reg_reg_0(1),
      I3 => p_reg_reg_i_9_6(3),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_i_9_7(3),
      O => p_reg_reg_i_42_n_0
    );
p_reg_reg_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_reg_reg_i_10_0(3),
      I1 => p_reg_reg_i_10_1(3),
      I2 => p_reg_reg_0(1),
      I3 => p_reg_reg_i_10_2(3),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_i_10_3(3),
      O => p_reg_reg_i_43_n_0
    );
p_reg_reg_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_reg_reg_i_10_4(3),
      I1 => p_reg_reg_i_10_5(3),
      I2 => p_reg_reg_0(1),
      I3 => p_reg_reg_i_10_6(3),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_i_10_7(3),
      O => p_reg_reg_i_44_n_0
    );
p_reg_reg_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_reg_reg_i_9_0(2),
      I1 => p_reg_reg_i_9_1(2),
      I2 => p_reg_reg_0(1),
      I3 => p_reg_reg_i_9_2(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_i_9_3(2),
      O => p_reg_reg_i_45_n_0
    );
p_reg_reg_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_reg_reg_i_9_4(2),
      I1 => p_reg_reg_i_9_5(2),
      I2 => p_reg_reg_0(1),
      I3 => p_reg_reg_i_9_6(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_i_9_7(2),
      O => p_reg_reg_i_46_n_0
    );
p_reg_reg_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_reg_reg_i_10_0(2),
      I1 => p_reg_reg_i_10_1(2),
      I2 => p_reg_reg_0(1),
      I3 => p_reg_reg_i_10_2(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_i_10_3(2),
      O => p_reg_reg_i_47_n_0
    );
p_reg_reg_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_reg_reg_i_10_4(2),
      I1 => p_reg_reg_i_10_5(2),
      I2 => p_reg_reg_0(1),
      I3 => p_reg_reg_i_10_6(2),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_i_10_7(2),
      O => p_reg_reg_i_48_n_0
    );
p_reg_reg_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_reg_reg_i_9_0(1),
      I1 => p_reg_reg_i_9_1(1),
      I2 => p_reg_reg_0(1),
      I3 => p_reg_reg_i_9_2(1),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_i_9_3(1),
      O => p_reg_reg_i_49_n_0
    );
p_reg_reg_i_5: unisim.vcomponents.MUXF8
     port map (
      I0 => p_reg_reg_i_17_n_0,
      I1 => p_reg_reg_i_18_n_0,
      O => p_reg_reg_i_5_n_0,
      S => p_reg_reg_0(3)
    );
p_reg_reg_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_reg_reg_i_9_4(1),
      I1 => p_reg_reg_i_9_5(1),
      I2 => p_reg_reg_0(1),
      I3 => p_reg_reg_i_9_6(1),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_i_9_7(1),
      O => p_reg_reg_i_50_n_0
    );
p_reg_reg_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_reg_reg_i_10_0(1),
      I1 => p_reg_reg_i_10_1(1),
      I2 => p_reg_reg_0(1),
      I3 => p_reg_reg_i_10_2(1),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_i_10_3(1),
      O => p_reg_reg_i_51_n_0
    );
p_reg_reg_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_reg_reg_i_10_4(1),
      I1 => p_reg_reg_i_10_5(1),
      I2 => p_reg_reg_0(1),
      I3 => p_reg_reg_i_10_6(1),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_i_10_7(1),
      O => p_reg_reg_i_52_n_0
    );
p_reg_reg_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_reg_reg_i_9_0(0),
      I1 => p_reg_reg_i_9_1(0),
      I2 => p_reg_reg_0(1),
      I3 => p_reg_reg_i_9_2(0),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_i_9_3(0),
      O => p_reg_reg_i_53_n_0
    );
p_reg_reg_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_reg_reg_i_9_4(0),
      I1 => p_reg_reg_i_9_5(0),
      I2 => p_reg_reg_0(1),
      I3 => p_reg_reg_i_9_6(0),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_i_9_7(0),
      O => p_reg_reg_i_54_n_0
    );
p_reg_reg_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_reg_reg_i_10_0(0),
      I1 => p_reg_reg_i_10_1(0),
      I2 => p_reg_reg_0(1),
      I3 => p_reg_reg_i_10_2(0),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_i_10_3(0),
      O => p_reg_reg_i_55_n_0
    );
p_reg_reg_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_reg_reg_i_10_4(0),
      I1 => p_reg_reg_i_10_5(0),
      I2 => p_reg_reg_0(1),
      I3 => p_reg_reg_i_10_6(0),
      I4 => p_reg_reg_0(0),
      I5 => p_reg_reg_i_10_7(0),
      O => p_reg_reg_i_56_n_0
    );
p_reg_reg_i_6: unisim.vcomponents.MUXF8
     port map (
      I0 => p_reg_reg_i_19_n_0,
      I1 => p_reg_reg_i_20_n_0,
      O => p_reg_reg_i_6_n_0,
      S => p_reg_reg_0(3)
    );
p_reg_reg_i_7: unisim.vcomponents.MUXF8
     port map (
      I0 => p_reg_reg_i_21_n_0,
      I1 => p_reg_reg_i_22_n_0,
      O => p_reg_reg_i_7_n_0,
      S => p_reg_reg_0(3)
    );
p_reg_reg_i_8: unisim.vcomponents.MUXF8
     port map (
      I0 => p_reg_reg_i_23_n_0,
      I1 => p_reg_reg_i_24_n_0,
      O => p_reg_reg_i_8_n_0,
      S => p_reg_reg_0(3)
    );
p_reg_reg_i_9: unisim.vcomponents.MUXF7
     port map (
      I0 => p_reg_reg_i_25_n_0,
      I1 => p_reg_reg_i_26_n_0,
      O => p_reg_reg_i_9_n_0,
      S => p_reg_reg_0(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_41 is
  port (
    P : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_11_reg_5017_pp0_iter14_reg_reg[6]__0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_reg_5102_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_reg_5102_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg : out STD_LOGIC;
    ram_reg_0 : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ram_reg_8 : out STD_LOGIC;
    ram_reg_9 : out STD_LOGIC;
    ram_reg_10 : out STD_LOGIC;
    ram_reg_11 : out STD_LOGIC;
    ram_reg_12 : out STD_LOGIC;
    ram_reg_13 : out STD_LOGIC;
    ram_reg_14 : out STD_LOGIC;
    ram_reg_15 : out STD_LOGIC;
    ram_reg_16 : out STD_LOGIC;
    ram_reg_17 : out STD_LOGIC;
    ram_reg_18 : out STD_LOGIC;
    ram_reg_19 : out STD_LOGIC;
    ram_reg_20 : out STD_LOGIC;
    ram_reg_21 : out STD_LOGIC;
    ram_reg_22 : out STD_LOGIC;
    \p_reg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    tmp_11_reg_5017_pp0_iter14_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    O : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_reg_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_reg_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_reg_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_8 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_10 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_reg_reg_i_17__1_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__1_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__1_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__1_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__1_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__1_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__1_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__1_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__1_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__1_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__1_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__1_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__1_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__1_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__1_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__1_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_41 : entity is "depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_41;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_41 is
  signal \^p\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \m_reg_reg_i_10__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_11__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_12__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_13__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_14__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_15__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_16__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_17__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_18__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_19__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_1__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_20__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_21__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_22__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_23__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_24__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_25__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_26__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_27__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_28__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_29__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_2__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_30__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_31__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_32__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_33__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_34__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_35__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_36__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_37__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_38__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_39__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_3__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_40__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_41__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_42__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_43__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_44__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_45__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_46__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_47__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_48__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_49__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_4__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_50__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_51__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_52__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_53__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_54__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_55__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_56__2_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_57__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_58__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_59__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_5__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_60__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_61__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_62__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_63__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_64__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_6__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_7__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_8__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_9__1_n_0\ : STD_LOGIC;
  signal m_reg_reg_n_100 : STD_LOGIC;
  signal m_reg_reg_n_101 : STD_LOGIC;
  signal m_reg_reg_n_103 : STD_LOGIC;
  signal m_reg_reg_n_104 : STD_LOGIC;
  signal m_reg_reg_n_105 : STD_LOGIC;
  signal m_reg_reg_n_90 : STD_LOGIC;
  signal m_reg_reg_n_91 : STD_LOGIC;
  signal m_reg_reg_n_92 : STD_LOGIC;
  signal m_reg_reg_n_93 : STD_LOGIC;
  signal m_reg_reg_n_94 : STD_LOGIC;
  signal m_reg_reg_n_95 : STD_LOGIC;
  signal m_reg_reg_n_96 : STD_LOGIC;
  signal m_reg_reg_n_97 : STD_LOGIC;
  signal m_reg_reg_n_98 : STD_LOGIC;
  signal m_reg_reg_n_99 : STD_LOGIC;
  signal \p_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_1\ : STD_LOGIC;
  signal \p_carry__0_n_2\ : STD_LOGIC;
  signal \p_carry__0_n_3\ : STD_LOGIC;
  signal \p_carry__0_n_4\ : STD_LOGIC;
  signal \p_carry__0_n_5\ : STD_LOGIC;
  signal \p_carry__0_n_6\ : STD_LOGIC;
  signal \p_carry__0_n_7\ : STD_LOGIC;
  signal \p_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \p_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \p_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \p_carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \p_carry__1_n_0\ : STD_LOGIC;
  signal \p_carry__1_n_1\ : STD_LOGIC;
  signal \p_carry__1_n_2\ : STD_LOGIC;
  signal \p_carry__1_n_3\ : STD_LOGIC;
  signal \p_carry__1_n_4\ : STD_LOGIC;
  signal \p_carry__1_n_5\ : STD_LOGIC;
  signal \p_carry__1_n_6\ : STD_LOGIC;
  signal \p_carry__1_n_7\ : STD_LOGIC;
  signal \p_carry__2_i_1__1_n_0\ : STD_LOGIC;
  signal \p_carry__2_i_2__1_n_0\ : STD_LOGIC;
  signal \p_carry__2_i_3__1_n_0\ : STD_LOGIC;
  signal \p_carry__2_i_4__1_n_0\ : STD_LOGIC;
  signal \p_carry__2_n_1\ : STD_LOGIC;
  signal \p_carry__2_n_2\ : STD_LOGIC;
  signal \p_carry__2_n_3\ : STD_LOGIC;
  signal \p_carry__2_n_4\ : STD_LOGIC;
  signal \p_carry__2_n_5\ : STD_LOGIC;
  signal \p_carry__2_n_6\ : STD_LOGIC;
  signal \p_carry__2_n_7\ : STD_LOGIC;
  signal \p_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \p_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \p_carry_i_4__1_n_0\ : STD_LOGIC;
  signal p_carry_n_0 : STD_LOGIC;
  signal p_carry_n_1 : STD_LOGIC;
  signal p_carry_n_2 : STD_LOGIC;
  signal p_carry_n_3 : STD_LOGIC;
  signal p_carry_n_4 : STD_LOGIC;
  signal p_carry_n_5 : STD_LOGIC;
  signal p_carry_n_6 : STD_LOGIC;
  signal p_carry_n_7 : STD_LOGIC;
  signal \^ram_reg\ : STD_LOGIC;
  signal \^ram_reg_0\ : STD_LOGIC;
  signal \^ram_reg_1\ : STD_LOGIC;
  signal \^ram_reg_10\ : STD_LOGIC;
  signal \^ram_reg_11\ : STD_LOGIC;
  signal \^ram_reg_12\ : STD_LOGIC;
  signal \^ram_reg_13\ : STD_LOGIC;
  signal \^ram_reg_14\ : STD_LOGIC;
  signal \^ram_reg_15\ : STD_LOGIC;
  signal \^ram_reg_16\ : STD_LOGIC;
  signal \^ram_reg_17\ : STD_LOGIC;
  signal \^ram_reg_18\ : STD_LOGIC;
  signal \^ram_reg_19\ : STD_LOGIC;
  signal \^ram_reg_2\ : STD_LOGIC;
  signal \^ram_reg_20\ : STD_LOGIC;
  signal \^ram_reg_21\ : STD_LOGIC;
  signal \^ram_reg_22\ : STD_LOGIC;
  signal \^ram_reg_3\ : STD_LOGIC;
  signal \^ram_reg_4\ : STD_LOGIC;
  signal \^ram_reg_5\ : STD_LOGIC;
  signal \^ram_reg_6\ : STD_LOGIC;
  signal \^ram_reg_7\ : STD_LOGIC;
  signal \^ram_reg_8\ : STD_LOGIC;
  signal \^ram_reg_9\ : STD_LOGIC;
  signal NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 16 );
  signal NLW_m_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_p_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of p_carry : label is 35;
  attribute ADDER_THRESHOLD of \p_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \p_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \p_carry__2\ : label is 35;
begin
  P(0) <= \^p\(0);
  ram_reg <= \^ram_reg\;
  ram_reg_0 <= \^ram_reg_0\;
  ram_reg_1 <= \^ram_reg_1\;
  ram_reg_10 <= \^ram_reg_10\;
  ram_reg_11 <= \^ram_reg_11\;
  ram_reg_12 <= \^ram_reg_12\;
  ram_reg_13 <= \^ram_reg_13\;
  ram_reg_14 <= \^ram_reg_14\;
  ram_reg_15 <= \^ram_reg_15\;
  ram_reg_16 <= \^ram_reg_16\;
  ram_reg_17 <= \^ram_reg_17\;
  ram_reg_18 <= \^ram_reg_18\;
  ram_reg_19 <= \^ram_reg_19\;
  ram_reg_2 <= \^ram_reg_2\;
  ram_reg_20 <= \^ram_reg_20\;
  ram_reg_21 <= \^ram_reg_21\;
  ram_reg_22 <= \^ram_reg_22\;
  ram_reg_3 <= \^ram_reg_3\;
  ram_reg_4 <= \^ram_reg_4\;
  ram_reg_5 <= \^ram_reg_5\;
  ram_reg_6 <= \^ram_reg_6\;
  ram_reg_7 <= \^ram_reg_7\;
  ram_reg_8 <= \^ram_reg_8\;
  ram_reg_9 <= \^ram_reg_9\;
m_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \m_reg_reg_i_9__1_n_0\,
      A(28) => \m_reg_reg_i_9__1_n_0\,
      A(27) => \m_reg_reg_i_9__1_n_0\,
      A(26) => \m_reg_reg_i_9__1_n_0\,
      A(25) => \m_reg_reg_i_9__1_n_0\,
      A(24) => \m_reg_reg_i_9__1_n_0\,
      A(23) => \m_reg_reg_i_9__1_n_0\,
      A(22) => \m_reg_reg_i_9__1_n_0\,
      A(21) => \m_reg_reg_i_9__1_n_0\,
      A(20) => \m_reg_reg_i_9__1_n_0\,
      A(19) => \m_reg_reg_i_9__1_n_0\,
      A(18) => \m_reg_reg_i_9__1_n_0\,
      A(17) => \m_reg_reg_i_9__1_n_0\,
      A(16) => \m_reg_reg_i_9__1_n_0\,
      A(15) => \m_reg_reg_i_9__1_n_0\,
      A(14) => \m_reg_reg_i_9__1_n_0\,
      A(13) => \m_reg_reg_i_9__1_n_0\,
      A(12) => \m_reg_reg_i_9__1_n_0\,
      A(11) => \m_reg_reg_i_9__1_n_0\,
      A(10) => \m_reg_reg_i_9__1_n_0\,
      A(9) => \m_reg_reg_i_9__1_n_0\,
      A(8) => \m_reg_reg_i_9__1_n_0\,
      A(7) => \m_reg_reg_i_9__1_n_0\,
      A(6) => \m_reg_reg_i_10__1_n_0\,
      A(5) => \m_reg_reg_i_11__1_n_0\,
      A(4) => \m_reg_reg_i_12__1_n_0\,
      A(3) => \m_reg_reg_i_13__1_n_0\,
      A(2) => \m_reg_reg_i_14__1_n_0\,
      A(1) => \m_reg_reg_i_15__1_n_0\,
      A(0) => \m_reg_reg_i_16__1_n_0\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \m_reg_reg_i_1__1_n_0\,
      B(16) => \m_reg_reg_i_1__1_n_0\,
      B(15) => \m_reg_reg_i_1__1_n_0\,
      B(14) => \m_reg_reg_i_1__1_n_0\,
      B(13) => \m_reg_reg_i_1__1_n_0\,
      B(12) => \m_reg_reg_i_1__1_n_0\,
      B(11) => \m_reg_reg_i_1__1_n_0\,
      B(10) => \m_reg_reg_i_1__1_n_0\,
      B(9) => \m_reg_reg_i_1__1_n_0\,
      B(8) => \m_reg_reg_i_1__1_n_0\,
      B(7) => \m_reg_reg_i_1__1_n_0\,
      B(6) => \m_reg_reg_i_2__1_n_0\,
      B(5) => \m_reg_reg_i_3__1_n_0\,
      B(4) => \m_reg_reg_i_4__1_n_0\,
      B(3) => \m_reg_reg_i_5__1_n_0\,
      B(2) => \m_reg_reg_i_6__1_n_0\,
      B(1) => \m_reg_reg_i_7__1_n_0\,
      B(0) => \m_reg_reg_i_8__1_n_0\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_block_pp0_stage0_subdone,
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_m_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 16) => NLW_m_reg_reg_P_UNCONNECTED(47 downto 16),
      P(15) => m_reg_reg_n_90,
      P(14) => m_reg_reg_n_91,
      P(13) => m_reg_reg_n_92,
      P(12) => m_reg_reg_n_93,
      P(11) => m_reg_reg_n_94,
      P(10) => m_reg_reg_n_95,
      P(9) => m_reg_reg_n_96,
      P(8) => m_reg_reg_n_97,
      P(7) => m_reg_reg_n_98,
      P(6) => m_reg_reg_n_99,
      P(5) => m_reg_reg_n_100,
      P(4) => m_reg_reg_n_101,
      P(3) => \^p\(0),
      P(2) => m_reg_reg_n_103,
      P(1) => m_reg_reg_n_104,
      P(0) => m_reg_reg_n_105,
      PATTERNBDETECT => NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_m_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_reg_reg_UNDERFLOW_UNCONNECTED
    );
\m_reg_reg_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \^ram_reg_17\,
      I1 => \^ram_reg_18\,
      I2 => m_reg_reg_0(0),
      I3 => \^ram_reg_19\,
      I4 => m_reg_reg_0(1),
      O => \m_reg_reg_i_10__1_n_0\
    );
\m_reg_reg_i_11__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \^ram_reg_14\,
      I1 => \^ram_reg_15\,
      I2 => m_reg_reg_0(0),
      I3 => \^ram_reg_16\,
      I4 => m_reg_reg_0(1),
      O => \m_reg_reg_i_11__1_n_0\
    );
\m_reg_reg_i_12__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \^ram_reg_11\,
      I1 => \^ram_reg_12\,
      I2 => m_reg_reg_0(0),
      I3 => \^ram_reg_13\,
      I4 => m_reg_reg_0(1),
      O => \m_reg_reg_i_12__1_n_0\
    );
\m_reg_reg_i_13__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \^ram_reg_8\,
      I1 => \^ram_reg_9\,
      I2 => m_reg_reg_0(0),
      I3 => \^ram_reg_10\,
      I4 => m_reg_reg_0(1),
      O => \m_reg_reg_i_13__1_n_0\
    );
\m_reg_reg_i_14__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \^ram_reg_5\,
      I1 => \^ram_reg_6\,
      I2 => m_reg_reg_0(0),
      I3 => \^ram_reg_7\,
      I4 => m_reg_reg_0(1),
      O => \m_reg_reg_i_14__1_n_0\
    );
\m_reg_reg_i_15__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \^ram_reg_2\,
      I1 => \^ram_reg_3\,
      I2 => m_reg_reg_0(0),
      I3 => \^ram_reg_4\,
      I4 => m_reg_reg_0(1),
      O => \m_reg_reg_i_15__1_n_0\
    );
\m_reg_reg_i_16__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \^ram_reg\,
      I1 => \^ram_reg_0\,
      I2 => m_reg_reg_0(0),
      I3 => \^ram_reg_1\,
      I4 => m_reg_reg_0(1),
      O => \m_reg_reg_i_16__1_n_0\
    );
\m_reg_reg_i_17__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_reg_reg_i_33__2_n_0\,
      I1 => \m_reg_reg_i_34__2_n_0\,
      O => \m_reg_reg_i_17__1_n_0\,
      S => m_reg_reg_10(2)
    );
\m_reg_reg_i_18__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_reg_reg_i_35__2_n_0\,
      I1 => \m_reg_reg_i_36__2_n_0\,
      O => \m_reg_reg_i_18__1_n_0\,
      S => m_reg_reg_10(2)
    );
\m_reg_reg_i_19__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_reg_reg_i_37__2_n_0\,
      I1 => \m_reg_reg_i_38__2_n_0\,
      O => \m_reg_reg_i_19__1_n_0\,
      S => m_reg_reg_10(2)
    );
\m_reg_reg_i_1__1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_reg_reg_i_17__1_n_0\,
      I1 => \m_reg_reg_i_18__1_n_0\,
      O => \m_reg_reg_i_1__1_n_0\,
      S => m_reg_reg_10(3)
    );
\m_reg_reg_i_20__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_reg_reg_i_39__2_n_0\,
      I1 => \m_reg_reg_i_40__2_n_0\,
      O => \m_reg_reg_i_20__1_n_0\,
      S => m_reg_reg_10(2)
    );
\m_reg_reg_i_21__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_reg_reg_i_41__2_n_0\,
      I1 => \m_reg_reg_i_42__2_n_0\,
      O => \m_reg_reg_i_21__1_n_0\,
      S => m_reg_reg_10(2)
    );
\m_reg_reg_i_22__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_reg_reg_i_43__2_n_0\,
      I1 => \m_reg_reg_i_44__2_n_0\,
      O => \m_reg_reg_i_22__1_n_0\,
      S => m_reg_reg_10(2)
    );
\m_reg_reg_i_23__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_reg_reg_i_45__2_n_0\,
      I1 => \m_reg_reg_i_46__2_n_0\,
      O => \m_reg_reg_i_23__1_n_0\,
      S => m_reg_reg_10(2)
    );
\m_reg_reg_i_24__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_reg_reg_i_47__2_n_0\,
      I1 => \m_reg_reg_i_48__2_n_0\,
      O => \m_reg_reg_i_24__1_n_0\,
      S => m_reg_reg_10(2)
    );
\m_reg_reg_i_25__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_reg_reg_i_49__2_n_0\,
      I1 => \m_reg_reg_i_50__2_n_0\,
      O => \m_reg_reg_i_25__1_n_0\,
      S => m_reg_reg_10(2)
    );
\m_reg_reg_i_26__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_reg_reg_i_51__2_n_0\,
      I1 => \m_reg_reg_i_52__2_n_0\,
      O => \m_reg_reg_i_26__1_n_0\,
      S => m_reg_reg_10(2)
    );
\m_reg_reg_i_27__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_reg_reg_i_53__2_n_0\,
      I1 => \m_reg_reg_i_54__2_n_0\,
      O => \m_reg_reg_i_27__1_n_0\,
      S => m_reg_reg_10(2)
    );
\m_reg_reg_i_28__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_reg_reg_i_55__2_n_0\,
      I1 => \m_reg_reg_i_56__2_n_0\,
      O => \m_reg_reg_i_28__1_n_0\,
      S => m_reg_reg_10(2)
    );
\m_reg_reg_i_29__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_reg_reg_i_57__1_n_0\,
      I1 => \m_reg_reg_i_58__1_n_0\,
      O => \m_reg_reg_i_29__1_n_0\,
      S => m_reg_reg_10(2)
    );
\m_reg_reg_i_2__1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_reg_reg_i_19__1_n_0\,
      I1 => \m_reg_reg_i_20__1_n_0\,
      O => \m_reg_reg_i_2__1_n_0\,
      S => m_reg_reg_10(3)
    );
\m_reg_reg_i_30__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_reg_reg_i_59__1_n_0\,
      I1 => \m_reg_reg_i_60__1_n_0\,
      O => \m_reg_reg_i_30__1_n_0\,
      S => m_reg_reg_10(2)
    );
\m_reg_reg_i_31__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_reg_reg_i_61__1_n_0\,
      I1 => \m_reg_reg_i_62__1_n_0\,
      O => \m_reg_reg_i_31__1_n_0\,
      S => m_reg_reg_10(2)
    );
\m_reg_reg_i_32__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_reg_reg_i_63__1_n_0\,
      I1 => \m_reg_reg_i_64__1_n_0\,
      O => \m_reg_reg_i_32__1_n_0\,
      S => m_reg_reg_10(2)
    );
m_reg_reg_i_33: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_4(7),
      I1 => m_reg_reg_5(7),
      I2 => m_reg_reg_2(0),
      I3 => m_reg_reg_6(7),
      I4 => m_reg_reg_2(1),
      O => \^ram_reg_21\
    );
\m_reg_reg_i_33__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_17__1_0\(7),
      I1 => \m_reg_reg_i_17__1_1\(7),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_17__1_2\(7),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_17__1_3\(7),
      O => \m_reg_reg_i_33__2_n_0\
    );
m_reg_reg_i_34: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_7(7),
      I1 => m_reg_reg_8(7),
      I2 => m_reg_reg_2(0),
      I3 => m_reg_reg_9(7),
      I4 => m_reg_reg_2(1),
      O => \^ram_reg_22\
    );
\m_reg_reg_i_34__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_17__1_4\(7),
      I1 => \m_reg_reg_i_17__1_5\(7),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_17__1_6\(7),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_17__1_7\(7),
      O => \m_reg_reg_i_34__2_n_0\
    );
m_reg_reg_i_35: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_1(7),
      I1 => DOADO(7),
      I2 => m_reg_reg_2(0),
      I3 => m_reg_reg_3(7),
      I4 => m_reg_reg_2(1),
      O => \^ram_reg_20\
    );
\m_reg_reg_i_35__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_18__1_0\(7),
      I1 => \m_reg_reg_i_18__1_1\(7),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_18__1_2\(7),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_18__1_3\(7),
      O => \m_reg_reg_i_35__2_n_0\
    );
m_reg_reg_i_36: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_4(6),
      I1 => m_reg_reg_5(6),
      I2 => m_reg_reg_2(0),
      I3 => m_reg_reg_6(6),
      I4 => m_reg_reg_2(1),
      O => \^ram_reg_18\
    );
\m_reg_reg_i_36__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_18__1_4\(7),
      I1 => \m_reg_reg_i_18__1_5\(7),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_18__1_6\(7),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_18__1_7\(7),
      O => \m_reg_reg_i_36__2_n_0\
    );
m_reg_reg_i_37: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_7(6),
      I1 => m_reg_reg_8(6),
      I2 => m_reg_reg_2(0),
      I3 => m_reg_reg_9(6),
      I4 => m_reg_reg_2(1),
      O => \^ram_reg_19\
    );
\m_reg_reg_i_37__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_17__1_0\(6),
      I1 => \m_reg_reg_i_17__1_1\(6),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_17__1_2\(6),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_17__1_3\(6),
      O => \m_reg_reg_i_37__2_n_0\
    );
m_reg_reg_i_38: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_1(6),
      I1 => DOADO(6),
      I2 => m_reg_reg_2(0),
      I3 => m_reg_reg_3(6),
      I4 => m_reg_reg_2(1),
      O => \^ram_reg_17\
    );
\m_reg_reg_i_38__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_17__1_4\(6),
      I1 => \m_reg_reg_i_17__1_5\(6),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_17__1_6\(6),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_17__1_7\(6),
      O => \m_reg_reg_i_38__2_n_0\
    );
m_reg_reg_i_39: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_4(5),
      I1 => m_reg_reg_5(5),
      I2 => m_reg_reg_2(0),
      I3 => m_reg_reg_6(5),
      I4 => m_reg_reg_2(1),
      O => \^ram_reg_15\
    );
\m_reg_reg_i_39__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_18__1_0\(6),
      I1 => \m_reg_reg_i_18__1_1\(6),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_18__1_2\(6),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_18__1_3\(6),
      O => \m_reg_reg_i_39__2_n_0\
    );
\m_reg_reg_i_3__1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_reg_reg_i_21__1_n_0\,
      I1 => \m_reg_reg_i_22__1_n_0\,
      O => \m_reg_reg_i_3__1_n_0\,
      S => m_reg_reg_10(3)
    );
m_reg_reg_i_40: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_7(5),
      I1 => m_reg_reg_8(5),
      I2 => m_reg_reg_2(0),
      I3 => m_reg_reg_9(5),
      I4 => m_reg_reg_2(1),
      O => \^ram_reg_16\
    );
\m_reg_reg_i_40__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_18__1_4\(6),
      I1 => \m_reg_reg_i_18__1_5\(6),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_18__1_6\(6),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_18__1_7\(6),
      O => \m_reg_reg_i_40__2_n_0\
    );
m_reg_reg_i_41: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_1(5),
      I1 => DOADO(5),
      I2 => m_reg_reg_2(0),
      I3 => m_reg_reg_3(5),
      I4 => m_reg_reg_2(1),
      O => \^ram_reg_14\
    );
\m_reg_reg_i_41__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_17__1_0\(5),
      I1 => \m_reg_reg_i_17__1_1\(5),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_17__1_2\(5),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_17__1_3\(5),
      O => \m_reg_reg_i_41__2_n_0\
    );
m_reg_reg_i_42: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_4(4),
      I1 => m_reg_reg_5(4),
      I2 => m_reg_reg_2(0),
      I3 => m_reg_reg_6(4),
      I4 => m_reg_reg_2(1),
      O => \^ram_reg_12\
    );
\m_reg_reg_i_42__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_17__1_4\(5),
      I1 => \m_reg_reg_i_17__1_5\(5),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_17__1_6\(5),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_17__1_7\(5),
      O => \m_reg_reg_i_42__2_n_0\
    );
m_reg_reg_i_43: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_7(4),
      I1 => m_reg_reg_8(4),
      I2 => m_reg_reg_2(0),
      I3 => m_reg_reg_9(4),
      I4 => m_reg_reg_2(1),
      O => \^ram_reg_13\
    );
\m_reg_reg_i_43__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_18__1_0\(5),
      I1 => \m_reg_reg_i_18__1_1\(5),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_18__1_2\(5),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_18__1_3\(5),
      O => \m_reg_reg_i_43__2_n_0\
    );
m_reg_reg_i_44: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_1(4),
      I1 => DOADO(4),
      I2 => m_reg_reg_2(0),
      I3 => m_reg_reg_3(4),
      I4 => m_reg_reg_2(1),
      O => \^ram_reg_11\
    );
\m_reg_reg_i_44__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_18__1_4\(5),
      I1 => \m_reg_reg_i_18__1_5\(5),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_18__1_6\(5),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_18__1_7\(5),
      O => \m_reg_reg_i_44__2_n_0\
    );
m_reg_reg_i_45: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_4(3),
      I1 => m_reg_reg_5(3),
      I2 => m_reg_reg_2(0),
      I3 => m_reg_reg_6(3),
      I4 => m_reg_reg_2(1),
      O => \^ram_reg_9\
    );
\m_reg_reg_i_45__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_17__1_0\(4),
      I1 => \m_reg_reg_i_17__1_1\(4),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_17__1_2\(4),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_17__1_3\(4),
      O => \m_reg_reg_i_45__2_n_0\
    );
m_reg_reg_i_46: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_7(3),
      I1 => m_reg_reg_8(3),
      I2 => m_reg_reg_2(0),
      I3 => m_reg_reg_9(3),
      I4 => m_reg_reg_2(1),
      O => \^ram_reg_10\
    );
\m_reg_reg_i_46__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_17__1_4\(4),
      I1 => \m_reg_reg_i_17__1_5\(4),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_17__1_6\(4),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_17__1_7\(4),
      O => \m_reg_reg_i_46__2_n_0\
    );
m_reg_reg_i_47: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_1(3),
      I1 => DOADO(3),
      I2 => m_reg_reg_2(0),
      I3 => m_reg_reg_3(3),
      I4 => m_reg_reg_2(1),
      O => \^ram_reg_8\
    );
\m_reg_reg_i_47__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_18__1_0\(4),
      I1 => \m_reg_reg_i_18__1_1\(4),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_18__1_2\(4),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_18__1_3\(4),
      O => \m_reg_reg_i_47__2_n_0\
    );
m_reg_reg_i_48: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_4(2),
      I1 => m_reg_reg_5(2),
      I2 => m_reg_reg_2(0),
      I3 => m_reg_reg_6(2),
      I4 => m_reg_reg_2(1),
      O => \^ram_reg_6\
    );
\m_reg_reg_i_48__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_18__1_4\(4),
      I1 => \m_reg_reg_i_18__1_5\(4),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_18__1_6\(4),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_18__1_7\(4),
      O => \m_reg_reg_i_48__2_n_0\
    );
m_reg_reg_i_49: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_7(2),
      I1 => m_reg_reg_8(2),
      I2 => m_reg_reg_2(0),
      I3 => m_reg_reg_9(2),
      I4 => m_reg_reg_2(1),
      O => \^ram_reg_7\
    );
\m_reg_reg_i_49__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_17__1_0\(3),
      I1 => \m_reg_reg_i_17__1_1\(3),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_17__1_2\(3),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_17__1_3\(3),
      O => \m_reg_reg_i_49__2_n_0\
    );
\m_reg_reg_i_4__1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_reg_reg_i_23__1_n_0\,
      I1 => \m_reg_reg_i_24__1_n_0\,
      O => \m_reg_reg_i_4__1_n_0\,
      S => m_reg_reg_10(3)
    );
m_reg_reg_i_50: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_1(2),
      I1 => DOADO(2),
      I2 => m_reg_reg_2(0),
      I3 => m_reg_reg_3(2),
      I4 => m_reg_reg_2(1),
      O => \^ram_reg_5\
    );
\m_reg_reg_i_50__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_17__1_4\(3),
      I1 => \m_reg_reg_i_17__1_5\(3),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_17__1_6\(3),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_17__1_7\(3),
      O => \m_reg_reg_i_50__2_n_0\
    );
m_reg_reg_i_51: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_4(1),
      I1 => m_reg_reg_5(1),
      I2 => m_reg_reg_2(0),
      I3 => m_reg_reg_6(1),
      I4 => m_reg_reg_2(1),
      O => \^ram_reg_3\
    );
\m_reg_reg_i_51__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_18__1_0\(3),
      I1 => \m_reg_reg_i_18__1_1\(3),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_18__1_2\(3),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_18__1_3\(3),
      O => \m_reg_reg_i_51__2_n_0\
    );
m_reg_reg_i_52: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_7(1),
      I1 => m_reg_reg_8(1),
      I2 => m_reg_reg_2(0),
      I3 => m_reg_reg_9(1),
      I4 => m_reg_reg_2(1),
      O => \^ram_reg_4\
    );
\m_reg_reg_i_52__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_18__1_4\(3),
      I1 => \m_reg_reg_i_18__1_5\(3),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_18__1_6\(3),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_18__1_7\(3),
      O => \m_reg_reg_i_52__2_n_0\
    );
m_reg_reg_i_53: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_1(1),
      I1 => DOADO(1),
      I2 => m_reg_reg_2(0),
      I3 => m_reg_reg_3(1),
      I4 => m_reg_reg_2(1),
      O => \^ram_reg_2\
    );
\m_reg_reg_i_53__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_17__1_0\(2),
      I1 => \m_reg_reg_i_17__1_1\(2),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_17__1_2\(2),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_17__1_3\(2),
      O => \m_reg_reg_i_53__2_n_0\
    );
m_reg_reg_i_54: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_4(0),
      I1 => m_reg_reg_5(0),
      I2 => m_reg_reg_2(0),
      I3 => m_reg_reg_6(0),
      I4 => m_reg_reg_2(1),
      O => \^ram_reg_0\
    );
\m_reg_reg_i_54__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_17__1_4\(2),
      I1 => \m_reg_reg_i_17__1_5\(2),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_17__1_6\(2),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_17__1_7\(2),
      O => \m_reg_reg_i_54__2_n_0\
    );
m_reg_reg_i_55: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_7(0),
      I1 => m_reg_reg_8(0),
      I2 => m_reg_reg_2(0),
      I3 => m_reg_reg_9(0),
      I4 => m_reg_reg_2(1),
      O => \^ram_reg_1\
    );
\m_reg_reg_i_55__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_18__1_0\(2),
      I1 => \m_reg_reg_i_18__1_1\(2),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_18__1_2\(2),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_18__1_3\(2),
      O => \m_reg_reg_i_55__2_n_0\
    );
m_reg_reg_i_56: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_1(0),
      I1 => DOADO(0),
      I2 => m_reg_reg_2(0),
      I3 => m_reg_reg_3(0),
      I4 => m_reg_reg_2(1),
      O => \^ram_reg\
    );
\m_reg_reg_i_56__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_18__1_4\(2),
      I1 => \m_reg_reg_i_18__1_5\(2),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_18__1_6\(2),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_18__1_7\(2),
      O => \m_reg_reg_i_56__2_n_0\
    );
\m_reg_reg_i_57__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_17__1_0\(1),
      I1 => \m_reg_reg_i_17__1_1\(1),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_17__1_2\(1),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_17__1_3\(1),
      O => \m_reg_reg_i_57__1_n_0\
    );
\m_reg_reg_i_58__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_17__1_4\(1),
      I1 => \m_reg_reg_i_17__1_5\(1),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_17__1_6\(1),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_17__1_7\(1),
      O => \m_reg_reg_i_58__1_n_0\
    );
\m_reg_reg_i_59__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_18__1_0\(1),
      I1 => \m_reg_reg_i_18__1_1\(1),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_18__1_2\(1),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_18__1_3\(1),
      O => \m_reg_reg_i_59__1_n_0\
    );
\m_reg_reg_i_5__1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_reg_reg_i_25__1_n_0\,
      I1 => \m_reg_reg_i_26__1_n_0\,
      O => \m_reg_reg_i_5__1_n_0\,
      S => m_reg_reg_10(3)
    );
\m_reg_reg_i_60__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_18__1_4\(1),
      I1 => \m_reg_reg_i_18__1_5\(1),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_18__1_6\(1),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_18__1_7\(1),
      O => \m_reg_reg_i_60__1_n_0\
    );
\m_reg_reg_i_61__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_17__1_0\(0),
      I1 => \m_reg_reg_i_17__1_1\(0),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_17__1_2\(0),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_17__1_3\(0),
      O => \m_reg_reg_i_61__1_n_0\
    );
\m_reg_reg_i_62__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_17__1_4\(0),
      I1 => \m_reg_reg_i_17__1_5\(0),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_17__1_6\(0),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_17__1_7\(0),
      O => \m_reg_reg_i_62__1_n_0\
    );
\m_reg_reg_i_63__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_18__1_0\(0),
      I1 => \m_reg_reg_i_18__1_1\(0),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_18__1_2\(0),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_18__1_3\(0),
      O => \m_reg_reg_i_63__1_n_0\
    );
\m_reg_reg_i_64__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_18__1_4\(0),
      I1 => \m_reg_reg_i_18__1_5\(0),
      I2 => m_reg_reg_10(1),
      I3 => \m_reg_reg_i_18__1_6\(0),
      I4 => m_reg_reg_10(0),
      I5 => \m_reg_reg_i_18__1_7\(0),
      O => \m_reg_reg_i_64__1_n_0\
    );
\m_reg_reg_i_6__1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_reg_reg_i_27__1_n_0\,
      I1 => \m_reg_reg_i_28__1_n_0\,
      O => \m_reg_reg_i_6__1_n_0\,
      S => m_reg_reg_10(3)
    );
\m_reg_reg_i_7__1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_reg_reg_i_29__1_n_0\,
      I1 => \m_reg_reg_i_30__1_n_0\,
      O => \m_reg_reg_i_7__1_n_0\,
      S => m_reg_reg_10(3)
    );
\m_reg_reg_i_8__1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_reg_reg_i_31__1_n_0\,
      I1 => \m_reg_reg_i_32__1_n_0\,
      O => \m_reg_reg_i_8__1_n_0\,
      S => m_reg_reg_10(3)
    );
\m_reg_reg_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \^ram_reg_20\,
      I1 => \^ram_reg_21\,
      I2 => m_reg_reg_0(0),
      I3 => \^ram_reg_22\,
      I4 => m_reg_reg_0(1),
      O => \m_reg_reg_i_9__1_n_0\
    );
p_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_carry_n_0,
      CO(2) => p_carry_n_1,
      CO(1) => p_carry_n_2,
      CO(0) => p_carry_n_3,
      CYINIT => '0',
      DI(3) => \^p\(0),
      DI(2) => m_reg_reg_n_103,
      DI(1) => m_reg_reg_n_104,
      DI(0) => m_reg_reg_n_105,
      O(3) => p_carry_n_4,
      O(2) => p_carry_n_5,
      O(1) => p_carry_n_6,
      O(0) => p_carry_n_7,
      S(3) => S(0),
      S(2) => \p_carry_i_2__1_n_0\,
      S(1) => \p_carry_i_3__1_n_0\,
      S(0) => \p_carry_i_4__1_n_0\
    );
\p_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_carry_n_0,
      CO(3) => \p_carry__0_n_0\,
      CO(2) => \p_carry__0_n_1\,
      CO(1) => \p_carry__0_n_2\,
      CO(0) => \p_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => m_reg_reg_n_98,
      DI(2) => m_reg_reg_n_99,
      DI(1) => m_reg_reg_n_100,
      DI(0) => m_reg_reg_n_101,
      O(3) => \p_carry__0_n_4\,
      O(2) => \p_carry__0_n_5\,
      O(1) => \p_carry__0_n_6\,
      O(0) => \p_carry__0_n_7\,
      S(3) => \p_carry__0_i_1__1_n_0\,
      S(2) => \p_carry__0_i_2__1_n_0\,
      S(1) => \p_carry__0_i_3__1_n_0\,
      S(0) => \p_carry__0_i_4__1_n_0\
    );
\p_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg_reg_n_98,
      I1 => \p_reg_reg[7]_0\(3),
      O => \p_carry__0_i_1__1_n_0\
    );
\p_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg_reg_n_99,
      I1 => \p_reg_reg[7]_0\(2),
      O => \p_carry__0_i_2__1_n_0\
    );
\p_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg_reg_n_100,
      I1 => \p_reg_reg[7]_0\(1),
      O => \p_carry__0_i_3__1_n_0\
    );
\p_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg_reg_n_101,
      I1 => \p_reg_reg[7]_0\(0),
      O => \p_carry__0_i_4__1_n_0\
    );
\p_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_carry__0_n_0\,
      CO(3) => \p_carry__1_n_0\,
      CO(2) => \p_carry__1_n_1\,
      CO(1) => \p_carry__1_n_2\,
      CO(0) => \p_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => m_reg_reg_n_94,
      DI(2) => m_reg_reg_n_95,
      DI(1) => m_reg_reg_n_96,
      DI(0) => m_reg_reg_n_97,
      O(3) => \p_carry__1_n_4\,
      O(2) => \p_carry__1_n_5\,
      O(1) => \p_carry__1_n_6\,
      O(0) => \p_carry__1_n_7\,
      S(3) => \p_carry__1_i_1__1_n_0\,
      S(2) => \p_carry__1_i_2__1_n_0\,
      S(1) => \p_carry__1_i_3__1_n_0\,
      S(0) => \p_carry__1_i_4__1_n_0\
    );
\p_carry__1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg_reg_n_94,
      I1 => \p_reg_reg[11]_0\(3),
      O => \p_carry__1_i_1__1_n_0\
    );
\p_carry__1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg_reg_n_95,
      I1 => \p_reg_reg[11]_0\(2),
      O => \p_carry__1_i_2__1_n_0\
    );
\p_carry__1_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg_reg_n_96,
      I1 => \p_reg_reg[11]_0\(1),
      O => \p_carry__1_i_3__1_n_0\
    );
\p_carry__1_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg_reg_n_97,
      I1 => \p_reg_reg[11]_0\(0),
      O => \p_carry__1_i_4__1_n_0\
    );
\p_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_carry__1_n_0\,
      CO(3) => \NLW_p_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \p_carry__2_n_1\,
      CO(1) => \p_carry__2_n_2\,
      CO(0) => \p_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => m_reg_reg_n_91,
      DI(1) => m_reg_reg_n_92,
      DI(0) => m_reg_reg_n_93,
      O(3) => \p_carry__2_n_4\,
      O(2) => \p_carry__2_n_5\,
      O(1) => \p_carry__2_n_6\,
      O(0) => \p_carry__2_n_7\,
      S(3) => \p_carry__2_i_1__1_n_0\,
      S(2) => \p_carry__2_i_2__1_n_0\,
      S(1) => \p_carry__2_i_3__1_n_0\,
      S(0) => \p_carry__2_i_4__1_n_0\
    );
\p_carry__2_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg_reg_n_90,
      I1 => \p_reg_reg[15]_1\(3),
      O => \p_carry__2_i_1__1_n_0\
    );
\p_carry__2_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg_reg_n_91,
      I1 => \p_reg_reg[15]_1\(2),
      O => \p_carry__2_i_2__1_n_0\
    );
\p_carry__2_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg_reg_n_92,
      I1 => \p_reg_reg[15]_1\(1),
      O => \p_carry__2_i_3__1_n_0\
    );
\p_carry__2_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg_reg_n_93,
      I1 => \p_reg_reg[15]_1\(0),
      O => \p_carry__2_i_4__1_n_0\
    );
\p_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg_reg_n_103,
      I1 => O(2),
      O => \p_carry_i_2__1_n_0\
    );
\p_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg_reg_n_104,
      I1 => O(1),
      O => \p_carry_i_3__1_n_0\
    );
\p_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg_reg_n_105,
      I1 => O(0),
      O => \p_carry_i_4__1_n_0\
    );
\p_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_carry_n_7,
      Q => \p_reg_reg[15]_0\(0),
      R => '0'
    );
\p_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_carry__1_n_5\,
      Q => \p_reg_reg[15]_0\(10),
      R => '0'
    );
\p_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_carry__1_n_4\,
      Q => \p_reg_reg[15]_0\(11),
      R => '0'
    );
\p_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_carry__2_n_7\,
      Q => \p_reg_reg[15]_0\(12),
      R => '0'
    );
\p_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_carry__2_n_6\,
      Q => \p_reg_reg[15]_0\(13),
      R => '0'
    );
\p_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_carry__2_n_5\,
      Q => \p_reg_reg[15]_0\(14),
      R => '0'
    );
\p_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_carry__2_n_4\,
      Q => \p_reg_reg[15]_0\(15),
      R => '0'
    );
\p_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_carry_n_6,
      Q => \p_reg_reg[15]_0\(1),
      R => '0'
    );
\p_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_carry_n_5,
      Q => \p_reg_reg[15]_0\(2),
      R => '0'
    );
\p_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_carry_n_4,
      Q => \p_reg_reg[15]_0\(3),
      R => '0'
    );
\p_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_carry__0_n_7\,
      Q => \p_reg_reg[15]_0\(4),
      R => '0'
    );
\p_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_carry__0_n_6\,
      Q => \p_reg_reg[15]_0\(5),
      R => '0'
    );
\p_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_carry__0_n_5\,
      Q => \p_reg_reg[15]_0\(6),
      R => '0'
    );
\p_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_carry__0_n_4\,
      Q => \p_reg_reg[15]_0\(7),
      R => '0'
    );
\p_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_carry__1_n_7\,
      Q => \p_reg_reg[15]_0\(8),
      R => '0'
    );
\p_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_carry__1_n_6\,
      Q => \p_reg_reg[15]_0\(9),
      R => '0'
    );
\tmp_product__30_carry__1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Q(1),
      I1 => tmp_11_reg_5017_pp0_iter14_reg(2),
      I2 => Q(2),
      I3 => tmp_11_reg_5017_pp0_iter14_reg(1),
      O => DI(1)
    );
\tmp_product__30_carry__1_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000F888F888F888"
    )
        port map (
      I0 => Q(2),
      I1 => tmp_11_reg_5017_pp0_iter14_reg(0),
      I2 => Q(1),
      I3 => tmp_11_reg_5017_pp0_iter14_reg(1),
      I4 => Q(0),
      I5 => tmp_11_reg_5017_pp0_iter14_reg(2),
      O => DI(0)
    );
\tmp_product__30_carry__1_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F5F"
    )
        port map (
      I0 => tmp_11_reg_5017_pp0_iter14_reg(1),
      I1 => Q(1),
      I2 => Q(2),
      I3 => tmp_11_reg_5017_pp0_iter14_reg(2),
      O => \tmp_11_reg_5017_pp0_iter14_reg_reg[6]__0\(1)
    );
\tmp_product__30_carry__1_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2450F30F4BFFC3FF"
    )
        port map (
      I0 => Q(0),
      I1 => tmp_11_reg_5017_pp0_iter14_reg(0),
      I2 => tmp_11_reg_5017_pp0_iter14_reg(1),
      I3 => Q(2),
      I4 => tmp_11_reg_5017_pp0_iter14_reg(2),
      I5 => Q(1),
      O => \tmp_11_reg_5017_pp0_iter14_reg_reg[6]__0\(0)
    );
\tmp_product__59_carry__1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => Q(4),
      I1 => tmp_11_reg_5017_pp0_iter14_reg(1),
      I2 => Q(3),
      I3 => tmp_11_reg_5017_pp0_iter14_reg(2),
      O => \tmp_reg_5102_reg[7]\(0)
    );
\tmp_product__59_carry__1_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => Q(3),
      I1 => tmp_11_reg_5017_pp0_iter14_reg(1),
      I2 => Q(4),
      I3 => tmp_11_reg_5017_pp0_iter14_reg(2),
      O => \tmp_reg_5102_reg[6]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_42 is
  port (
    P : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_31_reg_5042_pp0_iter14_reg_reg[6]__0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_5_reg_5117_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_5_reg_5117_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_reg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    tmp_31_reg_5042_pp0_iter14_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    O : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_reg_reg_0 : in STD_LOGIC;
    m_reg_reg_1 : in STD_LOGIC;
    m_reg_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_reg_reg_3 : in STD_LOGIC;
    m_reg_reg_4 : in STD_LOGIC;
    m_reg_reg_5 : in STD_LOGIC;
    m_reg_reg_6 : in STD_LOGIC;
    m_reg_reg_7 : in STD_LOGIC;
    m_reg_reg_8 : in STD_LOGIC;
    m_reg_reg_9 : in STD_LOGIC;
    m_reg_reg_10 : in STD_LOGIC;
    m_reg_reg_11 : in STD_LOGIC;
    m_reg_reg_12 : in STD_LOGIC;
    m_reg_reg_13 : in STD_LOGIC;
    m_reg_reg_14 : in STD_LOGIC;
    m_reg_reg_15 : in STD_LOGIC;
    m_reg_reg_16 : in STD_LOGIC;
    m_reg_reg_17 : in STD_LOGIC;
    m_reg_reg_18 : in STD_LOGIC;
    m_reg_reg_19 : in STD_LOGIC;
    m_reg_reg_20 : in STD_LOGIC;
    m_reg_reg_21 : in STD_LOGIC;
    m_reg_reg_22 : in STD_LOGIC;
    m_reg_reg_23 : in STD_LOGIC;
    m_reg_reg_24 : in STD_LOGIC;
    m_reg_reg_25 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_reg_reg_i_17__0_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__0_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__0_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__0_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__0_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__0_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__0_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__0_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__0_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__0_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__0_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__0_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__0_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__0_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__0_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__0_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_42 : entity is "depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_42;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_42 is
  signal \^p\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m_reg_reg_i_10_n_0 : STD_LOGIC;
  signal m_reg_reg_i_11_n_0 : STD_LOGIC;
  signal m_reg_reg_i_12_n_0 : STD_LOGIC;
  signal m_reg_reg_i_13_n_0 : STD_LOGIC;
  signal m_reg_reg_i_14_n_0 : STD_LOGIC;
  signal m_reg_reg_i_15_n_0 : STD_LOGIC;
  signal m_reg_reg_i_16_n_0 : STD_LOGIC;
  signal \m_reg_reg_i_17__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_18__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_19__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_20__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_21__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_22__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_23__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_24__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_25__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_26__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_27__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_28__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_29__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_2__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_30__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_31__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_32__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_33__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_34__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_35__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_36__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_37__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_38__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_39__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_3__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_40__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_41__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_42__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_43__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_44__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_45__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_46__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_47__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_48__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_49__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_4__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_50__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_51__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_52__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_53__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_54__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_55__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_56__1_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_57__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_58__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_59__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_5__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_60__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_61__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_62__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_63__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_64__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_6__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_7__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_8__0_n_0\ : STD_LOGIC;
  signal m_reg_reg_i_9_n_0 : STD_LOGIC;
  signal m_reg_reg_n_100 : STD_LOGIC;
  signal m_reg_reg_n_101 : STD_LOGIC;
  signal m_reg_reg_n_103 : STD_LOGIC;
  signal m_reg_reg_n_104 : STD_LOGIC;
  signal m_reg_reg_n_105 : STD_LOGIC;
  signal m_reg_reg_n_90 : STD_LOGIC;
  signal m_reg_reg_n_91 : STD_LOGIC;
  signal m_reg_reg_n_92 : STD_LOGIC;
  signal m_reg_reg_n_93 : STD_LOGIC;
  signal m_reg_reg_n_94 : STD_LOGIC;
  signal m_reg_reg_n_95 : STD_LOGIC;
  signal m_reg_reg_n_96 : STD_LOGIC;
  signal m_reg_reg_n_97 : STD_LOGIC;
  signal m_reg_reg_n_98 : STD_LOGIC;
  signal m_reg_reg_n_99 : STD_LOGIC;
  signal \p_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_1\ : STD_LOGIC;
  signal \p_carry__0_n_2\ : STD_LOGIC;
  signal \p_carry__0_n_3\ : STD_LOGIC;
  signal \p_carry__0_n_4\ : STD_LOGIC;
  signal \p_carry__0_n_5\ : STD_LOGIC;
  signal \p_carry__0_n_6\ : STD_LOGIC;
  signal \p_carry__0_n_7\ : STD_LOGIC;
  signal \p_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \p_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \p_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \p_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \p_carry__1_n_0\ : STD_LOGIC;
  signal \p_carry__1_n_1\ : STD_LOGIC;
  signal \p_carry__1_n_2\ : STD_LOGIC;
  signal \p_carry__1_n_3\ : STD_LOGIC;
  signal \p_carry__1_n_4\ : STD_LOGIC;
  signal \p_carry__1_n_5\ : STD_LOGIC;
  signal \p_carry__1_n_6\ : STD_LOGIC;
  signal \p_carry__1_n_7\ : STD_LOGIC;
  signal \p_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \p_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \p_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \p_carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \p_carry__2_n_1\ : STD_LOGIC;
  signal \p_carry__2_n_2\ : STD_LOGIC;
  signal \p_carry__2_n_3\ : STD_LOGIC;
  signal \p_carry__2_n_4\ : STD_LOGIC;
  signal \p_carry__2_n_5\ : STD_LOGIC;
  signal \p_carry__2_n_6\ : STD_LOGIC;
  signal \p_carry__2_n_7\ : STD_LOGIC;
  signal \p_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \p_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \p_carry_i_4__0_n_0\ : STD_LOGIC;
  signal p_carry_n_0 : STD_LOGIC;
  signal p_carry_n_1 : STD_LOGIC;
  signal p_carry_n_2 : STD_LOGIC;
  signal p_carry_n_3 : STD_LOGIC;
  signal p_carry_n_4 : STD_LOGIC;
  signal p_carry_n_5 : STD_LOGIC;
  signal p_carry_n_6 : STD_LOGIC;
  signal p_carry_n_7 : STD_LOGIC;
  signal NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 16 );
  signal NLW_m_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_p_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of p_carry : label is 35;
  attribute ADDER_THRESHOLD of \p_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \p_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \p_carry__2\ : label is 35;
begin
  P(0) <= \^p\(0);
m_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => m_reg_reg_i_9_n_0,
      A(28) => m_reg_reg_i_9_n_0,
      A(27) => m_reg_reg_i_9_n_0,
      A(26) => m_reg_reg_i_9_n_0,
      A(25) => m_reg_reg_i_9_n_0,
      A(24) => m_reg_reg_i_9_n_0,
      A(23) => m_reg_reg_i_9_n_0,
      A(22) => m_reg_reg_i_9_n_0,
      A(21) => m_reg_reg_i_9_n_0,
      A(20) => m_reg_reg_i_9_n_0,
      A(19) => m_reg_reg_i_9_n_0,
      A(18) => m_reg_reg_i_9_n_0,
      A(17) => m_reg_reg_i_9_n_0,
      A(16) => m_reg_reg_i_9_n_0,
      A(15) => m_reg_reg_i_9_n_0,
      A(14) => m_reg_reg_i_9_n_0,
      A(13) => m_reg_reg_i_9_n_0,
      A(12) => m_reg_reg_i_9_n_0,
      A(11) => m_reg_reg_i_9_n_0,
      A(10) => m_reg_reg_i_9_n_0,
      A(9) => m_reg_reg_i_9_n_0,
      A(8) => m_reg_reg_i_9_n_0,
      A(7) => m_reg_reg_i_9_n_0,
      A(6) => m_reg_reg_i_10_n_0,
      A(5) => m_reg_reg_i_11_n_0,
      A(4) => m_reg_reg_i_12_n_0,
      A(3) => m_reg_reg_i_13_n_0,
      A(2) => m_reg_reg_i_14_n_0,
      A(1) => m_reg_reg_i_15_n_0,
      A(0) => m_reg_reg_i_16_n_0,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \m_reg_reg_i_1__0_n_0\,
      B(16) => \m_reg_reg_i_1__0_n_0\,
      B(15) => \m_reg_reg_i_1__0_n_0\,
      B(14) => \m_reg_reg_i_1__0_n_0\,
      B(13) => \m_reg_reg_i_1__0_n_0\,
      B(12) => \m_reg_reg_i_1__0_n_0\,
      B(11) => \m_reg_reg_i_1__0_n_0\,
      B(10) => \m_reg_reg_i_1__0_n_0\,
      B(9) => \m_reg_reg_i_1__0_n_0\,
      B(8) => \m_reg_reg_i_1__0_n_0\,
      B(7) => \m_reg_reg_i_1__0_n_0\,
      B(6) => \m_reg_reg_i_2__0_n_0\,
      B(5) => \m_reg_reg_i_3__0_n_0\,
      B(4) => \m_reg_reg_i_4__0_n_0\,
      B(3) => \m_reg_reg_i_5__0_n_0\,
      B(2) => \m_reg_reg_i_6__0_n_0\,
      B(1) => \m_reg_reg_i_7__0_n_0\,
      B(0) => \m_reg_reg_i_8__0_n_0\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_block_pp0_stage0_subdone,
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_m_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 16) => NLW_m_reg_reg_P_UNCONNECTED(47 downto 16),
      P(15) => m_reg_reg_n_90,
      P(14) => m_reg_reg_n_91,
      P(13) => m_reg_reg_n_92,
      P(12) => m_reg_reg_n_93,
      P(11) => m_reg_reg_n_94,
      P(10) => m_reg_reg_n_95,
      P(9) => m_reg_reg_n_96,
      P(8) => m_reg_reg_n_97,
      P(7) => m_reg_reg_n_98,
      P(6) => m_reg_reg_n_99,
      P(5) => m_reg_reg_n_100,
      P(4) => m_reg_reg_n_101,
      P(3) => \^p\(0),
      P(2) => m_reg_reg_n_103,
      P(1) => m_reg_reg_n_104,
      P(0) => m_reg_reg_n_105,
      PATTERNBDETECT => NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_m_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_reg_reg_UNDERFLOW_UNCONNECTED
    );
m_reg_reg_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_19,
      I1 => m_reg_reg_20,
      I2 => m_reg_reg_2(0),
      I3 => m_reg_reg_21,
      I4 => m_reg_reg_2(1),
      O => m_reg_reg_i_10_n_0
    );
m_reg_reg_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_16,
      I1 => m_reg_reg_17,
      I2 => m_reg_reg_2(0),
      I3 => m_reg_reg_18,
      I4 => m_reg_reg_2(1),
      O => m_reg_reg_i_11_n_0
    );
m_reg_reg_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_13,
      I1 => m_reg_reg_14,
      I2 => m_reg_reg_2(0),
      I3 => m_reg_reg_15,
      I4 => m_reg_reg_2(1),
      O => m_reg_reg_i_12_n_0
    );
m_reg_reg_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_10,
      I1 => m_reg_reg_11,
      I2 => m_reg_reg_2(0),
      I3 => m_reg_reg_12,
      I4 => m_reg_reg_2(1),
      O => m_reg_reg_i_13_n_0
    );
m_reg_reg_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_7,
      I1 => m_reg_reg_8,
      I2 => m_reg_reg_2(0),
      I3 => m_reg_reg_9,
      I4 => m_reg_reg_2(1),
      O => m_reg_reg_i_14_n_0
    );
m_reg_reg_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_4,
      I1 => m_reg_reg_5,
      I2 => m_reg_reg_2(0),
      I3 => m_reg_reg_6,
      I4 => m_reg_reg_2(1),
      O => m_reg_reg_i_15_n_0
    );
m_reg_reg_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_0,
      I1 => m_reg_reg_1,
      I2 => m_reg_reg_2(0),
      I3 => m_reg_reg_3,
      I4 => m_reg_reg_2(1),
      O => m_reg_reg_i_16_n_0
    );
\m_reg_reg_i_17__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_reg_reg_i_33__1_n_0\,
      I1 => \m_reg_reg_i_34__1_n_0\,
      O => \m_reg_reg_i_17__0_n_0\,
      S => m_reg_reg_25(2)
    );
\m_reg_reg_i_18__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_reg_reg_i_35__1_n_0\,
      I1 => \m_reg_reg_i_36__1_n_0\,
      O => \m_reg_reg_i_18__0_n_0\,
      S => m_reg_reg_25(2)
    );
\m_reg_reg_i_19__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_reg_reg_i_37__1_n_0\,
      I1 => \m_reg_reg_i_38__1_n_0\,
      O => \m_reg_reg_i_19__0_n_0\,
      S => m_reg_reg_25(2)
    );
\m_reg_reg_i_1__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_reg_reg_i_17__0_n_0\,
      I1 => \m_reg_reg_i_18__0_n_0\,
      O => \m_reg_reg_i_1__0_n_0\,
      S => m_reg_reg_25(3)
    );
\m_reg_reg_i_20__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_reg_reg_i_39__1_n_0\,
      I1 => \m_reg_reg_i_40__1_n_0\,
      O => \m_reg_reg_i_20__0_n_0\,
      S => m_reg_reg_25(2)
    );
\m_reg_reg_i_21__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_reg_reg_i_41__1_n_0\,
      I1 => \m_reg_reg_i_42__1_n_0\,
      O => \m_reg_reg_i_21__0_n_0\,
      S => m_reg_reg_25(2)
    );
\m_reg_reg_i_22__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_reg_reg_i_43__1_n_0\,
      I1 => \m_reg_reg_i_44__1_n_0\,
      O => \m_reg_reg_i_22__0_n_0\,
      S => m_reg_reg_25(2)
    );
\m_reg_reg_i_23__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_reg_reg_i_45__1_n_0\,
      I1 => \m_reg_reg_i_46__1_n_0\,
      O => \m_reg_reg_i_23__0_n_0\,
      S => m_reg_reg_25(2)
    );
\m_reg_reg_i_24__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_reg_reg_i_47__1_n_0\,
      I1 => \m_reg_reg_i_48__1_n_0\,
      O => \m_reg_reg_i_24__0_n_0\,
      S => m_reg_reg_25(2)
    );
\m_reg_reg_i_25__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_reg_reg_i_49__1_n_0\,
      I1 => \m_reg_reg_i_50__1_n_0\,
      O => \m_reg_reg_i_25__0_n_0\,
      S => m_reg_reg_25(2)
    );
\m_reg_reg_i_26__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_reg_reg_i_51__1_n_0\,
      I1 => \m_reg_reg_i_52__1_n_0\,
      O => \m_reg_reg_i_26__0_n_0\,
      S => m_reg_reg_25(2)
    );
\m_reg_reg_i_27__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_reg_reg_i_53__1_n_0\,
      I1 => \m_reg_reg_i_54__1_n_0\,
      O => \m_reg_reg_i_27__0_n_0\,
      S => m_reg_reg_25(2)
    );
\m_reg_reg_i_28__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_reg_reg_i_55__1_n_0\,
      I1 => \m_reg_reg_i_56__1_n_0\,
      O => \m_reg_reg_i_28__0_n_0\,
      S => m_reg_reg_25(2)
    );
\m_reg_reg_i_29__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_reg_reg_i_57__0_n_0\,
      I1 => \m_reg_reg_i_58__0_n_0\,
      O => \m_reg_reg_i_29__0_n_0\,
      S => m_reg_reg_25(2)
    );
\m_reg_reg_i_2__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_reg_reg_i_19__0_n_0\,
      I1 => \m_reg_reg_i_20__0_n_0\,
      O => \m_reg_reg_i_2__0_n_0\,
      S => m_reg_reg_25(3)
    );
\m_reg_reg_i_30__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_reg_reg_i_59__0_n_0\,
      I1 => \m_reg_reg_i_60__0_n_0\,
      O => \m_reg_reg_i_30__0_n_0\,
      S => m_reg_reg_25(2)
    );
\m_reg_reg_i_31__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_reg_reg_i_61__0_n_0\,
      I1 => \m_reg_reg_i_62__0_n_0\,
      O => \m_reg_reg_i_31__0_n_0\,
      S => m_reg_reg_25(2)
    );
\m_reg_reg_i_32__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_reg_reg_i_63__0_n_0\,
      I1 => \m_reg_reg_i_64__0_n_0\,
      O => \m_reg_reg_i_32__0_n_0\,
      S => m_reg_reg_25(2)
    );
\m_reg_reg_i_33__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_17__0_0\(7),
      I1 => \m_reg_reg_i_17__0_1\(7),
      I2 => m_reg_reg_25(1),
      I3 => \m_reg_reg_i_17__0_2\(7),
      I4 => m_reg_reg_25(0),
      I5 => \m_reg_reg_i_17__0_3\(7),
      O => \m_reg_reg_i_33__1_n_0\
    );
\m_reg_reg_i_34__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_17__0_4\(7),
      I1 => \m_reg_reg_i_17__0_5\(7),
      I2 => m_reg_reg_25(1),
      I3 => \m_reg_reg_i_17__0_6\(7),
      I4 => m_reg_reg_25(0),
      I5 => \m_reg_reg_i_17__0_7\(7),
      O => \m_reg_reg_i_34__1_n_0\
    );
\m_reg_reg_i_35__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_18__0_0\(7),
      I1 => \m_reg_reg_i_18__0_1\(7),
      I2 => m_reg_reg_25(1),
      I3 => \m_reg_reg_i_18__0_2\(7),
      I4 => m_reg_reg_25(0),
      I5 => \m_reg_reg_i_18__0_3\(7),
      O => \m_reg_reg_i_35__1_n_0\
    );
\m_reg_reg_i_36__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_18__0_4\(7),
      I1 => \m_reg_reg_i_18__0_5\(7),
      I2 => m_reg_reg_25(1),
      I3 => \m_reg_reg_i_18__0_6\(7),
      I4 => m_reg_reg_25(0),
      I5 => \m_reg_reg_i_18__0_7\(7),
      O => \m_reg_reg_i_36__1_n_0\
    );
\m_reg_reg_i_37__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_17__0_0\(6),
      I1 => \m_reg_reg_i_17__0_1\(6),
      I2 => m_reg_reg_25(1),
      I3 => \m_reg_reg_i_17__0_2\(6),
      I4 => m_reg_reg_25(0),
      I5 => \m_reg_reg_i_17__0_3\(6),
      O => \m_reg_reg_i_37__1_n_0\
    );
\m_reg_reg_i_38__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_17__0_4\(6),
      I1 => \m_reg_reg_i_17__0_5\(6),
      I2 => m_reg_reg_25(1),
      I3 => \m_reg_reg_i_17__0_6\(6),
      I4 => m_reg_reg_25(0),
      I5 => \m_reg_reg_i_17__0_7\(6),
      O => \m_reg_reg_i_38__1_n_0\
    );
\m_reg_reg_i_39__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_18__0_0\(6),
      I1 => \m_reg_reg_i_18__0_1\(6),
      I2 => m_reg_reg_25(1),
      I3 => \m_reg_reg_i_18__0_2\(6),
      I4 => m_reg_reg_25(0),
      I5 => \m_reg_reg_i_18__0_3\(6),
      O => \m_reg_reg_i_39__1_n_0\
    );
\m_reg_reg_i_3__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_reg_reg_i_21__0_n_0\,
      I1 => \m_reg_reg_i_22__0_n_0\,
      O => \m_reg_reg_i_3__0_n_0\,
      S => m_reg_reg_25(3)
    );
\m_reg_reg_i_40__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_18__0_4\(6),
      I1 => \m_reg_reg_i_18__0_5\(6),
      I2 => m_reg_reg_25(1),
      I3 => \m_reg_reg_i_18__0_6\(6),
      I4 => m_reg_reg_25(0),
      I5 => \m_reg_reg_i_18__0_7\(6),
      O => \m_reg_reg_i_40__1_n_0\
    );
\m_reg_reg_i_41__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_17__0_0\(5),
      I1 => \m_reg_reg_i_17__0_1\(5),
      I2 => m_reg_reg_25(1),
      I3 => \m_reg_reg_i_17__0_2\(5),
      I4 => m_reg_reg_25(0),
      I5 => \m_reg_reg_i_17__0_3\(5),
      O => \m_reg_reg_i_41__1_n_0\
    );
\m_reg_reg_i_42__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_17__0_4\(5),
      I1 => \m_reg_reg_i_17__0_5\(5),
      I2 => m_reg_reg_25(1),
      I3 => \m_reg_reg_i_17__0_6\(5),
      I4 => m_reg_reg_25(0),
      I5 => \m_reg_reg_i_17__0_7\(5),
      O => \m_reg_reg_i_42__1_n_0\
    );
\m_reg_reg_i_43__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_18__0_0\(5),
      I1 => \m_reg_reg_i_18__0_1\(5),
      I2 => m_reg_reg_25(1),
      I3 => \m_reg_reg_i_18__0_2\(5),
      I4 => m_reg_reg_25(0),
      I5 => \m_reg_reg_i_18__0_3\(5),
      O => \m_reg_reg_i_43__1_n_0\
    );
\m_reg_reg_i_44__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_18__0_4\(5),
      I1 => \m_reg_reg_i_18__0_5\(5),
      I2 => m_reg_reg_25(1),
      I3 => \m_reg_reg_i_18__0_6\(5),
      I4 => m_reg_reg_25(0),
      I5 => \m_reg_reg_i_18__0_7\(5),
      O => \m_reg_reg_i_44__1_n_0\
    );
\m_reg_reg_i_45__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_17__0_0\(4),
      I1 => \m_reg_reg_i_17__0_1\(4),
      I2 => m_reg_reg_25(1),
      I3 => \m_reg_reg_i_17__0_2\(4),
      I4 => m_reg_reg_25(0),
      I5 => \m_reg_reg_i_17__0_3\(4),
      O => \m_reg_reg_i_45__1_n_0\
    );
\m_reg_reg_i_46__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_17__0_4\(4),
      I1 => \m_reg_reg_i_17__0_5\(4),
      I2 => m_reg_reg_25(1),
      I3 => \m_reg_reg_i_17__0_6\(4),
      I4 => m_reg_reg_25(0),
      I5 => \m_reg_reg_i_17__0_7\(4),
      O => \m_reg_reg_i_46__1_n_0\
    );
\m_reg_reg_i_47__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_18__0_0\(4),
      I1 => \m_reg_reg_i_18__0_1\(4),
      I2 => m_reg_reg_25(1),
      I3 => \m_reg_reg_i_18__0_2\(4),
      I4 => m_reg_reg_25(0),
      I5 => \m_reg_reg_i_18__0_3\(4),
      O => \m_reg_reg_i_47__1_n_0\
    );
\m_reg_reg_i_48__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_18__0_4\(4),
      I1 => \m_reg_reg_i_18__0_5\(4),
      I2 => m_reg_reg_25(1),
      I3 => \m_reg_reg_i_18__0_6\(4),
      I4 => m_reg_reg_25(0),
      I5 => \m_reg_reg_i_18__0_7\(4),
      O => \m_reg_reg_i_48__1_n_0\
    );
\m_reg_reg_i_49__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_17__0_0\(3),
      I1 => \m_reg_reg_i_17__0_1\(3),
      I2 => m_reg_reg_25(1),
      I3 => \m_reg_reg_i_17__0_2\(3),
      I4 => m_reg_reg_25(0),
      I5 => \m_reg_reg_i_17__0_3\(3),
      O => \m_reg_reg_i_49__1_n_0\
    );
\m_reg_reg_i_4__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_reg_reg_i_23__0_n_0\,
      I1 => \m_reg_reg_i_24__0_n_0\,
      O => \m_reg_reg_i_4__0_n_0\,
      S => m_reg_reg_25(3)
    );
\m_reg_reg_i_50__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_17__0_4\(3),
      I1 => \m_reg_reg_i_17__0_5\(3),
      I2 => m_reg_reg_25(1),
      I3 => \m_reg_reg_i_17__0_6\(3),
      I4 => m_reg_reg_25(0),
      I5 => \m_reg_reg_i_17__0_7\(3),
      O => \m_reg_reg_i_50__1_n_0\
    );
\m_reg_reg_i_51__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_18__0_0\(3),
      I1 => \m_reg_reg_i_18__0_1\(3),
      I2 => m_reg_reg_25(1),
      I3 => \m_reg_reg_i_18__0_2\(3),
      I4 => m_reg_reg_25(0),
      I5 => \m_reg_reg_i_18__0_3\(3),
      O => \m_reg_reg_i_51__1_n_0\
    );
\m_reg_reg_i_52__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_18__0_4\(3),
      I1 => \m_reg_reg_i_18__0_5\(3),
      I2 => m_reg_reg_25(1),
      I3 => \m_reg_reg_i_18__0_6\(3),
      I4 => m_reg_reg_25(0),
      I5 => \m_reg_reg_i_18__0_7\(3),
      O => \m_reg_reg_i_52__1_n_0\
    );
\m_reg_reg_i_53__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_17__0_0\(2),
      I1 => \m_reg_reg_i_17__0_1\(2),
      I2 => m_reg_reg_25(1),
      I3 => \m_reg_reg_i_17__0_2\(2),
      I4 => m_reg_reg_25(0),
      I5 => \m_reg_reg_i_17__0_3\(2),
      O => \m_reg_reg_i_53__1_n_0\
    );
\m_reg_reg_i_54__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_17__0_4\(2),
      I1 => \m_reg_reg_i_17__0_5\(2),
      I2 => m_reg_reg_25(1),
      I3 => \m_reg_reg_i_17__0_6\(2),
      I4 => m_reg_reg_25(0),
      I5 => \m_reg_reg_i_17__0_7\(2),
      O => \m_reg_reg_i_54__1_n_0\
    );
\m_reg_reg_i_55__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_18__0_0\(2),
      I1 => \m_reg_reg_i_18__0_1\(2),
      I2 => m_reg_reg_25(1),
      I3 => \m_reg_reg_i_18__0_2\(2),
      I4 => m_reg_reg_25(0),
      I5 => \m_reg_reg_i_18__0_3\(2),
      O => \m_reg_reg_i_55__1_n_0\
    );
\m_reg_reg_i_56__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_18__0_4\(2),
      I1 => \m_reg_reg_i_18__0_5\(2),
      I2 => m_reg_reg_25(1),
      I3 => \m_reg_reg_i_18__0_6\(2),
      I4 => m_reg_reg_25(0),
      I5 => \m_reg_reg_i_18__0_7\(2),
      O => \m_reg_reg_i_56__1_n_0\
    );
\m_reg_reg_i_57__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_17__0_0\(1),
      I1 => \m_reg_reg_i_17__0_1\(1),
      I2 => m_reg_reg_25(1),
      I3 => \m_reg_reg_i_17__0_2\(1),
      I4 => m_reg_reg_25(0),
      I5 => \m_reg_reg_i_17__0_3\(1),
      O => \m_reg_reg_i_57__0_n_0\
    );
\m_reg_reg_i_58__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_17__0_4\(1),
      I1 => \m_reg_reg_i_17__0_5\(1),
      I2 => m_reg_reg_25(1),
      I3 => \m_reg_reg_i_17__0_6\(1),
      I4 => m_reg_reg_25(0),
      I5 => \m_reg_reg_i_17__0_7\(1),
      O => \m_reg_reg_i_58__0_n_0\
    );
\m_reg_reg_i_59__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_18__0_0\(1),
      I1 => \m_reg_reg_i_18__0_1\(1),
      I2 => m_reg_reg_25(1),
      I3 => \m_reg_reg_i_18__0_2\(1),
      I4 => m_reg_reg_25(0),
      I5 => \m_reg_reg_i_18__0_3\(1),
      O => \m_reg_reg_i_59__0_n_0\
    );
\m_reg_reg_i_5__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_reg_reg_i_25__0_n_0\,
      I1 => \m_reg_reg_i_26__0_n_0\,
      O => \m_reg_reg_i_5__0_n_0\,
      S => m_reg_reg_25(3)
    );
\m_reg_reg_i_60__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_18__0_4\(1),
      I1 => \m_reg_reg_i_18__0_5\(1),
      I2 => m_reg_reg_25(1),
      I3 => \m_reg_reg_i_18__0_6\(1),
      I4 => m_reg_reg_25(0),
      I5 => \m_reg_reg_i_18__0_7\(1),
      O => \m_reg_reg_i_60__0_n_0\
    );
\m_reg_reg_i_61__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_17__0_0\(0),
      I1 => \m_reg_reg_i_17__0_1\(0),
      I2 => m_reg_reg_25(1),
      I3 => \m_reg_reg_i_17__0_2\(0),
      I4 => m_reg_reg_25(0),
      I5 => \m_reg_reg_i_17__0_3\(0),
      O => \m_reg_reg_i_61__0_n_0\
    );
\m_reg_reg_i_62__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_17__0_4\(0),
      I1 => \m_reg_reg_i_17__0_5\(0),
      I2 => m_reg_reg_25(1),
      I3 => \m_reg_reg_i_17__0_6\(0),
      I4 => m_reg_reg_25(0),
      I5 => \m_reg_reg_i_17__0_7\(0),
      O => \m_reg_reg_i_62__0_n_0\
    );
\m_reg_reg_i_63__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_18__0_0\(0),
      I1 => \m_reg_reg_i_18__0_1\(0),
      I2 => m_reg_reg_25(1),
      I3 => \m_reg_reg_i_18__0_2\(0),
      I4 => m_reg_reg_25(0),
      I5 => \m_reg_reg_i_18__0_3\(0),
      O => \m_reg_reg_i_63__0_n_0\
    );
\m_reg_reg_i_64__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_reg_reg_i_18__0_4\(0),
      I1 => \m_reg_reg_i_18__0_5\(0),
      I2 => m_reg_reg_25(1),
      I3 => \m_reg_reg_i_18__0_6\(0),
      I4 => m_reg_reg_25(0),
      I5 => \m_reg_reg_i_18__0_7\(0),
      O => \m_reg_reg_i_64__0_n_0\
    );
\m_reg_reg_i_6__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_reg_reg_i_27__0_n_0\,
      I1 => \m_reg_reg_i_28__0_n_0\,
      O => \m_reg_reg_i_6__0_n_0\,
      S => m_reg_reg_25(3)
    );
\m_reg_reg_i_7__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_reg_reg_i_29__0_n_0\,
      I1 => \m_reg_reg_i_30__0_n_0\,
      O => \m_reg_reg_i_7__0_n_0\,
      S => m_reg_reg_25(3)
    );
\m_reg_reg_i_8__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_reg_reg_i_31__0_n_0\,
      I1 => \m_reg_reg_i_32__0_n_0\,
      O => \m_reg_reg_i_8__0_n_0\,
      S => m_reg_reg_25(3)
    );
m_reg_reg_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_22,
      I1 => m_reg_reg_23,
      I2 => m_reg_reg_2(0),
      I3 => m_reg_reg_24,
      I4 => m_reg_reg_2(1),
      O => m_reg_reg_i_9_n_0
    );
p_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_carry_n_0,
      CO(2) => p_carry_n_1,
      CO(1) => p_carry_n_2,
      CO(0) => p_carry_n_3,
      CYINIT => '0',
      DI(3) => \^p\(0),
      DI(2) => m_reg_reg_n_103,
      DI(1) => m_reg_reg_n_104,
      DI(0) => m_reg_reg_n_105,
      O(3) => p_carry_n_4,
      O(2) => p_carry_n_5,
      O(1) => p_carry_n_6,
      O(0) => p_carry_n_7,
      S(3) => S(0),
      S(2) => \p_carry_i_2__0_n_0\,
      S(1) => \p_carry_i_3__0_n_0\,
      S(0) => \p_carry_i_4__0_n_0\
    );
\p_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_carry_n_0,
      CO(3) => \p_carry__0_n_0\,
      CO(2) => \p_carry__0_n_1\,
      CO(1) => \p_carry__0_n_2\,
      CO(0) => \p_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => m_reg_reg_n_98,
      DI(2) => m_reg_reg_n_99,
      DI(1) => m_reg_reg_n_100,
      DI(0) => m_reg_reg_n_101,
      O(3) => \p_carry__0_n_4\,
      O(2) => \p_carry__0_n_5\,
      O(1) => \p_carry__0_n_6\,
      O(0) => \p_carry__0_n_7\,
      S(3) => \p_carry__0_i_1__0_n_0\,
      S(2) => \p_carry__0_i_2__0_n_0\,
      S(1) => \p_carry__0_i_3__0_n_0\,
      S(0) => \p_carry__0_i_4__0_n_0\
    );
\p_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg_reg_n_98,
      I1 => \p_reg_reg[7]_0\(3),
      O => \p_carry__0_i_1__0_n_0\
    );
\p_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg_reg_n_99,
      I1 => \p_reg_reg[7]_0\(2),
      O => \p_carry__0_i_2__0_n_0\
    );
\p_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg_reg_n_100,
      I1 => \p_reg_reg[7]_0\(1),
      O => \p_carry__0_i_3__0_n_0\
    );
\p_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg_reg_n_101,
      I1 => \p_reg_reg[7]_0\(0),
      O => \p_carry__0_i_4__0_n_0\
    );
\p_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_carry__0_n_0\,
      CO(3) => \p_carry__1_n_0\,
      CO(2) => \p_carry__1_n_1\,
      CO(1) => \p_carry__1_n_2\,
      CO(0) => \p_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => m_reg_reg_n_94,
      DI(2) => m_reg_reg_n_95,
      DI(1) => m_reg_reg_n_96,
      DI(0) => m_reg_reg_n_97,
      O(3) => \p_carry__1_n_4\,
      O(2) => \p_carry__1_n_5\,
      O(1) => \p_carry__1_n_6\,
      O(0) => \p_carry__1_n_7\,
      S(3) => \p_carry__1_i_1__0_n_0\,
      S(2) => \p_carry__1_i_2__0_n_0\,
      S(1) => \p_carry__1_i_3__0_n_0\,
      S(0) => \p_carry__1_i_4__0_n_0\
    );
\p_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg_reg_n_94,
      I1 => \p_reg_reg[11]_0\(3),
      O => \p_carry__1_i_1__0_n_0\
    );
\p_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg_reg_n_95,
      I1 => \p_reg_reg[11]_0\(2),
      O => \p_carry__1_i_2__0_n_0\
    );
\p_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg_reg_n_96,
      I1 => \p_reg_reg[11]_0\(1),
      O => \p_carry__1_i_3__0_n_0\
    );
\p_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg_reg_n_97,
      I1 => \p_reg_reg[11]_0\(0),
      O => \p_carry__1_i_4__0_n_0\
    );
\p_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_carry__1_n_0\,
      CO(3) => \NLW_p_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \p_carry__2_n_1\,
      CO(1) => \p_carry__2_n_2\,
      CO(0) => \p_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => m_reg_reg_n_91,
      DI(1) => m_reg_reg_n_92,
      DI(0) => m_reg_reg_n_93,
      O(3) => \p_carry__2_n_4\,
      O(2) => \p_carry__2_n_5\,
      O(1) => \p_carry__2_n_6\,
      O(0) => \p_carry__2_n_7\,
      S(3) => \p_carry__2_i_1__0_n_0\,
      S(2) => \p_carry__2_i_2__0_n_0\,
      S(1) => \p_carry__2_i_3__0_n_0\,
      S(0) => \p_carry__2_i_4__0_n_0\
    );
\p_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg_reg_n_90,
      I1 => \p_reg_reg[15]_1\(3),
      O => \p_carry__2_i_1__0_n_0\
    );
\p_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg_reg_n_91,
      I1 => \p_reg_reg[15]_1\(2),
      O => \p_carry__2_i_2__0_n_0\
    );
\p_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg_reg_n_92,
      I1 => \p_reg_reg[15]_1\(1),
      O => \p_carry__2_i_3__0_n_0\
    );
\p_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg_reg_n_93,
      I1 => \p_reg_reg[15]_1\(0),
      O => \p_carry__2_i_4__0_n_0\
    );
\p_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg_reg_n_103,
      I1 => O(2),
      O => \p_carry_i_2__0_n_0\
    );
\p_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg_reg_n_104,
      I1 => O(1),
      O => \p_carry_i_3__0_n_0\
    );
\p_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg_reg_n_105,
      I1 => O(0),
      O => \p_carry_i_4__0_n_0\
    );
\p_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_carry_n_7,
      Q => \p_reg_reg[15]_0\(0),
      R => '0'
    );
\p_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_carry__1_n_5\,
      Q => \p_reg_reg[15]_0\(10),
      R => '0'
    );
\p_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_carry__1_n_4\,
      Q => \p_reg_reg[15]_0\(11),
      R => '0'
    );
\p_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_carry__2_n_7\,
      Q => \p_reg_reg[15]_0\(12),
      R => '0'
    );
\p_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_carry__2_n_6\,
      Q => \p_reg_reg[15]_0\(13),
      R => '0'
    );
\p_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_carry__2_n_5\,
      Q => \p_reg_reg[15]_0\(14),
      R => '0'
    );
\p_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_carry__2_n_4\,
      Q => \p_reg_reg[15]_0\(15),
      R => '0'
    );
\p_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_carry_n_6,
      Q => \p_reg_reg[15]_0\(1),
      R => '0'
    );
\p_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_carry_n_5,
      Q => \p_reg_reg[15]_0\(2),
      R => '0'
    );
\p_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_carry_n_4,
      Q => \p_reg_reg[15]_0\(3),
      R => '0'
    );
\p_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_carry__0_n_7\,
      Q => \p_reg_reg[15]_0\(4),
      R => '0'
    );
\p_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_carry__0_n_6\,
      Q => \p_reg_reg[15]_0\(5),
      R => '0'
    );
\p_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_carry__0_n_5\,
      Q => \p_reg_reg[15]_0\(6),
      R => '0'
    );
\p_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_carry__0_n_4\,
      Q => \p_reg_reg[15]_0\(7),
      R => '0'
    );
\p_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_carry__1_n_7\,
      Q => \p_reg_reg[15]_0\(8),
      R => '0'
    );
\p_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_carry__1_n_6\,
      Q => \p_reg_reg[15]_0\(9),
      R => '0'
    );
\tmp_product__30_carry__1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Q(1),
      I1 => tmp_31_reg_5042_pp0_iter14_reg(2),
      I2 => Q(2),
      I3 => tmp_31_reg_5042_pp0_iter14_reg(1),
      O => DI(1)
    );
\tmp_product__30_carry__1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000F888F888F888"
    )
        port map (
      I0 => Q(2),
      I1 => tmp_31_reg_5042_pp0_iter14_reg(0),
      I2 => Q(1),
      I3 => tmp_31_reg_5042_pp0_iter14_reg(1),
      I4 => Q(0),
      I5 => tmp_31_reg_5042_pp0_iter14_reg(2),
      O => DI(0)
    );
\tmp_product__30_carry__1_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F5F"
    )
        port map (
      I0 => tmp_31_reg_5042_pp0_iter14_reg(1),
      I1 => Q(1),
      I2 => Q(2),
      I3 => tmp_31_reg_5042_pp0_iter14_reg(2),
      O => \tmp_31_reg_5042_pp0_iter14_reg_reg[6]__0\(1)
    );
\tmp_product__30_carry__1_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2450F30F4BFFC3FF"
    )
        port map (
      I0 => Q(0),
      I1 => tmp_31_reg_5042_pp0_iter14_reg(0),
      I2 => tmp_31_reg_5042_pp0_iter14_reg(1),
      I3 => Q(2),
      I4 => tmp_31_reg_5042_pp0_iter14_reg(2),
      I5 => Q(1),
      O => \tmp_31_reg_5042_pp0_iter14_reg_reg[6]__0\(0)
    );
\tmp_product__59_carry__1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => Q(4),
      I1 => tmp_31_reg_5042_pp0_iter14_reg(1),
      I2 => Q(3),
      I3 => tmp_31_reg_5042_pp0_iter14_reg(2),
      O => \tmp_5_reg_5117_reg[7]\(0)
    );
\tmp_product__59_carry__1_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => Q(3),
      I1 => tmp_31_reg_5042_pp0_iter14_reg(1),
      I2 => Q(4),
      I3 => tmp_31_reg_5042_pp0_iter14_reg(2),
      O => \tmp_5_reg_5117_reg[6]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_43 is
  port (
    P : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_35_reg_5047_pp0_iter14_reg_reg[6]__0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_6_reg_5122_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_6_reg_5122_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_reg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    tmp_35_reg_5047_pp0_iter14_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    C : in STD_LOGIC_VECTOR ( 14 downto 0 );
    m_reg_reg_0 : in STD_LOGIC;
    m_reg_reg_1 : in STD_LOGIC;
    m_reg_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_reg_reg_3 : in STD_LOGIC;
    m_reg_reg_4 : in STD_LOGIC;
    m_reg_reg_5 : in STD_LOGIC;
    m_reg_reg_6 : in STD_LOGIC;
    m_reg_reg_7 : in STD_LOGIC;
    m_reg_reg_8 : in STD_LOGIC;
    m_reg_reg_9 : in STD_LOGIC;
    m_reg_reg_10 : in STD_LOGIC;
    m_reg_reg_11 : in STD_LOGIC;
    m_reg_reg_12 : in STD_LOGIC;
    m_reg_reg_13 : in STD_LOGIC;
    m_reg_reg_14 : in STD_LOGIC;
    m_reg_reg_15 : in STD_LOGIC;
    m_reg_reg_16 : in STD_LOGIC;
    m_reg_reg_17 : in STD_LOGIC;
    m_reg_reg_18 : in STD_LOGIC;
    m_reg_reg_19 : in STD_LOGIC;
    m_reg_reg_20 : in STD_LOGIC;
    m_reg_reg_21 : in STD_LOGIC;
    m_reg_reg_22 : in STD_LOGIC;
    m_reg_reg_23 : in STD_LOGIC;
    m_reg_reg_24 : in STD_LOGIC;
    m_reg_reg_25 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_reg_reg_i_17_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_i_17_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_i_17_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_i_17_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_i_17_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_i_17_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_i_17_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_i_17_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_i_18_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_i_18_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_i_18_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_i_18_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_i_18_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_i_18_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_i_18_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_i_18_7 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_43 : entity is "depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_43;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_43 is
  signal \^p\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dout_tmp : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \m_reg_reg_i_10__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_11__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_12__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_13__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_14__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_15__0_n_0\ : STD_LOGIC;
  signal \m_reg_reg_i_16__0_n_0\ : STD_LOGIC;
  signal m_reg_reg_i_17_n_0 : STD_LOGIC;
  signal m_reg_reg_i_18_n_0 : STD_LOGIC;
  signal m_reg_reg_i_19_n_0 : STD_LOGIC;
  signal m_reg_reg_i_20_n_0 : STD_LOGIC;
  signal m_reg_reg_i_21_n_0 : STD_LOGIC;
  signal m_reg_reg_i_22_n_0 : STD_LOGIC;
  signal m_reg_reg_i_23_n_0 : STD_LOGIC;
  signal m_reg_reg_i_24_n_0 : STD_LOGIC;
  signal m_reg_reg_i_25_n_0 : STD_LOGIC;
  signal m_reg_reg_i_26_n_0 : STD_LOGIC;
  signal m_reg_reg_i_27_n_0 : STD_LOGIC;
  signal m_reg_reg_i_28_n_0 : STD_LOGIC;
  signal m_reg_reg_i_29_n_0 : STD_LOGIC;
  signal m_reg_reg_i_30_n_0 : STD_LOGIC;
  signal m_reg_reg_i_31_n_0 : STD_LOGIC;
  signal m_reg_reg_i_32_n_0 : STD_LOGIC;
  signal m_reg_reg_i_57_n_0 : STD_LOGIC;
  signal m_reg_reg_i_58_n_0 : STD_LOGIC;
  signal m_reg_reg_i_59_n_0 : STD_LOGIC;
  signal m_reg_reg_i_60_n_0 : STD_LOGIC;
  signal m_reg_reg_i_61_n_0 : STD_LOGIC;
  signal m_reg_reg_i_62_n_0 : STD_LOGIC;
  signal m_reg_reg_i_63_n_0 : STD_LOGIC;
  signal m_reg_reg_i_64_n_0 : STD_LOGIC;
  signal m_reg_reg_i_65_n_0 : STD_LOGIC;
  signal m_reg_reg_i_66_n_0 : STD_LOGIC;
  signal m_reg_reg_i_67_n_0 : STD_LOGIC;
  signal m_reg_reg_i_68_n_0 : STD_LOGIC;
  signal m_reg_reg_i_69_n_0 : STD_LOGIC;
  signal m_reg_reg_i_70_n_0 : STD_LOGIC;
  signal m_reg_reg_i_71_n_0 : STD_LOGIC;
  signal m_reg_reg_i_72_n_0 : STD_LOGIC;
  signal m_reg_reg_i_73_n_0 : STD_LOGIC;
  signal m_reg_reg_i_74_n_0 : STD_LOGIC;
  signal m_reg_reg_i_75_n_0 : STD_LOGIC;
  signal m_reg_reg_i_76_n_0 : STD_LOGIC;
  signal m_reg_reg_i_77_n_0 : STD_LOGIC;
  signal m_reg_reg_i_78_n_0 : STD_LOGIC;
  signal m_reg_reg_i_79_n_0 : STD_LOGIC;
  signal m_reg_reg_i_80_n_0 : STD_LOGIC;
  signal m_reg_reg_i_81_n_0 : STD_LOGIC;
  signal m_reg_reg_i_82_n_0 : STD_LOGIC;
  signal m_reg_reg_i_83_n_0 : STD_LOGIC;
  signal m_reg_reg_i_84_n_0 : STD_LOGIC;
  signal m_reg_reg_i_85_n_0 : STD_LOGIC;
  signal m_reg_reg_i_86_n_0 : STD_LOGIC;
  signal m_reg_reg_i_87_n_0 : STD_LOGIC;
  signal m_reg_reg_i_88_n_0 : STD_LOGIC;
  signal \m_reg_reg_i_9__0_n_0\ : STD_LOGIC;
  signal m_reg_reg_n_100 : STD_LOGIC;
  signal m_reg_reg_n_101 : STD_LOGIC;
  signal m_reg_reg_n_103 : STD_LOGIC;
  signal m_reg_reg_n_104 : STD_LOGIC;
  signal m_reg_reg_n_105 : STD_LOGIC;
  signal m_reg_reg_n_90 : STD_LOGIC;
  signal m_reg_reg_n_91 : STD_LOGIC;
  signal m_reg_reg_n_92 : STD_LOGIC;
  signal m_reg_reg_n_93 : STD_LOGIC;
  signal m_reg_reg_n_94 : STD_LOGIC;
  signal m_reg_reg_n_95 : STD_LOGIC;
  signal m_reg_reg_n_96 : STD_LOGIC;
  signal m_reg_reg_n_97 : STD_LOGIC;
  signal m_reg_reg_n_98 : STD_LOGIC;
  signal m_reg_reg_n_99 : STD_LOGIC;
  signal \^p_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_1\ : STD_LOGIC;
  signal \p_carry__0_n_2\ : STD_LOGIC;
  signal \p_carry__0_n_3\ : STD_LOGIC;
  signal \p_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \p_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \p_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \p_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \p_carry__1_n_0\ : STD_LOGIC;
  signal \p_carry__1_n_1\ : STD_LOGIC;
  signal \p_carry__1_n_2\ : STD_LOGIC;
  signal \p_carry__1_n_3\ : STD_LOGIC;
  signal \p_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \p_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \p_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \p_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \p_carry__2_n_1\ : STD_LOGIC;
  signal \p_carry__2_n_2\ : STD_LOGIC;
  signal \p_carry__2_n_3\ : STD_LOGIC;
  signal p_carry_i_2_n_0 : STD_LOGIC;
  signal p_carry_i_3_n_0 : STD_LOGIC;
  signal p_carry_i_4_n_0 : STD_LOGIC;
  signal p_carry_n_0 : STD_LOGIC;
  signal p_carry_n_1 : STD_LOGIC;
  signal p_carry_n_2 : STD_LOGIC;
  signal p_carry_n_3 : STD_LOGIC;
  signal NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 16 );
  signal NLW_m_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_p_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of p_carry : label is 35;
  attribute ADDER_THRESHOLD of \p_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \p_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \p_carry__2\ : label is 35;
begin
  P(0) <= \^p\(0);
m_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \m_reg_reg_i_9__0_n_0\,
      A(28) => \m_reg_reg_i_9__0_n_0\,
      A(27) => \m_reg_reg_i_9__0_n_0\,
      A(26) => \m_reg_reg_i_9__0_n_0\,
      A(25) => \m_reg_reg_i_9__0_n_0\,
      A(24) => \m_reg_reg_i_9__0_n_0\,
      A(23) => \m_reg_reg_i_9__0_n_0\,
      A(22) => \m_reg_reg_i_9__0_n_0\,
      A(21) => \m_reg_reg_i_9__0_n_0\,
      A(20) => \m_reg_reg_i_9__0_n_0\,
      A(19) => \m_reg_reg_i_9__0_n_0\,
      A(18) => \m_reg_reg_i_9__0_n_0\,
      A(17) => \m_reg_reg_i_9__0_n_0\,
      A(16) => \m_reg_reg_i_9__0_n_0\,
      A(15) => \m_reg_reg_i_9__0_n_0\,
      A(14) => \m_reg_reg_i_9__0_n_0\,
      A(13) => \m_reg_reg_i_9__0_n_0\,
      A(12) => \m_reg_reg_i_9__0_n_0\,
      A(11) => \m_reg_reg_i_9__0_n_0\,
      A(10) => \m_reg_reg_i_9__0_n_0\,
      A(9) => \m_reg_reg_i_9__0_n_0\,
      A(8) => \m_reg_reg_i_9__0_n_0\,
      A(7) => \m_reg_reg_i_9__0_n_0\,
      A(6) => \m_reg_reg_i_10__0_n_0\,
      A(5) => \m_reg_reg_i_11__0_n_0\,
      A(4) => \m_reg_reg_i_12__0_n_0\,
      A(3) => \m_reg_reg_i_13__0_n_0\,
      A(2) => \m_reg_reg_i_14__0_n_0\,
      A(1) => \m_reg_reg_i_15__0_n_0\,
      A(0) => \m_reg_reg_i_16__0_n_0\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => dout_tmp(7),
      B(16) => dout_tmp(7),
      B(15) => dout_tmp(7),
      B(14) => dout_tmp(7),
      B(13) => dout_tmp(7),
      B(12) => dout_tmp(7),
      B(11) => dout_tmp(7),
      B(10) => dout_tmp(7),
      B(9) => dout_tmp(7),
      B(8) => dout_tmp(7),
      B(7 downto 0) => dout_tmp(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_block_pp0_stage0_subdone,
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_m_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 16) => NLW_m_reg_reg_P_UNCONNECTED(47 downto 16),
      P(15) => m_reg_reg_n_90,
      P(14) => m_reg_reg_n_91,
      P(13) => m_reg_reg_n_92,
      P(12) => m_reg_reg_n_93,
      P(11) => m_reg_reg_n_94,
      P(10) => m_reg_reg_n_95,
      P(9) => m_reg_reg_n_96,
      P(8) => m_reg_reg_n_97,
      P(7) => m_reg_reg_n_98,
      P(6) => m_reg_reg_n_99,
      P(5) => m_reg_reg_n_100,
      P(4) => m_reg_reg_n_101,
      P(3) => \^p\(0),
      P(2) => m_reg_reg_n_103,
      P(1) => m_reg_reg_n_104,
      P(0) => m_reg_reg_n_105,
      PATTERNBDETECT => NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_m_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_reg_reg_UNDERFLOW_UNCONNECTED
    );
m_reg_reg_i_1: unisim.vcomponents.MUXF8
     port map (
      I0 => m_reg_reg_i_17_n_0,
      I1 => m_reg_reg_i_18_n_0,
      O => dout_tmp(7),
      S => m_reg_reg_25(3)
    );
\m_reg_reg_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_19,
      I1 => m_reg_reg_20,
      I2 => m_reg_reg_2(0),
      I3 => m_reg_reg_21,
      I4 => m_reg_reg_2(1),
      O => \m_reg_reg_i_10__0_n_0\
    );
\m_reg_reg_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_16,
      I1 => m_reg_reg_17,
      I2 => m_reg_reg_2(0),
      I3 => m_reg_reg_18,
      I4 => m_reg_reg_2(1),
      O => \m_reg_reg_i_11__0_n_0\
    );
\m_reg_reg_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_13,
      I1 => m_reg_reg_14,
      I2 => m_reg_reg_2(0),
      I3 => m_reg_reg_15,
      I4 => m_reg_reg_2(1),
      O => \m_reg_reg_i_12__0_n_0\
    );
\m_reg_reg_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_10,
      I1 => m_reg_reg_11,
      I2 => m_reg_reg_2(0),
      I3 => m_reg_reg_12,
      I4 => m_reg_reg_2(1),
      O => \m_reg_reg_i_13__0_n_0\
    );
\m_reg_reg_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_7,
      I1 => m_reg_reg_8,
      I2 => m_reg_reg_2(0),
      I3 => m_reg_reg_9,
      I4 => m_reg_reg_2(1),
      O => \m_reg_reg_i_14__0_n_0\
    );
\m_reg_reg_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_4,
      I1 => m_reg_reg_5,
      I2 => m_reg_reg_2(0),
      I3 => m_reg_reg_6,
      I4 => m_reg_reg_2(1),
      O => \m_reg_reg_i_15__0_n_0\
    );
\m_reg_reg_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_0,
      I1 => m_reg_reg_1,
      I2 => m_reg_reg_2(0),
      I3 => m_reg_reg_3,
      I4 => m_reg_reg_2(1),
      O => \m_reg_reg_i_16__0_n_0\
    );
m_reg_reg_i_17: unisim.vcomponents.MUXF7
     port map (
      I0 => m_reg_reg_i_57_n_0,
      I1 => m_reg_reg_i_58_n_0,
      O => m_reg_reg_i_17_n_0,
      S => m_reg_reg_25(2)
    );
m_reg_reg_i_18: unisim.vcomponents.MUXF7
     port map (
      I0 => m_reg_reg_i_59_n_0,
      I1 => m_reg_reg_i_60_n_0,
      O => m_reg_reg_i_18_n_0,
      S => m_reg_reg_25(2)
    );
m_reg_reg_i_19: unisim.vcomponents.MUXF7
     port map (
      I0 => m_reg_reg_i_61_n_0,
      I1 => m_reg_reg_i_62_n_0,
      O => m_reg_reg_i_19_n_0,
      S => m_reg_reg_25(2)
    );
m_reg_reg_i_2: unisim.vcomponents.MUXF8
     port map (
      I0 => m_reg_reg_i_19_n_0,
      I1 => m_reg_reg_i_20_n_0,
      O => dout_tmp(6),
      S => m_reg_reg_25(3)
    );
m_reg_reg_i_20: unisim.vcomponents.MUXF7
     port map (
      I0 => m_reg_reg_i_63_n_0,
      I1 => m_reg_reg_i_64_n_0,
      O => m_reg_reg_i_20_n_0,
      S => m_reg_reg_25(2)
    );
m_reg_reg_i_21: unisim.vcomponents.MUXF7
     port map (
      I0 => m_reg_reg_i_65_n_0,
      I1 => m_reg_reg_i_66_n_0,
      O => m_reg_reg_i_21_n_0,
      S => m_reg_reg_25(2)
    );
m_reg_reg_i_22: unisim.vcomponents.MUXF7
     port map (
      I0 => m_reg_reg_i_67_n_0,
      I1 => m_reg_reg_i_68_n_0,
      O => m_reg_reg_i_22_n_0,
      S => m_reg_reg_25(2)
    );
m_reg_reg_i_23: unisim.vcomponents.MUXF7
     port map (
      I0 => m_reg_reg_i_69_n_0,
      I1 => m_reg_reg_i_70_n_0,
      O => m_reg_reg_i_23_n_0,
      S => m_reg_reg_25(2)
    );
m_reg_reg_i_24: unisim.vcomponents.MUXF7
     port map (
      I0 => m_reg_reg_i_71_n_0,
      I1 => m_reg_reg_i_72_n_0,
      O => m_reg_reg_i_24_n_0,
      S => m_reg_reg_25(2)
    );
m_reg_reg_i_25: unisim.vcomponents.MUXF7
     port map (
      I0 => m_reg_reg_i_73_n_0,
      I1 => m_reg_reg_i_74_n_0,
      O => m_reg_reg_i_25_n_0,
      S => m_reg_reg_25(2)
    );
m_reg_reg_i_26: unisim.vcomponents.MUXF7
     port map (
      I0 => m_reg_reg_i_75_n_0,
      I1 => m_reg_reg_i_76_n_0,
      O => m_reg_reg_i_26_n_0,
      S => m_reg_reg_25(2)
    );
m_reg_reg_i_27: unisim.vcomponents.MUXF7
     port map (
      I0 => m_reg_reg_i_77_n_0,
      I1 => m_reg_reg_i_78_n_0,
      O => m_reg_reg_i_27_n_0,
      S => m_reg_reg_25(2)
    );
m_reg_reg_i_28: unisim.vcomponents.MUXF7
     port map (
      I0 => m_reg_reg_i_79_n_0,
      I1 => m_reg_reg_i_80_n_0,
      O => m_reg_reg_i_28_n_0,
      S => m_reg_reg_25(2)
    );
m_reg_reg_i_29: unisim.vcomponents.MUXF7
     port map (
      I0 => m_reg_reg_i_81_n_0,
      I1 => m_reg_reg_i_82_n_0,
      O => m_reg_reg_i_29_n_0,
      S => m_reg_reg_25(2)
    );
m_reg_reg_i_3: unisim.vcomponents.MUXF8
     port map (
      I0 => m_reg_reg_i_21_n_0,
      I1 => m_reg_reg_i_22_n_0,
      O => dout_tmp(5),
      S => m_reg_reg_25(3)
    );
m_reg_reg_i_30: unisim.vcomponents.MUXF7
     port map (
      I0 => m_reg_reg_i_83_n_0,
      I1 => m_reg_reg_i_84_n_0,
      O => m_reg_reg_i_30_n_0,
      S => m_reg_reg_25(2)
    );
m_reg_reg_i_31: unisim.vcomponents.MUXF7
     port map (
      I0 => m_reg_reg_i_85_n_0,
      I1 => m_reg_reg_i_86_n_0,
      O => m_reg_reg_i_31_n_0,
      S => m_reg_reg_25(2)
    );
m_reg_reg_i_32: unisim.vcomponents.MUXF7
     port map (
      I0 => m_reg_reg_i_87_n_0,
      I1 => m_reg_reg_i_88_n_0,
      O => m_reg_reg_i_32_n_0,
      S => m_reg_reg_25(2)
    );
m_reg_reg_i_4: unisim.vcomponents.MUXF8
     port map (
      I0 => m_reg_reg_i_23_n_0,
      I1 => m_reg_reg_i_24_n_0,
      O => dout_tmp(4),
      S => m_reg_reg_25(3)
    );
m_reg_reg_i_5: unisim.vcomponents.MUXF8
     port map (
      I0 => m_reg_reg_i_25_n_0,
      I1 => m_reg_reg_i_26_n_0,
      O => dout_tmp(3),
      S => m_reg_reg_25(3)
    );
m_reg_reg_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_reg_reg_i_17_0(7),
      I1 => m_reg_reg_i_17_1(7),
      I2 => m_reg_reg_25(1),
      I3 => m_reg_reg_i_17_2(7),
      I4 => m_reg_reg_25(0),
      I5 => m_reg_reg_i_17_3(7),
      O => m_reg_reg_i_57_n_0
    );
m_reg_reg_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_reg_reg_i_17_4(7),
      I1 => m_reg_reg_i_17_5(7),
      I2 => m_reg_reg_25(1),
      I3 => m_reg_reg_i_17_6(7),
      I4 => m_reg_reg_25(0),
      I5 => m_reg_reg_i_17_7(7),
      O => m_reg_reg_i_58_n_0
    );
m_reg_reg_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_reg_reg_i_18_0(7),
      I1 => m_reg_reg_i_18_1(7),
      I2 => m_reg_reg_25(1),
      I3 => m_reg_reg_i_18_2(7),
      I4 => m_reg_reg_25(0),
      I5 => m_reg_reg_i_18_3(7),
      O => m_reg_reg_i_59_n_0
    );
m_reg_reg_i_6: unisim.vcomponents.MUXF8
     port map (
      I0 => m_reg_reg_i_27_n_0,
      I1 => m_reg_reg_i_28_n_0,
      O => dout_tmp(2),
      S => m_reg_reg_25(3)
    );
m_reg_reg_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_reg_reg_i_18_4(7),
      I1 => m_reg_reg_i_18_5(7),
      I2 => m_reg_reg_25(1),
      I3 => m_reg_reg_i_18_6(7),
      I4 => m_reg_reg_25(0),
      I5 => m_reg_reg_i_18_7(7),
      O => m_reg_reg_i_60_n_0
    );
m_reg_reg_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_reg_reg_i_17_0(6),
      I1 => m_reg_reg_i_17_1(6),
      I2 => m_reg_reg_25(1),
      I3 => m_reg_reg_i_17_2(6),
      I4 => m_reg_reg_25(0),
      I5 => m_reg_reg_i_17_3(6),
      O => m_reg_reg_i_61_n_0
    );
m_reg_reg_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_reg_reg_i_17_4(6),
      I1 => m_reg_reg_i_17_5(6),
      I2 => m_reg_reg_25(1),
      I3 => m_reg_reg_i_17_6(6),
      I4 => m_reg_reg_25(0),
      I5 => m_reg_reg_i_17_7(6),
      O => m_reg_reg_i_62_n_0
    );
m_reg_reg_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_reg_reg_i_18_0(6),
      I1 => m_reg_reg_i_18_1(6),
      I2 => m_reg_reg_25(1),
      I3 => m_reg_reg_i_18_2(6),
      I4 => m_reg_reg_25(0),
      I5 => m_reg_reg_i_18_3(6),
      O => m_reg_reg_i_63_n_0
    );
m_reg_reg_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_reg_reg_i_18_4(6),
      I1 => m_reg_reg_i_18_5(6),
      I2 => m_reg_reg_25(1),
      I3 => m_reg_reg_i_18_6(6),
      I4 => m_reg_reg_25(0),
      I5 => m_reg_reg_i_18_7(6),
      O => m_reg_reg_i_64_n_0
    );
m_reg_reg_i_65: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_reg_reg_i_17_0(5),
      I1 => m_reg_reg_i_17_1(5),
      I2 => m_reg_reg_25(1),
      I3 => m_reg_reg_i_17_2(5),
      I4 => m_reg_reg_25(0),
      I5 => m_reg_reg_i_17_3(5),
      O => m_reg_reg_i_65_n_0
    );
m_reg_reg_i_66: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_reg_reg_i_17_4(5),
      I1 => m_reg_reg_i_17_5(5),
      I2 => m_reg_reg_25(1),
      I3 => m_reg_reg_i_17_6(5),
      I4 => m_reg_reg_25(0),
      I5 => m_reg_reg_i_17_7(5),
      O => m_reg_reg_i_66_n_0
    );
m_reg_reg_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_reg_reg_i_18_0(5),
      I1 => m_reg_reg_i_18_1(5),
      I2 => m_reg_reg_25(1),
      I3 => m_reg_reg_i_18_2(5),
      I4 => m_reg_reg_25(0),
      I5 => m_reg_reg_i_18_3(5),
      O => m_reg_reg_i_67_n_0
    );
m_reg_reg_i_68: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_reg_reg_i_18_4(5),
      I1 => m_reg_reg_i_18_5(5),
      I2 => m_reg_reg_25(1),
      I3 => m_reg_reg_i_18_6(5),
      I4 => m_reg_reg_25(0),
      I5 => m_reg_reg_i_18_7(5),
      O => m_reg_reg_i_68_n_0
    );
m_reg_reg_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_reg_reg_i_17_0(4),
      I1 => m_reg_reg_i_17_1(4),
      I2 => m_reg_reg_25(1),
      I3 => m_reg_reg_i_17_2(4),
      I4 => m_reg_reg_25(0),
      I5 => m_reg_reg_i_17_3(4),
      O => m_reg_reg_i_69_n_0
    );
m_reg_reg_i_7: unisim.vcomponents.MUXF8
     port map (
      I0 => m_reg_reg_i_29_n_0,
      I1 => m_reg_reg_i_30_n_0,
      O => dout_tmp(1),
      S => m_reg_reg_25(3)
    );
m_reg_reg_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_reg_reg_i_17_4(4),
      I1 => m_reg_reg_i_17_5(4),
      I2 => m_reg_reg_25(1),
      I3 => m_reg_reg_i_17_6(4),
      I4 => m_reg_reg_25(0),
      I5 => m_reg_reg_i_17_7(4),
      O => m_reg_reg_i_70_n_0
    );
m_reg_reg_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_reg_reg_i_18_0(4),
      I1 => m_reg_reg_i_18_1(4),
      I2 => m_reg_reg_25(1),
      I3 => m_reg_reg_i_18_2(4),
      I4 => m_reg_reg_25(0),
      I5 => m_reg_reg_i_18_3(4),
      O => m_reg_reg_i_71_n_0
    );
m_reg_reg_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_reg_reg_i_18_4(4),
      I1 => m_reg_reg_i_18_5(4),
      I2 => m_reg_reg_25(1),
      I3 => m_reg_reg_i_18_6(4),
      I4 => m_reg_reg_25(0),
      I5 => m_reg_reg_i_18_7(4),
      O => m_reg_reg_i_72_n_0
    );
m_reg_reg_i_73: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_reg_reg_i_17_0(3),
      I1 => m_reg_reg_i_17_1(3),
      I2 => m_reg_reg_25(1),
      I3 => m_reg_reg_i_17_2(3),
      I4 => m_reg_reg_25(0),
      I5 => m_reg_reg_i_17_3(3),
      O => m_reg_reg_i_73_n_0
    );
m_reg_reg_i_74: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_reg_reg_i_17_4(3),
      I1 => m_reg_reg_i_17_5(3),
      I2 => m_reg_reg_25(1),
      I3 => m_reg_reg_i_17_6(3),
      I4 => m_reg_reg_25(0),
      I5 => m_reg_reg_i_17_7(3),
      O => m_reg_reg_i_74_n_0
    );
m_reg_reg_i_75: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_reg_reg_i_18_0(3),
      I1 => m_reg_reg_i_18_1(3),
      I2 => m_reg_reg_25(1),
      I3 => m_reg_reg_i_18_2(3),
      I4 => m_reg_reg_25(0),
      I5 => m_reg_reg_i_18_3(3),
      O => m_reg_reg_i_75_n_0
    );
m_reg_reg_i_76: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_reg_reg_i_18_4(3),
      I1 => m_reg_reg_i_18_5(3),
      I2 => m_reg_reg_25(1),
      I3 => m_reg_reg_i_18_6(3),
      I4 => m_reg_reg_25(0),
      I5 => m_reg_reg_i_18_7(3),
      O => m_reg_reg_i_76_n_0
    );
m_reg_reg_i_77: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_reg_reg_i_17_0(2),
      I1 => m_reg_reg_i_17_1(2),
      I2 => m_reg_reg_25(1),
      I3 => m_reg_reg_i_17_2(2),
      I4 => m_reg_reg_25(0),
      I5 => m_reg_reg_i_17_3(2),
      O => m_reg_reg_i_77_n_0
    );
m_reg_reg_i_78: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_reg_reg_i_17_4(2),
      I1 => m_reg_reg_i_17_5(2),
      I2 => m_reg_reg_25(1),
      I3 => m_reg_reg_i_17_6(2),
      I4 => m_reg_reg_25(0),
      I5 => m_reg_reg_i_17_7(2),
      O => m_reg_reg_i_78_n_0
    );
m_reg_reg_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_reg_reg_i_18_0(2),
      I1 => m_reg_reg_i_18_1(2),
      I2 => m_reg_reg_25(1),
      I3 => m_reg_reg_i_18_2(2),
      I4 => m_reg_reg_25(0),
      I5 => m_reg_reg_i_18_3(2),
      O => m_reg_reg_i_79_n_0
    );
m_reg_reg_i_8: unisim.vcomponents.MUXF8
     port map (
      I0 => m_reg_reg_i_31_n_0,
      I1 => m_reg_reg_i_32_n_0,
      O => dout_tmp(0),
      S => m_reg_reg_25(3)
    );
m_reg_reg_i_80: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_reg_reg_i_18_4(2),
      I1 => m_reg_reg_i_18_5(2),
      I2 => m_reg_reg_25(1),
      I3 => m_reg_reg_i_18_6(2),
      I4 => m_reg_reg_25(0),
      I5 => m_reg_reg_i_18_7(2),
      O => m_reg_reg_i_80_n_0
    );
m_reg_reg_i_81: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_reg_reg_i_17_0(1),
      I1 => m_reg_reg_i_17_1(1),
      I2 => m_reg_reg_25(1),
      I3 => m_reg_reg_i_17_2(1),
      I4 => m_reg_reg_25(0),
      I5 => m_reg_reg_i_17_3(1),
      O => m_reg_reg_i_81_n_0
    );
m_reg_reg_i_82: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_reg_reg_i_17_4(1),
      I1 => m_reg_reg_i_17_5(1),
      I2 => m_reg_reg_25(1),
      I3 => m_reg_reg_i_17_6(1),
      I4 => m_reg_reg_25(0),
      I5 => m_reg_reg_i_17_7(1),
      O => m_reg_reg_i_82_n_0
    );
m_reg_reg_i_83: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_reg_reg_i_18_0(1),
      I1 => m_reg_reg_i_18_1(1),
      I2 => m_reg_reg_25(1),
      I3 => m_reg_reg_i_18_2(1),
      I4 => m_reg_reg_25(0),
      I5 => m_reg_reg_i_18_3(1),
      O => m_reg_reg_i_83_n_0
    );
m_reg_reg_i_84: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_reg_reg_i_18_4(1),
      I1 => m_reg_reg_i_18_5(1),
      I2 => m_reg_reg_25(1),
      I3 => m_reg_reg_i_18_6(1),
      I4 => m_reg_reg_25(0),
      I5 => m_reg_reg_i_18_7(1),
      O => m_reg_reg_i_84_n_0
    );
m_reg_reg_i_85: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_reg_reg_i_17_0(0),
      I1 => m_reg_reg_i_17_1(0),
      I2 => m_reg_reg_25(1),
      I3 => m_reg_reg_i_17_2(0),
      I4 => m_reg_reg_25(0),
      I5 => m_reg_reg_i_17_3(0),
      O => m_reg_reg_i_85_n_0
    );
m_reg_reg_i_86: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_reg_reg_i_17_4(0),
      I1 => m_reg_reg_i_17_5(0),
      I2 => m_reg_reg_25(1),
      I3 => m_reg_reg_i_17_6(0),
      I4 => m_reg_reg_25(0),
      I5 => m_reg_reg_i_17_7(0),
      O => m_reg_reg_i_86_n_0
    );
m_reg_reg_i_87: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_reg_reg_i_18_0(0),
      I1 => m_reg_reg_i_18_1(0),
      I2 => m_reg_reg_25(1),
      I3 => m_reg_reg_i_18_2(0),
      I4 => m_reg_reg_25(0),
      I5 => m_reg_reg_i_18_3(0),
      O => m_reg_reg_i_87_n_0
    );
m_reg_reg_i_88: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_reg_reg_i_18_4(0),
      I1 => m_reg_reg_i_18_5(0),
      I2 => m_reg_reg_25(1),
      I3 => m_reg_reg_i_18_6(0),
      I4 => m_reg_reg_25(0),
      I5 => m_reg_reg_i_18_7(0),
      O => m_reg_reg_i_88_n_0
    );
\m_reg_reg_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_22,
      I1 => m_reg_reg_23,
      I2 => m_reg_reg_2(0),
      I3 => m_reg_reg_24,
      I4 => m_reg_reg_2(1),
      O => \m_reg_reg_i_9__0_n_0\
    );
p_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_carry_n_0,
      CO(2) => p_carry_n_1,
      CO(1) => p_carry_n_2,
      CO(0) => p_carry_n_3,
      CYINIT => '0',
      DI(3) => \^p\(0),
      DI(2) => m_reg_reg_n_103,
      DI(1) => m_reg_reg_n_104,
      DI(0) => m_reg_reg_n_105,
      O(3 downto 0) => \^p_1\(3 downto 0),
      S(3) => S(0),
      S(2) => p_carry_i_2_n_0,
      S(1) => p_carry_i_3_n_0,
      S(0) => p_carry_i_4_n_0
    );
\p_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_carry_n_0,
      CO(3) => \p_carry__0_n_0\,
      CO(2) => \p_carry__0_n_1\,
      CO(1) => \p_carry__0_n_2\,
      CO(0) => \p_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => m_reg_reg_n_98,
      DI(2) => m_reg_reg_n_99,
      DI(1) => m_reg_reg_n_100,
      DI(0) => m_reg_reg_n_101,
      O(3 downto 0) => \^p_1\(7 downto 4),
      S(3) => \p_carry__0_i_1_n_0\,
      S(2) => \p_carry__0_i_2_n_0\,
      S(1) => \p_carry__0_i_3_n_0\,
      S(0) => \p_carry__0_i_4_n_0\
    );
\p_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg_reg_n_98,
      I1 => C(6),
      O => \p_carry__0_i_1_n_0\
    );
\p_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg_reg_n_99,
      I1 => C(5),
      O => \p_carry__0_i_2_n_0\
    );
\p_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg_reg_n_100,
      I1 => C(4),
      O => \p_carry__0_i_3_n_0\
    );
\p_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg_reg_n_101,
      I1 => C(3),
      O => \p_carry__0_i_4_n_0\
    );
\p_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_carry__0_n_0\,
      CO(3) => \p_carry__1_n_0\,
      CO(2) => \p_carry__1_n_1\,
      CO(1) => \p_carry__1_n_2\,
      CO(0) => \p_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => m_reg_reg_n_94,
      DI(2) => m_reg_reg_n_95,
      DI(1) => m_reg_reg_n_96,
      DI(0) => m_reg_reg_n_97,
      O(3 downto 0) => \^p_1\(11 downto 8),
      S(3) => \p_carry__1_i_1_n_0\,
      S(2) => \p_carry__1_i_2_n_0\,
      S(1) => \p_carry__1_i_3_n_0\,
      S(0) => \p_carry__1_i_4_n_0\
    );
\p_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg_reg_n_94,
      I1 => C(10),
      O => \p_carry__1_i_1_n_0\
    );
\p_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg_reg_n_95,
      I1 => C(9),
      O => \p_carry__1_i_2_n_0\
    );
\p_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg_reg_n_96,
      I1 => C(8),
      O => \p_carry__1_i_3_n_0\
    );
\p_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg_reg_n_97,
      I1 => C(7),
      O => \p_carry__1_i_4_n_0\
    );
\p_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_carry__1_n_0\,
      CO(3) => \NLW_p_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \p_carry__2_n_1\,
      CO(1) => \p_carry__2_n_2\,
      CO(0) => \p_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => m_reg_reg_n_91,
      DI(1) => m_reg_reg_n_92,
      DI(0) => m_reg_reg_n_93,
      O(3 downto 0) => \^p_1\(15 downto 12),
      S(3) => \p_carry__2_i_1_n_0\,
      S(2) => \p_carry__2_i_2_n_0\,
      S(1) => \p_carry__2_i_3_n_0\,
      S(0) => \p_carry__2_i_4_n_0\
    );
\p_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg_reg_n_90,
      I1 => C(14),
      O => \p_carry__2_i_1_n_0\
    );
\p_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg_reg_n_91,
      I1 => C(13),
      O => \p_carry__2_i_2_n_0\
    );
\p_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg_reg_n_92,
      I1 => C(12),
      O => \p_carry__2_i_3_n_0\
    );
\p_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg_reg_n_93,
      I1 => C(11),
      O => \p_carry__2_i_4_n_0\
    );
p_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg_reg_n_103,
      I1 => C(2),
      O => p_carry_i_2_n_0
    );
p_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg_reg_n_104,
      I1 => C(1),
      O => p_carry_i_3_n_0
    );
p_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg_reg_n_105,
      I1 => C(0),
      O => p_carry_i_4_n_0
    );
\p_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^p_1\(0),
      Q => \p_reg_reg[15]_0\(0),
      R => '0'
    );
\p_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^p_1\(10),
      Q => \p_reg_reg[15]_0\(10),
      R => '0'
    );
\p_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^p_1\(11),
      Q => \p_reg_reg[15]_0\(11),
      R => '0'
    );
\p_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^p_1\(12),
      Q => \p_reg_reg[15]_0\(12),
      R => '0'
    );
\p_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^p_1\(13),
      Q => \p_reg_reg[15]_0\(13),
      R => '0'
    );
\p_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^p_1\(14),
      Q => \p_reg_reg[15]_0\(14),
      R => '0'
    );
\p_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^p_1\(15),
      Q => \p_reg_reg[15]_0\(15),
      R => '0'
    );
\p_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^p_1\(1),
      Q => \p_reg_reg[15]_0\(1),
      R => '0'
    );
\p_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^p_1\(2),
      Q => \p_reg_reg[15]_0\(2),
      R => '0'
    );
\p_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^p_1\(3),
      Q => \p_reg_reg[15]_0\(3),
      R => '0'
    );
\p_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^p_1\(4),
      Q => \p_reg_reg[15]_0\(4),
      R => '0'
    );
\p_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^p_1\(5),
      Q => \p_reg_reg[15]_0\(5),
      R => '0'
    );
\p_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^p_1\(6),
      Q => \p_reg_reg[15]_0\(6),
      R => '0'
    );
\p_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^p_1\(7),
      Q => \p_reg_reg[15]_0\(7),
      R => '0'
    );
\p_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^p_1\(8),
      Q => \p_reg_reg[15]_0\(8),
      R => '0'
    );
\p_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^p_1\(9),
      Q => \p_reg_reg[15]_0\(9),
      R => '0'
    );
\tmp_product__30_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Q(1),
      I1 => tmp_35_reg_5047_pp0_iter14_reg(2),
      I2 => Q(2),
      I3 => tmp_35_reg_5047_pp0_iter14_reg(1),
      O => DI(1)
    );
\tmp_product__30_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000F888F888F888"
    )
        port map (
      I0 => Q(2),
      I1 => tmp_35_reg_5047_pp0_iter14_reg(0),
      I2 => Q(1),
      I3 => tmp_35_reg_5047_pp0_iter14_reg(1),
      I4 => Q(0),
      I5 => tmp_35_reg_5047_pp0_iter14_reg(2),
      O => DI(0)
    );
\tmp_product__30_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F5F"
    )
        port map (
      I0 => tmp_35_reg_5047_pp0_iter14_reg(1),
      I1 => Q(1),
      I2 => Q(2),
      I3 => tmp_35_reg_5047_pp0_iter14_reg(2),
      O => \tmp_35_reg_5047_pp0_iter14_reg_reg[6]__0\(1)
    );
\tmp_product__30_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2450F30F4BFFC3FF"
    )
        port map (
      I0 => Q(0),
      I1 => tmp_35_reg_5047_pp0_iter14_reg(0),
      I2 => tmp_35_reg_5047_pp0_iter14_reg(1),
      I3 => Q(2),
      I4 => tmp_35_reg_5047_pp0_iter14_reg(2),
      I5 => Q(1),
      O => \tmp_35_reg_5047_pp0_iter14_reg_reg[6]__0\(0)
    );
\tmp_product__59_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => Q(4),
      I1 => tmp_35_reg_5047_pp0_iter14_reg(1),
      I2 => Q(3),
      I3 => tmp_35_reg_5047_pp0_iter14_reg(2),
      O => \tmp_6_reg_5122_reg[7]\(0)
    );
\tmp_product__59_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => Q(3),
      I1 => tmp_35_reg_5047_pp0_iter14_reg(1),
      I2 => Q(4),
      I3 => tmp_35_reg_5047_pp0_iter14_reg(2),
      O => \tmp_6_reg_5122_reg[6]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_4ns_5ns_7_1_1 is
  port (
    dout : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_4ns_5ns_7_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_4ns_5ns_7_1_1 is
  signal \mul_ln54_1_reg_4555[5]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln54_1_reg_4555[5]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln54_1_reg_4555[5]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln54_1_reg_4555[5]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln54_1_reg_4555[5]_i_6_n_0\ : STD_LOGIC;
  signal \mul_ln54_1_reg_4555[6]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln54_1_reg_4555_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln54_1_reg_4555_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln54_1_reg_4555_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln54_1_reg_4555_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_mul_ln54_1_reg_4555_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul_ln54_1_reg_4555_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \mul_ln54_1_reg_4555_reg[5]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 5x5}}";
  attribute METHODOLOGY_DRC_VIOS of \mul_ln54_1_reg_4555_reg[6]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 5x5}}";
begin
\mul_ln54_1_reg_4555[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F38F"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(2),
      O => \mul_ln54_1_reg_4555[5]_i_2_n_0\
    );
\mul_ln54_1_reg_4555[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F0"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(3),
      O => \mul_ln54_1_reg_4555[5]_i_3_n_0\
    );
\mul_ln54_1_reg_4555[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D944"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(1),
      O => \mul_ln54_1_reg_4555[5]_i_4_n_0\
    );
\mul_ln54_1_reg_4555[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"699C"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(0),
      O => \mul_ln54_1_reg_4555[5]_i_5_n_0\
    );
\mul_ln54_1_reg_4555[5]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C6"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      O => \mul_ln54_1_reg_4555[5]_i_6_n_0\
    );
\mul_ln54_1_reg_4555[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => \mul_ln54_1_reg_4555[6]_i_2_n_0\
    );
\mul_ln54_1_reg_4555_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln54_1_reg_4555_reg[5]_i_1_n_0\,
      CO(2) => \mul_ln54_1_reg_4555_reg[5]_i_1_n_1\,
      CO(1) => \mul_ln54_1_reg_4555_reg[5]_i_1_n_2\,
      CO(0) => \mul_ln54_1_reg_4555_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mul_ln54_1_reg_4555[5]_i_2_n_0\,
      DI(2 downto 1) => Q(1 downto 0),
      DI(0) => '0',
      O(3 downto 0) => dout(3 downto 0),
      S(3) => \mul_ln54_1_reg_4555[5]_i_3_n_0\,
      S(2) => \mul_ln54_1_reg_4555[5]_i_4_n_0\,
      S(1) => \mul_ln54_1_reg_4555[5]_i_5_n_0\,
      S(0) => \mul_ln54_1_reg_4555[5]_i_6_n_0\
    );
\mul_ln54_1_reg_4555_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln54_1_reg_4555_reg[5]_i_1_n_0\,
      CO(3 downto 0) => \NLW_mul_ln54_1_reg_4555_reg[6]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_mul_ln54_1_reg_4555_reg[6]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => dout(4),
      S(3 downto 1) => B"000",
      S(0) => \mul_ln54_1_reg_4555[6]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_4ns_5ns_7_1_1_30 is
  port (
    dout : out STD_LOGIC_VECTOR ( 4 downto 0 );
    tmp_45_reg_4517_pp0_iter9_reg : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_4ns_5ns_7_1_1_30 : entity is "depthwise_conv_mul_4ns_5ns_7_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_4ns_5ns_7_1_1_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_4ns_5ns_7_1_1_30 is
  signal \mul_ln61_10_reg_4575[5]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln61_10_reg_4575[5]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln61_10_reg_4575[5]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln61_10_reg_4575[5]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln61_10_reg_4575[5]_i_6_n_0\ : STD_LOGIC;
  signal \mul_ln61_10_reg_4575[6]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln61_10_reg_4575_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln61_10_reg_4575_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln61_10_reg_4575_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln61_10_reg_4575_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_mul_ln61_10_reg_4575_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul_ln61_10_reg_4575_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \mul_ln61_10_reg_4575_reg[5]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 5x5}}";
  attribute METHODOLOGY_DRC_VIOS of \mul_ln61_10_reg_4575_reg[6]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 5x5}}";
begin
\mul_ln61_10_reg_4575[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F38F"
    )
        port map (
      I0 => tmp_45_reg_4517_pp0_iter9_reg(0),
      I1 => tmp_45_reg_4517_pp0_iter9_reg(1),
      I2 => tmp_45_reg_4517_pp0_iter9_reg(3),
      I3 => tmp_45_reg_4517_pp0_iter9_reg(2),
      O => \mul_ln61_10_reg_4575[5]_i_2_n_0\
    );
\mul_ln61_10_reg_4575[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F0"
    )
        port map (
      I0 => tmp_45_reg_4517_pp0_iter9_reg(1),
      I1 => tmp_45_reg_4517_pp0_iter9_reg(0),
      I2 => tmp_45_reg_4517_pp0_iter9_reg(2),
      I3 => tmp_45_reg_4517_pp0_iter9_reg(3),
      O => \mul_ln61_10_reg_4575[5]_i_3_n_0\
    );
\mul_ln61_10_reg_4575[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D944"
    )
        port map (
      I0 => tmp_45_reg_4517_pp0_iter9_reg(2),
      I1 => tmp_45_reg_4517_pp0_iter9_reg(3),
      I2 => tmp_45_reg_4517_pp0_iter9_reg(0),
      I3 => tmp_45_reg_4517_pp0_iter9_reg(1),
      O => \mul_ln61_10_reg_4575[5]_i_4_n_0\
    );
\mul_ln61_10_reg_4575[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"699C"
    )
        port map (
      I0 => tmp_45_reg_4517_pp0_iter9_reg(1),
      I1 => tmp_45_reg_4517_pp0_iter9_reg(3),
      I2 => tmp_45_reg_4517_pp0_iter9_reg(2),
      I3 => tmp_45_reg_4517_pp0_iter9_reg(0),
      O => \mul_ln61_10_reg_4575[5]_i_5_n_0\
    );
\mul_ln61_10_reg_4575[5]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C6"
    )
        port map (
      I0 => tmp_45_reg_4517_pp0_iter9_reg(1),
      I1 => tmp_45_reg_4517_pp0_iter9_reg(2),
      I2 => tmp_45_reg_4517_pp0_iter9_reg(0),
      O => \mul_ln61_10_reg_4575[5]_i_6_n_0\
    );
\mul_ln61_10_reg_4575[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => tmp_45_reg_4517_pp0_iter9_reg(2),
      I1 => tmp_45_reg_4517_pp0_iter9_reg(3),
      O => \mul_ln61_10_reg_4575[6]_i_2_n_0\
    );
\mul_ln61_10_reg_4575_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln61_10_reg_4575_reg[5]_i_1_n_0\,
      CO(2) => \mul_ln61_10_reg_4575_reg[5]_i_1_n_1\,
      CO(1) => \mul_ln61_10_reg_4575_reg[5]_i_1_n_2\,
      CO(0) => \mul_ln61_10_reg_4575_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mul_ln61_10_reg_4575[5]_i_2_n_0\,
      DI(2 downto 1) => tmp_45_reg_4517_pp0_iter9_reg(1 downto 0),
      DI(0) => '0',
      O(3 downto 0) => dout(3 downto 0),
      S(3) => \mul_ln61_10_reg_4575[5]_i_3_n_0\,
      S(2) => \mul_ln61_10_reg_4575[5]_i_4_n_0\,
      S(1) => \mul_ln61_10_reg_4575[5]_i_5_n_0\,
      S(0) => \mul_ln61_10_reg_4575[5]_i_6_n_0\
    );
\mul_ln61_10_reg_4575_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln61_10_reg_4575_reg[5]_i_1_n_0\,
      CO(3 downto 0) => \NLW_mul_ln61_10_reg_4575_reg[6]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_mul_ln61_10_reg_4575_reg[6]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => dout(4),
      S(3 downto 1) => B"000",
      S(0) => \mul_ln61_10_reg_4575[6]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_4ns_5ns_7_1_1_31 is
  port (
    dout : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_4ns_5ns_7_1_1_31 : entity is "depthwise_conv_mul_4ns_5ns_7_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_4ns_5ns_7_1_1_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_4ns_5ns_7_1_1_31 is
  signal \mul_ln56_reg_4582[5]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln56_reg_4582[5]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln56_reg_4582[5]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln56_reg_4582[5]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln56_reg_4582[5]_i_6_n_0\ : STD_LOGIC;
  signal \mul_ln56_reg_4582[6]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln56_reg_4582_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln56_reg_4582_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln56_reg_4582_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln56_reg_4582_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_mul_ln56_reg_4582_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul_ln56_reg_4582_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \mul_ln56_reg_4582_reg[5]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 5x5}}";
  attribute METHODOLOGY_DRC_VIOS of \mul_ln56_reg_4582_reg[6]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 5x5}}";
begin
\mul_ln56_reg_4582[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F38F"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(2),
      O => \mul_ln56_reg_4582[5]_i_2_n_0\
    );
\mul_ln56_reg_4582[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F0"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(3),
      O => \mul_ln56_reg_4582[5]_i_3_n_0\
    );
\mul_ln56_reg_4582[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D944"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(1),
      O => \mul_ln56_reg_4582[5]_i_4_n_0\
    );
\mul_ln56_reg_4582[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"699C"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(0),
      O => \mul_ln56_reg_4582[5]_i_5_n_0\
    );
\mul_ln56_reg_4582[5]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C6"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      O => \mul_ln56_reg_4582[5]_i_6_n_0\
    );
\mul_ln56_reg_4582[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => \mul_ln56_reg_4582[6]_i_2_n_0\
    );
\mul_ln56_reg_4582_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln56_reg_4582_reg[5]_i_1_n_0\,
      CO(2) => \mul_ln56_reg_4582_reg[5]_i_1_n_1\,
      CO(1) => \mul_ln56_reg_4582_reg[5]_i_1_n_2\,
      CO(0) => \mul_ln56_reg_4582_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mul_ln56_reg_4582[5]_i_2_n_0\,
      DI(2 downto 1) => Q(1 downto 0),
      DI(0) => '0',
      O(3 downto 0) => dout(3 downto 0),
      S(3) => \mul_ln56_reg_4582[5]_i_3_n_0\,
      S(2) => \mul_ln56_reg_4582[5]_i_4_n_0\,
      S(1) => \mul_ln56_reg_4582[5]_i_5_n_0\,
      S(0) => \mul_ln56_reg_4582[5]_i_6_n_0\
    );
\mul_ln56_reg_4582_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln56_reg_4582_reg[5]_i_1_n_0\,
      CO(3 downto 0) => \NLW_mul_ln56_reg_4582_reg[6]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_mul_ln56_reg_4582_reg[6]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => dout(4),
      S(3 downto 1) => B"000",
      S(0) => \mul_ln56_reg_4582[6]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_5ns_7ns_11_1_1 is
  port (
    dout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_5ns_7ns_11_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_5ns_7ns_11_1_1 is
  signal \tmp_45_reg_4517__0__0_i_10_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_4517__0__0_i_11_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_4517__0__0_i_12_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_4517__0__0_i_13_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_4517__0__0_i_14_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_4517__0__0_i_15_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_4517__0__0_i_3_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_4517__0__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_4517__0__0_i_5_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_4517__0__0_i_6_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_4517__0__0_i_7_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_4517__0__0_i_8_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_4517__0__0_i_9_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_4517_reg__0__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_4517_reg__0__0_i_1_n_1\ : STD_LOGIC;
  signal \tmp_45_reg_4517_reg__0__0_i_1_n_2\ : STD_LOGIC;
  signal \tmp_45_reg_4517_reg__0__0_i_1_n_3\ : STD_LOGIC;
  signal \tmp_45_reg_4517_reg__0__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_4517_reg__0__0_i_2_n_1\ : STD_LOGIC;
  signal \tmp_45_reg_4517_reg__0__0_i_2_n_2\ : STD_LOGIC;
  signal \tmp_45_reg_4517_reg__0__0_i_2_n_3\ : STD_LOGIC;
  signal \NLW_tmp_45_reg_4517_reg__0__0_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_tmp_45_reg_4517_reg__0__0_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_45_reg_4517_reg__3_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_45_reg_4517_reg__3_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \tmp_45_reg_4517_reg__0__0_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 7x6}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_45_reg_4517_reg__0__0_i_2\ : label is "{SYNTH-9 {cell *THIS*} {string 7x6}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_45_reg_4517_reg__3_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 7x6}}";
begin
\tmp_45_reg_4517__0__0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A69A66A95"
    )
        port map (
      I0 => \tmp_45_reg_4517__0__0_i_6_n_0\,
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(4),
      O => \tmp_45_reg_4517__0__0_i_10_n_0\
    );
\tmp_45_reg_4517__0__0_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_45_reg_4517__0__0_i_6_n_0\,
      O => \tmp_45_reg_4517__0__0_i_11_n_0\
    );
\tmp_45_reg_4517__0__0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A696A69A969A969A"
    )
        port map (
      I0 => \tmp_45_reg_4517__0__0_i_6_n_0\,
      I1 => Q(3),
      I2 => Q(4),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => \tmp_45_reg_4517__0__0_i_12_n_0\
    );
\tmp_45_reg_4517__0__0_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"39699C9C"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      O => \tmp_45_reg_4517__0__0_i_13_n_0\
    );
\tmp_45_reg_4517__0__0_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"699C"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(0),
      O => \tmp_45_reg_4517__0__0_i_14_n_0\
    );
\tmp_45_reg_4517__0__0_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C6"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      O => \tmp_45_reg_4517__0__0_i_15_n_0\
    );
\tmp_45_reg_4517__0__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B89890"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(4),
      I3 => Q(0),
      I4 => Q(1),
      O => \tmp_45_reg_4517__0__0_i_3_n_0\
    );
\tmp_45_reg_4517__0__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01110040"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      O => \tmp_45_reg_4517__0__0_i_4_n_0\
    );
\tmp_45_reg_4517__0__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01101414"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      O => \tmp_45_reg_4517__0__0_i_5_n_0\
    );
\tmp_45_reg_4517__0__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      O => \tmp_45_reg_4517__0__0_i_6_n_0\
    );
\tmp_45_reg_4517__0__0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5422BFFF"
    )
        port map (
      I0 => Q(4),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      O => \tmp_45_reg_4517__0__0_i_7_n_0\
    );
\tmp_45_reg_4517__0__0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"015AF00F"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(4),
      I3 => Q(2),
      I4 => Q(3),
      O => \tmp_45_reg_4517__0__0_i_8_n_0\
    );
\tmp_45_reg_4517__0__0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA555A69A6555"
    )
        port map (
      I0 => \tmp_45_reg_4517__0__0_i_5_n_0\,
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => Q(4),
      O => \tmp_45_reg_4517__0__0_i_9_n_0\
    );
\tmp_45_reg_4517_reg__0__0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_45_reg_4517_reg__0__0_i_2_n_0\,
      CO(3) => \tmp_45_reg_4517_reg__0__0_i_1_n_0\,
      CO(2) => \tmp_45_reg_4517_reg__0__0_i_1_n_1\,
      CO(1) => \tmp_45_reg_4517_reg__0__0_i_1_n_2\,
      CO(0) => \tmp_45_reg_4517_reg__0__0_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_45_reg_4517__0__0_i_3_n_0\,
      DI(2) => \tmp_45_reg_4517__0__0_i_4_n_0\,
      DI(1) => \tmp_45_reg_4517__0__0_i_5_n_0\,
      DI(0) => \tmp_45_reg_4517__0__0_i_6_n_0\,
      O(3 downto 1) => dout(2 downto 0),
      O(0) => \NLW_tmp_45_reg_4517_reg__0__0_i_1_O_UNCONNECTED\(0),
      S(3) => \tmp_45_reg_4517__0__0_i_7_n_0\,
      S(2) => \tmp_45_reg_4517__0__0_i_8_n_0\,
      S(1) => \tmp_45_reg_4517__0__0_i_9_n_0\,
      S(0) => \tmp_45_reg_4517__0__0_i_10_n_0\
    );
\tmp_45_reg_4517_reg__0__0_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_45_reg_4517_reg__0__0_i_2_n_0\,
      CO(2) => \tmp_45_reg_4517_reg__0__0_i_2_n_1\,
      CO(1) => \tmp_45_reg_4517_reg__0__0_i_2_n_2\,
      CO(0) => \tmp_45_reg_4517_reg__0__0_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_45_reg_4517__0__0_i_11_n_0\,
      DI(2 downto 1) => Q(1 downto 0),
      DI(0) => '0',
      O(3 downto 0) => \NLW_tmp_45_reg_4517_reg__0__0_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_45_reg_4517__0__0_i_12_n_0\,
      S(2) => \tmp_45_reg_4517__0__0_i_13_n_0\,
      S(1) => \tmp_45_reg_4517__0__0_i_14_n_0\,
      S(0) => \tmp_45_reg_4517__0__0_i_15_n_0\
    );
\tmp_45_reg_4517_reg__3_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_45_reg_4517_reg__0__0_i_1_n_0\,
      CO(3 downto 0) => \NLW_tmp_45_reg_4517_reg__3_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_45_reg_4517_reg__3_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => dout(3),
      S(3 downto 1) => B"000",
      S(0) => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_5ns_7ns_11_1_1_32 is
  port (
    dout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_5ns_7ns_11_1_1_32 : entity is "depthwise_conv_mul_5ns_7ns_11_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_5ns_7ns_11_1_1_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_5ns_7ns_11_1_1_32 is
  signal \tmp_51_reg_4522__0__0_i_10_n_0\ : STD_LOGIC;
  signal \tmp_51_reg_4522__0__0_i_11_n_0\ : STD_LOGIC;
  signal \tmp_51_reg_4522__0__0_i_12_n_0\ : STD_LOGIC;
  signal \tmp_51_reg_4522__0__0_i_13_n_0\ : STD_LOGIC;
  signal \tmp_51_reg_4522__0__0_i_14_n_0\ : STD_LOGIC;
  signal \tmp_51_reg_4522__0__0_i_15_n_0\ : STD_LOGIC;
  signal \tmp_51_reg_4522__0__0_i_3_n_0\ : STD_LOGIC;
  signal \tmp_51_reg_4522__0__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp_51_reg_4522__0__0_i_5_n_0\ : STD_LOGIC;
  signal \tmp_51_reg_4522__0__0_i_6_n_0\ : STD_LOGIC;
  signal \tmp_51_reg_4522__0__0_i_7_n_0\ : STD_LOGIC;
  signal \tmp_51_reg_4522__0__0_i_8_n_0\ : STD_LOGIC;
  signal \tmp_51_reg_4522__0__0_i_9_n_0\ : STD_LOGIC;
  signal \tmp_51_reg_4522_reg__0__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp_51_reg_4522_reg__0__0_i_1_n_1\ : STD_LOGIC;
  signal \tmp_51_reg_4522_reg__0__0_i_1_n_2\ : STD_LOGIC;
  signal \tmp_51_reg_4522_reg__0__0_i_1_n_3\ : STD_LOGIC;
  signal \tmp_51_reg_4522_reg__0__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp_51_reg_4522_reg__0__0_i_2_n_1\ : STD_LOGIC;
  signal \tmp_51_reg_4522_reg__0__0_i_2_n_2\ : STD_LOGIC;
  signal \tmp_51_reg_4522_reg__0__0_i_2_n_3\ : STD_LOGIC;
  signal \NLW_tmp_51_reg_4522_reg__0__0_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_tmp_51_reg_4522_reg__0__0_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_51_reg_4522_reg__3_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_51_reg_4522_reg__3_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \tmp_51_reg_4522_reg__0__0_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 7x6}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_51_reg_4522_reg__0__0_i_2\ : label is "{SYNTH-9 {cell *THIS*} {string 7x6}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_51_reg_4522_reg__3_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 7x6}}";
begin
\tmp_51_reg_4522__0__0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A69A66A95"
    )
        port map (
      I0 => \tmp_51_reg_4522__0__0_i_6_n_0\,
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(4),
      O => \tmp_51_reg_4522__0__0_i_10_n_0\
    );
\tmp_51_reg_4522__0__0_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_51_reg_4522__0__0_i_6_n_0\,
      O => \tmp_51_reg_4522__0__0_i_11_n_0\
    );
\tmp_51_reg_4522__0__0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A696A69A969A969A"
    )
        port map (
      I0 => \tmp_51_reg_4522__0__0_i_6_n_0\,
      I1 => Q(3),
      I2 => Q(4),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => \tmp_51_reg_4522__0__0_i_12_n_0\
    );
\tmp_51_reg_4522__0__0_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"39699C9C"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      O => \tmp_51_reg_4522__0__0_i_13_n_0\
    );
\tmp_51_reg_4522__0__0_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"699C"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(0),
      O => \tmp_51_reg_4522__0__0_i_14_n_0\
    );
\tmp_51_reg_4522__0__0_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C6"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      O => \tmp_51_reg_4522__0__0_i_15_n_0\
    );
\tmp_51_reg_4522__0__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B89890"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(4),
      I3 => Q(0),
      I4 => Q(1),
      O => \tmp_51_reg_4522__0__0_i_3_n_0\
    );
\tmp_51_reg_4522__0__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01110040"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      O => \tmp_51_reg_4522__0__0_i_4_n_0\
    );
\tmp_51_reg_4522__0__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01101414"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      O => \tmp_51_reg_4522__0__0_i_5_n_0\
    );
\tmp_51_reg_4522__0__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      O => \tmp_51_reg_4522__0__0_i_6_n_0\
    );
\tmp_51_reg_4522__0__0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5422BFFF"
    )
        port map (
      I0 => Q(4),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      O => \tmp_51_reg_4522__0__0_i_7_n_0\
    );
\tmp_51_reg_4522__0__0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"015AF00F"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(4),
      I3 => Q(2),
      I4 => Q(3),
      O => \tmp_51_reg_4522__0__0_i_8_n_0\
    );
\tmp_51_reg_4522__0__0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA555A69A6555"
    )
        port map (
      I0 => \tmp_51_reg_4522__0__0_i_5_n_0\,
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => Q(4),
      O => \tmp_51_reg_4522__0__0_i_9_n_0\
    );
\tmp_51_reg_4522_reg__0__0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_51_reg_4522_reg__0__0_i_2_n_0\,
      CO(3) => \tmp_51_reg_4522_reg__0__0_i_1_n_0\,
      CO(2) => \tmp_51_reg_4522_reg__0__0_i_1_n_1\,
      CO(1) => \tmp_51_reg_4522_reg__0__0_i_1_n_2\,
      CO(0) => \tmp_51_reg_4522_reg__0__0_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_51_reg_4522__0__0_i_3_n_0\,
      DI(2) => \tmp_51_reg_4522__0__0_i_4_n_0\,
      DI(1) => \tmp_51_reg_4522__0__0_i_5_n_0\,
      DI(0) => \tmp_51_reg_4522__0__0_i_6_n_0\,
      O(3 downto 1) => dout(2 downto 0),
      O(0) => \NLW_tmp_51_reg_4522_reg__0__0_i_1_O_UNCONNECTED\(0),
      S(3) => \tmp_51_reg_4522__0__0_i_7_n_0\,
      S(2) => \tmp_51_reg_4522__0__0_i_8_n_0\,
      S(1) => \tmp_51_reg_4522__0__0_i_9_n_0\,
      S(0) => \tmp_51_reg_4522__0__0_i_10_n_0\
    );
\tmp_51_reg_4522_reg__0__0_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_51_reg_4522_reg__0__0_i_2_n_0\,
      CO(2) => \tmp_51_reg_4522_reg__0__0_i_2_n_1\,
      CO(1) => \tmp_51_reg_4522_reg__0__0_i_2_n_2\,
      CO(0) => \tmp_51_reg_4522_reg__0__0_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_51_reg_4522__0__0_i_11_n_0\,
      DI(2 downto 1) => Q(1 downto 0),
      DI(0) => '0',
      O(3 downto 0) => \NLW_tmp_51_reg_4522_reg__0__0_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_51_reg_4522__0__0_i_12_n_0\,
      S(2) => \tmp_51_reg_4522__0__0_i_13_n_0\,
      S(1) => \tmp_51_reg_4522__0__0_i_14_n_0\,
      S(0) => \tmp_51_reg_4522__0__0_i_15_n_0\
    );
\tmp_51_reg_4522_reg__3_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_51_reg_4522_reg__0__0_i_1_n_0\,
      CO(3 downto 0) => \NLW_tmp_51_reg_4522_reg__3_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_51_reg_4522_reg__3_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => dout(3),
      S(3 downto 1) => B"000",
      S(0) => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_5ns_7ns_11_1_1_33 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    select_ln54_reg_4505_pp0_iter8_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_5ns_7ns_11_1_1_33 : entity is "depthwise_conv_mul_5ns_7ns_11_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_5ns_7ns_11_1_1_33;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_5ns_7ns_11_1_1_33 is
  signal \tmp_product__0_carry__0_i_1__5_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_2__5_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_3__5_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_4__5_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_5__5_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_6__2_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_7__2_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_8__2_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_1__5_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2__5_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3__5_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__5_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__5_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \NLW_tmp_product__0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_tmp_product__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry_i_1__5_n_0\,
      DI(2 downto 1) => select_ln54_reg_4505_pp0_iter8_reg(1 downto 0),
      DI(0) => '0',
      O(3 downto 0) => \NLW_tmp_product__0_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_product__0_carry_i_2__5_n_0\,
      S(2) => \tmp_product__0_carry_i_3__5_n_0\,
      S(1) => \tmp_product__0_carry_i_4__5_n_0\,
      S(0) => \tmp_product__0_carry_i_5__5_n_0\
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3) => \tmp_product__0_carry__0_n_0\,
      CO(2) => \tmp_product__0_carry__0_n_1\,
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry__0_i_1__5_n_0\,
      DI(2) => \tmp_product__0_carry__0_i_2__5_n_0\,
      DI(1) => \tmp_product__0_carry__0_i_3__5_n_0\,
      DI(0) => \tmp_product__0_carry__0_i_4__5_n_0\,
      O(3 downto 1) => D(2 downto 0),
      O(0) => \NLW_tmp_product__0_carry__0_O_UNCONNECTED\(0),
      S(3) => \tmp_product__0_carry__0_i_5__5_n_0\,
      S(2) => \tmp_product__0_carry__0_i_6__2_n_0\,
      S(1) => \tmp_product__0_carry__0_i_7__2_n_0\,
      S(0) => \tmp_product__0_carry__0_i_8__2_n_0\
    );
\tmp_product__0_carry__0_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B89890"
    )
        port map (
      I0 => select_ln54_reg_4505_pp0_iter8_reg(3),
      I1 => select_ln54_reg_4505_pp0_iter8_reg(2),
      I2 => select_ln54_reg_4505_pp0_iter8_reg(4),
      I3 => select_ln54_reg_4505_pp0_iter8_reg(0),
      I4 => select_ln54_reg_4505_pp0_iter8_reg(1),
      O => \tmp_product__0_carry__0_i_1__5_n_0\
    );
\tmp_product__0_carry__0_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01110040"
    )
        port map (
      I0 => select_ln54_reg_4505_pp0_iter8_reg(4),
      I1 => select_ln54_reg_4505_pp0_iter8_reg(3),
      I2 => select_ln54_reg_4505_pp0_iter8_reg(1),
      I3 => select_ln54_reg_4505_pp0_iter8_reg(0),
      I4 => select_ln54_reg_4505_pp0_iter8_reg(2),
      O => \tmp_product__0_carry__0_i_2__5_n_0\
    );
\tmp_product__0_carry__0_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01101414"
    )
        port map (
      I0 => select_ln54_reg_4505_pp0_iter8_reg(4),
      I1 => select_ln54_reg_4505_pp0_iter8_reg(3),
      I2 => select_ln54_reg_4505_pp0_iter8_reg(1),
      I3 => select_ln54_reg_4505_pp0_iter8_reg(0),
      I4 => select_ln54_reg_4505_pp0_iter8_reg(2),
      O => \tmp_product__0_carry__0_i_3__5_n_0\
    );
\tmp_product__0_carry__0_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => select_ln54_reg_4505_pp0_iter8_reg(2),
      I1 => select_ln54_reg_4505_pp0_iter8_reg(0),
      O => \tmp_product__0_carry__0_i_4__5_n_0\
    );
\tmp_product__0_carry__0_i_5__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5422BFFF"
    )
        port map (
      I0 => select_ln54_reg_4505_pp0_iter8_reg(4),
      I1 => select_ln54_reg_4505_pp0_iter8_reg(1),
      I2 => select_ln54_reg_4505_pp0_iter8_reg(0),
      I3 => select_ln54_reg_4505_pp0_iter8_reg(2),
      I4 => select_ln54_reg_4505_pp0_iter8_reg(3),
      O => \tmp_product__0_carry__0_i_5__5_n_0\
    );
\tmp_product__0_carry__0_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"015AF00F"
    )
        port map (
      I0 => select_ln54_reg_4505_pp0_iter8_reg(1),
      I1 => select_ln54_reg_4505_pp0_iter8_reg(0),
      I2 => select_ln54_reg_4505_pp0_iter8_reg(4),
      I3 => select_ln54_reg_4505_pp0_iter8_reg(2),
      I4 => select_ln54_reg_4505_pp0_iter8_reg(3),
      O => \tmp_product__0_carry__0_i_6__2_n_0\
    );
\tmp_product__0_carry__0_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA555A69A6555"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_3__5_n_0\,
      I1 => select_ln54_reg_4505_pp0_iter8_reg(0),
      I2 => select_ln54_reg_4505_pp0_iter8_reg(3),
      I3 => select_ln54_reg_4505_pp0_iter8_reg(1),
      I4 => select_ln54_reg_4505_pp0_iter8_reg(2),
      I5 => select_ln54_reg_4505_pp0_iter8_reg(4),
      O => \tmp_product__0_carry__0_i_7__2_n_0\
    );
\tmp_product__0_carry__0_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A69A66A95"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_4__5_n_0\,
      I1 => select_ln54_reg_4505_pp0_iter8_reg(2),
      I2 => select_ln54_reg_4505_pp0_iter8_reg(0),
      I3 => select_ln54_reg_4505_pp0_iter8_reg(1),
      I4 => select_ln54_reg_4505_pp0_iter8_reg(3),
      I5 => select_ln54_reg_4505_pp0_iter8_reg(4),
      O => \tmp_product__0_carry__0_i_8__2_n_0\
    );
\tmp_product__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry__0_n_0\,
      CO(3 downto 0) => \NLW_tmp_product__0_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_product__0_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => D(3),
      S(3 downto 1) => B"000",
      S(0) => S(0)
    );
\tmp_product__0_carry_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_4__5_n_0\,
      O => \tmp_product__0_carry_i_1__5_n_0\
    );
\tmp_product__0_carry_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A696A69A969A969A"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_4__5_n_0\,
      I1 => select_ln54_reg_4505_pp0_iter8_reg(3),
      I2 => select_ln54_reg_4505_pp0_iter8_reg(4),
      I3 => select_ln54_reg_4505_pp0_iter8_reg(2),
      I4 => select_ln54_reg_4505_pp0_iter8_reg(0),
      I5 => select_ln54_reg_4505_pp0_iter8_reg(1),
      O => \tmp_product__0_carry_i_2__5_n_0\
    );
\tmp_product__0_carry_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"39699C9C"
    )
        port map (
      I0 => select_ln54_reg_4505_pp0_iter8_reg(2),
      I1 => select_ln54_reg_4505_pp0_iter8_reg(4),
      I2 => select_ln54_reg_4505_pp0_iter8_reg(3),
      I3 => select_ln54_reg_4505_pp0_iter8_reg(0),
      I4 => select_ln54_reg_4505_pp0_iter8_reg(1),
      O => \tmp_product__0_carry_i_3__5_n_0\
    );
\tmp_product__0_carry_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"699C"
    )
        port map (
      I0 => select_ln54_reg_4505_pp0_iter8_reg(1),
      I1 => select_ln54_reg_4505_pp0_iter8_reg(3),
      I2 => select_ln54_reg_4505_pp0_iter8_reg(2),
      I3 => select_ln54_reg_4505_pp0_iter8_reg(0),
      O => \tmp_product__0_carry_i_4__5_n_0\
    );
\tmp_product__0_carry_i_5__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C6"
    )
        port map (
      I0 => select_ln54_reg_4505_pp0_iter8_reg(1),
      I1 => select_ln54_reg_4505_pp0_iter8_reg(2),
      I2 => select_ln54_reg_4505_pp0_iter8_reg(0),
      O => \tmp_product__0_carry_i_5__5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_5ns_7ns_11_1_1_34 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    select_ln54_reg_4505_pp0_iter8_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_5ns_7ns_11_1_1_34 : entity is "depthwise_conv_mul_5ns_7ns_11_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_5ns_7ns_11_1_1_34;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_5ns_7ns_11_1_1_34 is
  signal \tmp_product__0_carry__0_i_1__4_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_2__4_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_3__4_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_4__4_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_5__4_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_6__1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_7__1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_8__1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_1__4_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2__3_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3__3_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__4_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__4_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__3_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \NLW_tmp_product__0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_tmp_product__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry_i_1__4_n_0\,
      DI(2) => \tmp_product__0_carry_i_2__3_n_0\,
      DI(1) => select_ln54_reg_4505_pp0_iter8_reg(0),
      DI(0) => '0',
      O(3 downto 0) => \NLW_tmp_product__0_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_product__0_carry_i_3__3_n_0\,
      S(2) => \tmp_product__0_carry_i_4__4_n_0\,
      S(1) => \tmp_product__0_carry_i_5__4_n_0\,
      S(0) => \tmp_product__0_carry_i_6__3_n_0\
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3) => \tmp_product__0_carry__0_n_0\,
      CO(2) => \tmp_product__0_carry__0_n_1\,
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry__0_i_1__4_n_0\,
      DI(2) => \tmp_product__0_carry__0_i_2__4_n_0\,
      DI(1) => \tmp_product__0_carry__0_i_3__4_n_0\,
      DI(0) => \tmp_product__0_carry__0_i_4__4_n_0\,
      O(3 downto 1) => D(2 downto 0),
      O(0) => \NLW_tmp_product__0_carry__0_O_UNCONNECTED\(0),
      S(3) => \tmp_product__0_carry__0_i_5__4_n_0\,
      S(2) => \tmp_product__0_carry__0_i_6__1_n_0\,
      S(1) => \tmp_product__0_carry__0_i_7__1_n_0\,
      S(0) => \tmp_product__0_carry__0_i_8__1_n_0\
    );
\tmp_product__0_carry__0_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"71E071C0"
    )
        port map (
      I0 => select_ln54_reg_4505_pp0_iter8_reg(1),
      I1 => select_ln54_reg_4505_pp0_iter8_reg(2),
      I2 => select_ln54_reg_4505_pp0_iter8_reg(3),
      I3 => select_ln54_reg_4505_pp0_iter8_reg(4),
      I4 => select_ln54_reg_4505_pp0_iter8_reg(0),
      O => \tmp_product__0_carry__0_i_1__4_n_0\
    );
\tmp_product__0_carry__0_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040016"
    )
        port map (
      I0 => select_ln54_reg_4505_pp0_iter8_reg(2),
      I1 => select_ln54_reg_4505_pp0_iter8_reg(1),
      I2 => select_ln54_reg_4505_pp0_iter8_reg(3),
      I3 => select_ln54_reg_4505_pp0_iter8_reg(4),
      I4 => select_ln54_reg_4505_pp0_iter8_reg(0),
      O => \tmp_product__0_carry__0_i_2__4_n_0\
    );
\tmp_product__0_carry__0_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000D000B"
    )
        port map (
      I0 => select_ln54_reg_4505_pp0_iter8_reg(2),
      I1 => select_ln54_reg_4505_pp0_iter8_reg(1),
      I2 => select_ln54_reg_4505_pp0_iter8_reg(3),
      I3 => select_ln54_reg_4505_pp0_iter8_reg(4),
      I4 => select_ln54_reg_4505_pp0_iter8_reg(0),
      O => \tmp_product__0_carry__0_i_3__4_n_0\
    );
\tmp_product__0_carry__0_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => select_ln54_reg_4505_pp0_iter8_reg(2),
      I1 => select_ln54_reg_4505_pp0_iter8_reg(1),
      I2 => select_ln54_reg_4505_pp0_iter8_reg(0),
      O => \tmp_product__0_carry__0_i_4__4_n_0\
    );
\tmp_product__0_carry__0_i_5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FE58FA7"
    )
        port map (
      I0 => select_ln54_reg_4505_pp0_iter8_reg(2),
      I1 => select_ln54_reg_4505_pp0_iter8_reg(1),
      I2 => select_ln54_reg_4505_pp0_iter8_reg(3),
      I3 => select_ln54_reg_4505_pp0_iter8_reg(4),
      I4 => select_ln54_reg_4505_pp0_iter8_reg(0),
      O => \tmp_product__0_carry__0_i_5__4_n_0\
    );
\tmp_product__0_carry__0_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC1C0C33"
    )
        port map (
      I0 => select_ln54_reg_4505_pp0_iter8_reg(0),
      I1 => select_ln54_reg_4505_pp0_iter8_reg(4),
      I2 => select_ln54_reg_4505_pp0_iter8_reg(3),
      I3 => select_ln54_reg_4505_pp0_iter8_reg(2),
      I4 => select_ln54_reg_4505_pp0_iter8_reg(1),
      O => \tmp_product__0_carry__0_i_6__1_n_0\
    );
\tmp_product__0_carry__0_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"556A56A55A9656A5"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_3__4_n_0\,
      I1 => select_ln54_reg_4505_pp0_iter8_reg(0),
      I2 => select_ln54_reg_4505_pp0_iter8_reg(1),
      I3 => select_ln54_reg_4505_pp0_iter8_reg(2),
      I4 => select_ln54_reg_4505_pp0_iter8_reg(3),
      I5 => select_ln54_reg_4505_pp0_iter8_reg(4),
      O => \tmp_product__0_carry__0_i_7__1_n_0\
    );
\tmp_product__0_carry__0_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"569A5965A699A69A"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_4__4_n_0\,
      I1 => select_ln54_reg_4505_pp0_iter8_reg(0),
      I2 => select_ln54_reg_4505_pp0_iter8_reg(1),
      I3 => select_ln54_reg_4505_pp0_iter8_reg(2),
      I4 => select_ln54_reg_4505_pp0_iter8_reg(3),
      I5 => select_ln54_reg_4505_pp0_iter8_reg(4),
      O => \tmp_product__0_carry__0_i_8__1_n_0\
    );
\tmp_product__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry__0_n_0\,
      CO(3 downto 0) => \NLW_tmp_product__0_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_product__0_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => D(3),
      S(3 downto 1) => B"000",
      S(0) => S(0)
    );
\tmp_product__0_carry_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_4__4_n_0\,
      O => \tmp_product__0_carry_i_1__4_n_0\
    );
\tmp_product__0_carry_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"59AA59A6"
    )
        port map (
      I0 => select_ln54_reg_4505_pp0_iter8_reg(4),
      I1 => select_ln54_reg_4505_pp0_iter8_reg(3),
      I2 => select_ln54_reg_4505_pp0_iter8_reg(1),
      I3 => select_ln54_reg_4505_pp0_iter8_reg(2),
      I4 => select_ln54_reg_4505_pp0_iter8_reg(0),
      O => \tmp_product__0_carry_i_2__3_n_0\
    );
\tmp_product__0_carry_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA555AAAAA556AA"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_4__4_n_0\,
      I1 => select_ln54_reg_4505_pp0_iter8_reg(1),
      I2 => select_ln54_reg_4505_pp0_iter8_reg(2),
      I3 => select_ln54_reg_4505_pp0_iter8_reg(3),
      I4 => select_ln54_reg_4505_pp0_iter8_reg(4),
      I5 => select_ln54_reg_4505_pp0_iter8_reg(0),
      O => \tmp_product__0_carry_i_3__3_n_0\
    );
\tmp_product__0_carry_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A5A6569"
    )
        port map (
      I0 => select_ln54_reg_4505_pp0_iter8_reg(4),
      I1 => select_ln54_reg_4505_pp0_iter8_reg(3),
      I2 => select_ln54_reg_4505_pp0_iter8_reg(2),
      I3 => select_ln54_reg_4505_pp0_iter8_reg(0),
      I4 => select_ln54_reg_4505_pp0_iter8_reg(1),
      O => \tmp_product__0_carry_i_4__4_n_0\
    );
\tmp_product__0_carry_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A65A"
    )
        port map (
      I0 => select_ln54_reg_4505_pp0_iter8_reg(3),
      I1 => select_ln54_reg_4505_pp0_iter8_reg(2),
      I2 => select_ln54_reg_4505_pp0_iter8_reg(1),
      I3 => select_ln54_reg_4505_pp0_iter8_reg(0),
      O => \tmp_product__0_carry_i_5__4_n_0\
    );
\tmp_product__0_carry_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"63"
    )
        port map (
      I0 => select_ln54_reg_4505_pp0_iter8_reg(1),
      I1 => select_ln54_reg_4505_pp0_iter8_reg(2),
      I2 => select_ln54_reg_4505_pp0_iter8_reg(0),
      O => \tmp_product__0_carry_i_6__3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_5ns_7ns_11_1_1_35 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    j_2_mid2_reg_4493_pp0_iter9_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_5ns_7ns_11_1_1_35 : entity is "depthwise_conv_mul_5ns_7ns_11_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_5ns_7ns_11_1_1_35;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_5ns_7ns_11_1_1_35 is
  signal \tmp_product__0_carry__0_i_1__3_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_2__3_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_3__3_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_4__3_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_5__3_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_1__3_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2__4_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3__4_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__3_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__3_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \NLW_tmp_product__0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_tmp_product__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry_i_1__3_n_0\,
      DI(2 downto 1) => j_2_mid2_reg_4493_pp0_iter9_reg(1 downto 0),
      DI(0) => '0',
      O(3 downto 0) => \NLW_tmp_product__0_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_product__0_carry_i_2__4_n_0\,
      S(2) => \tmp_product__0_carry_i_3__4_n_0\,
      S(1) => \tmp_product__0_carry_i_4__3_n_0\,
      S(0) => \tmp_product__0_carry_i_5__3_n_0\
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3) => \tmp_product__0_carry__0_n_0\,
      CO(2) => \tmp_product__0_carry__0_n_1\,
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry__0_i_1__3_n_0\,
      DI(2) => \tmp_product__0_carry__0_i_2__3_n_0\,
      DI(1) => \tmp_product__0_carry__0_i_3__3_n_0\,
      DI(0) => \tmp_product__0_carry__0_i_4__3_n_0\,
      O(3 downto 1) => D(2 downto 0),
      O(0) => \NLW_tmp_product__0_carry__0_O_UNCONNECTED\(0),
      S(3) => \tmp_product__0_carry__0_i_5__3_n_0\,
      S(2) => \tmp_product__0_carry__0_i_6__0_n_0\,
      S(1) => \tmp_product__0_carry__0_i_7__0_n_0\,
      S(0) => \tmp_product__0_carry__0_i_8__0_n_0\
    );
\tmp_product__0_carry__0_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B89890"
    )
        port map (
      I0 => j_2_mid2_reg_4493_pp0_iter9_reg(3),
      I1 => j_2_mid2_reg_4493_pp0_iter9_reg(2),
      I2 => j_2_mid2_reg_4493_pp0_iter9_reg(4),
      I3 => j_2_mid2_reg_4493_pp0_iter9_reg(0),
      I4 => j_2_mid2_reg_4493_pp0_iter9_reg(1),
      O => \tmp_product__0_carry__0_i_1__3_n_0\
    );
\tmp_product__0_carry__0_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01110040"
    )
        port map (
      I0 => j_2_mid2_reg_4493_pp0_iter9_reg(4),
      I1 => j_2_mid2_reg_4493_pp0_iter9_reg(3),
      I2 => j_2_mid2_reg_4493_pp0_iter9_reg(1),
      I3 => j_2_mid2_reg_4493_pp0_iter9_reg(0),
      I4 => j_2_mid2_reg_4493_pp0_iter9_reg(2),
      O => \tmp_product__0_carry__0_i_2__3_n_0\
    );
\tmp_product__0_carry__0_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01101414"
    )
        port map (
      I0 => j_2_mid2_reg_4493_pp0_iter9_reg(4),
      I1 => j_2_mid2_reg_4493_pp0_iter9_reg(3),
      I2 => j_2_mid2_reg_4493_pp0_iter9_reg(1),
      I3 => j_2_mid2_reg_4493_pp0_iter9_reg(0),
      I4 => j_2_mid2_reg_4493_pp0_iter9_reg(2),
      O => \tmp_product__0_carry__0_i_3__3_n_0\
    );
\tmp_product__0_carry__0_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => j_2_mid2_reg_4493_pp0_iter9_reg(2),
      I1 => j_2_mid2_reg_4493_pp0_iter9_reg(0),
      O => \tmp_product__0_carry__0_i_4__3_n_0\
    );
\tmp_product__0_carry__0_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5422BFFF"
    )
        port map (
      I0 => j_2_mid2_reg_4493_pp0_iter9_reg(4),
      I1 => j_2_mid2_reg_4493_pp0_iter9_reg(1),
      I2 => j_2_mid2_reg_4493_pp0_iter9_reg(0),
      I3 => j_2_mid2_reg_4493_pp0_iter9_reg(2),
      I4 => j_2_mid2_reg_4493_pp0_iter9_reg(3),
      O => \tmp_product__0_carry__0_i_5__3_n_0\
    );
\tmp_product__0_carry__0_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"015AF00F"
    )
        port map (
      I0 => j_2_mid2_reg_4493_pp0_iter9_reg(1),
      I1 => j_2_mid2_reg_4493_pp0_iter9_reg(0),
      I2 => j_2_mid2_reg_4493_pp0_iter9_reg(4),
      I3 => j_2_mid2_reg_4493_pp0_iter9_reg(2),
      I4 => j_2_mid2_reg_4493_pp0_iter9_reg(3),
      O => \tmp_product__0_carry__0_i_6__0_n_0\
    );
\tmp_product__0_carry__0_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA555A69A6555"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_3__3_n_0\,
      I1 => j_2_mid2_reg_4493_pp0_iter9_reg(0),
      I2 => j_2_mid2_reg_4493_pp0_iter9_reg(3),
      I3 => j_2_mid2_reg_4493_pp0_iter9_reg(1),
      I4 => j_2_mid2_reg_4493_pp0_iter9_reg(2),
      I5 => j_2_mid2_reg_4493_pp0_iter9_reg(4),
      O => \tmp_product__0_carry__0_i_7__0_n_0\
    );
\tmp_product__0_carry__0_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A69A66A95"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_4__3_n_0\,
      I1 => j_2_mid2_reg_4493_pp0_iter9_reg(2),
      I2 => j_2_mid2_reg_4493_pp0_iter9_reg(0),
      I3 => j_2_mid2_reg_4493_pp0_iter9_reg(1),
      I4 => j_2_mid2_reg_4493_pp0_iter9_reg(3),
      I5 => j_2_mid2_reg_4493_pp0_iter9_reg(4),
      O => \tmp_product__0_carry__0_i_8__0_n_0\
    );
\tmp_product__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry__0_n_0\,
      CO(3 downto 0) => \NLW_tmp_product__0_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_product__0_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => D(3),
      S(3 downto 1) => B"000",
      S(0) => S(0)
    );
\tmp_product__0_carry_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_4__3_n_0\,
      O => \tmp_product__0_carry_i_1__3_n_0\
    );
\tmp_product__0_carry_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A696A69A969A969A"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_4__3_n_0\,
      I1 => j_2_mid2_reg_4493_pp0_iter9_reg(3),
      I2 => j_2_mid2_reg_4493_pp0_iter9_reg(4),
      I3 => j_2_mid2_reg_4493_pp0_iter9_reg(2),
      I4 => j_2_mid2_reg_4493_pp0_iter9_reg(0),
      I5 => j_2_mid2_reg_4493_pp0_iter9_reg(1),
      O => \tmp_product__0_carry_i_2__4_n_0\
    );
\tmp_product__0_carry_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"39699C9C"
    )
        port map (
      I0 => j_2_mid2_reg_4493_pp0_iter9_reg(2),
      I1 => j_2_mid2_reg_4493_pp0_iter9_reg(4),
      I2 => j_2_mid2_reg_4493_pp0_iter9_reg(3),
      I3 => j_2_mid2_reg_4493_pp0_iter9_reg(0),
      I4 => j_2_mid2_reg_4493_pp0_iter9_reg(1),
      O => \tmp_product__0_carry_i_3__4_n_0\
    );
\tmp_product__0_carry_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"699C"
    )
        port map (
      I0 => j_2_mid2_reg_4493_pp0_iter9_reg(1),
      I1 => j_2_mid2_reg_4493_pp0_iter9_reg(3),
      I2 => j_2_mid2_reg_4493_pp0_iter9_reg(2),
      I3 => j_2_mid2_reg_4493_pp0_iter9_reg(0),
      O => \tmp_product__0_carry_i_4__3_n_0\
    );
\tmp_product__0_carry_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C6"
    )
        port map (
      I0 => j_2_mid2_reg_4493_pp0_iter9_reg(1),
      I1 => j_2_mid2_reg_4493_pp0_iter9_reg(2),
      I2 => j_2_mid2_reg_4493_pp0_iter9_reg(0),
      O => \tmp_product__0_carry_i_5__3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_5ns_7ns_11_1_1_36 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    j_2_mid2_reg_4493_pp0_iter9_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_5ns_7ns_11_1_1_36 : entity is "depthwise_conv_mul_5ns_7ns_11_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_5ns_7ns_11_1_1_36;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_5ns_7ns_11_1_1_36 is
  signal \tmp_product__0_carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_5__2_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__2_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__2_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__2_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \NLW_tmp_product__0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_tmp_product__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry_i_1__2_n_0\,
      DI(2) => \tmp_product__0_carry_i_2__2_n_0\,
      DI(1) => j_2_mid2_reg_4493_pp0_iter9_reg(0),
      DI(0) => '0',
      O(3 downto 0) => \NLW_tmp_product__0_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_product__0_carry_i_3__2_n_0\,
      S(2) => \tmp_product__0_carry_i_4__2_n_0\,
      S(1) => \tmp_product__0_carry_i_5__2_n_0\,
      S(0) => \tmp_product__0_carry_i_6__2_n_0\
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3) => \tmp_product__0_carry__0_n_0\,
      CO(2) => \tmp_product__0_carry__0_n_1\,
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry__0_i_1__2_n_0\,
      DI(2) => \tmp_product__0_carry__0_i_2__2_n_0\,
      DI(1) => \tmp_product__0_carry__0_i_3__2_n_0\,
      DI(0) => \tmp_product__0_carry__0_i_4__2_n_0\,
      O(3 downto 1) => D(2 downto 0),
      O(0) => \NLW_tmp_product__0_carry__0_O_UNCONNECTED\(0),
      S(3) => \tmp_product__0_carry__0_i_5__2_n_0\,
      S(2) => \tmp_product__0_carry__0_i_6_n_0\,
      S(1) => \tmp_product__0_carry__0_i_7_n_0\,
      S(0) => \tmp_product__0_carry__0_i_8_n_0\
    );
\tmp_product__0_carry__0_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"71E071C0"
    )
        port map (
      I0 => j_2_mid2_reg_4493_pp0_iter9_reg(1),
      I1 => j_2_mid2_reg_4493_pp0_iter9_reg(2),
      I2 => j_2_mid2_reg_4493_pp0_iter9_reg(3),
      I3 => j_2_mid2_reg_4493_pp0_iter9_reg(4),
      I4 => j_2_mid2_reg_4493_pp0_iter9_reg(0),
      O => \tmp_product__0_carry__0_i_1__2_n_0\
    );
\tmp_product__0_carry__0_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040016"
    )
        port map (
      I0 => j_2_mid2_reg_4493_pp0_iter9_reg(2),
      I1 => j_2_mid2_reg_4493_pp0_iter9_reg(1),
      I2 => j_2_mid2_reg_4493_pp0_iter9_reg(3),
      I3 => j_2_mid2_reg_4493_pp0_iter9_reg(4),
      I4 => j_2_mid2_reg_4493_pp0_iter9_reg(0),
      O => \tmp_product__0_carry__0_i_2__2_n_0\
    );
\tmp_product__0_carry__0_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000D000B"
    )
        port map (
      I0 => j_2_mid2_reg_4493_pp0_iter9_reg(2),
      I1 => j_2_mid2_reg_4493_pp0_iter9_reg(1),
      I2 => j_2_mid2_reg_4493_pp0_iter9_reg(3),
      I3 => j_2_mid2_reg_4493_pp0_iter9_reg(4),
      I4 => j_2_mid2_reg_4493_pp0_iter9_reg(0),
      O => \tmp_product__0_carry__0_i_3__2_n_0\
    );
\tmp_product__0_carry__0_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => j_2_mid2_reg_4493_pp0_iter9_reg(2),
      I1 => j_2_mid2_reg_4493_pp0_iter9_reg(1),
      I2 => j_2_mid2_reg_4493_pp0_iter9_reg(0),
      O => \tmp_product__0_carry__0_i_4__2_n_0\
    );
\tmp_product__0_carry__0_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FE58FA7"
    )
        port map (
      I0 => j_2_mid2_reg_4493_pp0_iter9_reg(2),
      I1 => j_2_mid2_reg_4493_pp0_iter9_reg(1),
      I2 => j_2_mid2_reg_4493_pp0_iter9_reg(3),
      I3 => j_2_mid2_reg_4493_pp0_iter9_reg(4),
      I4 => j_2_mid2_reg_4493_pp0_iter9_reg(0),
      O => \tmp_product__0_carry__0_i_5__2_n_0\
    );
\tmp_product__0_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC1C0C33"
    )
        port map (
      I0 => j_2_mid2_reg_4493_pp0_iter9_reg(0),
      I1 => j_2_mid2_reg_4493_pp0_iter9_reg(4),
      I2 => j_2_mid2_reg_4493_pp0_iter9_reg(3),
      I3 => j_2_mid2_reg_4493_pp0_iter9_reg(2),
      I4 => j_2_mid2_reg_4493_pp0_iter9_reg(1),
      O => \tmp_product__0_carry__0_i_6_n_0\
    );
\tmp_product__0_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"556A56A55A9656A5"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_3__2_n_0\,
      I1 => j_2_mid2_reg_4493_pp0_iter9_reg(0),
      I2 => j_2_mid2_reg_4493_pp0_iter9_reg(1),
      I3 => j_2_mid2_reg_4493_pp0_iter9_reg(2),
      I4 => j_2_mid2_reg_4493_pp0_iter9_reg(3),
      I5 => j_2_mid2_reg_4493_pp0_iter9_reg(4),
      O => \tmp_product__0_carry__0_i_7_n_0\
    );
\tmp_product__0_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"569A5965A699A69A"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_4__2_n_0\,
      I1 => j_2_mid2_reg_4493_pp0_iter9_reg(0),
      I2 => j_2_mid2_reg_4493_pp0_iter9_reg(1),
      I3 => j_2_mid2_reg_4493_pp0_iter9_reg(2),
      I4 => j_2_mid2_reg_4493_pp0_iter9_reg(3),
      I5 => j_2_mid2_reg_4493_pp0_iter9_reg(4),
      O => \tmp_product__0_carry__0_i_8_n_0\
    );
\tmp_product__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry__0_n_0\,
      CO(3 downto 0) => \NLW_tmp_product__0_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_product__0_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => D(3),
      S(3 downto 1) => B"000",
      S(0) => S(0)
    );
\tmp_product__0_carry_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_4__2_n_0\,
      O => \tmp_product__0_carry_i_1__2_n_0\
    );
\tmp_product__0_carry_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"59AA59A6"
    )
        port map (
      I0 => j_2_mid2_reg_4493_pp0_iter9_reg(4),
      I1 => j_2_mid2_reg_4493_pp0_iter9_reg(3),
      I2 => j_2_mid2_reg_4493_pp0_iter9_reg(1),
      I3 => j_2_mid2_reg_4493_pp0_iter9_reg(2),
      I4 => j_2_mid2_reg_4493_pp0_iter9_reg(0),
      O => \tmp_product__0_carry_i_2__2_n_0\
    );
\tmp_product__0_carry_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA555AAAAA556AA"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_4__2_n_0\,
      I1 => j_2_mid2_reg_4493_pp0_iter9_reg(1),
      I2 => j_2_mid2_reg_4493_pp0_iter9_reg(2),
      I3 => j_2_mid2_reg_4493_pp0_iter9_reg(3),
      I4 => j_2_mid2_reg_4493_pp0_iter9_reg(4),
      I5 => j_2_mid2_reg_4493_pp0_iter9_reg(0),
      O => \tmp_product__0_carry_i_3__2_n_0\
    );
\tmp_product__0_carry_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A5A6569"
    )
        port map (
      I0 => j_2_mid2_reg_4493_pp0_iter9_reg(4),
      I1 => j_2_mid2_reg_4493_pp0_iter9_reg(3),
      I2 => j_2_mid2_reg_4493_pp0_iter9_reg(2),
      I3 => j_2_mid2_reg_4493_pp0_iter9_reg(0),
      I4 => j_2_mid2_reg_4493_pp0_iter9_reg(1),
      O => \tmp_product__0_carry_i_4__2_n_0\
    );
\tmp_product__0_carry_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A65A"
    )
        port map (
      I0 => j_2_mid2_reg_4493_pp0_iter9_reg(3),
      I1 => j_2_mid2_reg_4493_pp0_iter9_reg(2),
      I2 => j_2_mid2_reg_4493_pp0_iter9_reg(1),
      I3 => j_2_mid2_reg_4493_pp0_iter9_reg(0),
      O => \tmp_product__0_carry_i_5__2_n_0\
    );
\tmp_product__0_carry_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"63"
    )
        port map (
      I0 => j_2_mid2_reg_4493_pp0_iter9_reg(1),
      I1 => j_2_mid2_reg_4493_pp0_iter9_reg(2),
      I2 => j_2_mid2_reg_4493_pp0_iter9_reg(0),
      O => \tmp_product__0_carry_i_6__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_6ns_8ns_13_1_1 is
  port (
    a_reg : out STD_LOGIC_VECTOR ( 4 downto 0 );
    tmp_product_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_product_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp0_stage0_subdone_grp0_done_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_6ns_8ns_13_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_6ns_8ns_13_1_1 is
  signal \^a_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 15 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  a_reg(4 downto 0) <= \^a_reg\(4 downto 0);
\m_reg[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^a_reg\(3),
      I1 => \^a_reg\(2),
      O => DI(0)
    );
\m_reg[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^a_reg\(3),
      I1 => \^a_reg\(2),
      O => S(0)
    );
\m_reg[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => CO(0),
      I1 => O(0),
      O => tmp_product_1(0)
    );
\m_reg[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^a_reg\(3),
      I1 => \^a_reg\(4),
      O => tmp_product_0(1)
    );
\m_reg[6]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \^a_reg\(2),
      I1 => \^a_reg\(3),
      I2 => \^a_reg\(4),
      O => tmp_product_0(0)
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 6) => B"000000000000000000000000",
      A(5 downto 0) => D(5 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000001010110",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ap_block_pp0_stage0_subdone_grp0_done_reg,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_block_pp0_stage0_subdone_grp0_done_reg,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 15) => NLW_tmp_product_P_UNCONNECTED(47 downto 15),
      P(14) => tmp_product_n_91,
      P(13) => tmp_product_n_92,
      P(12 downto 8) => \^a_reg\(4 downto 0),
      P(7) => tmp_product_n_98,
      P(6) => tmp_product_n_99,
      P(5) => tmp_product_n_100,
      P(4) => tmp_product_n_101,
      P(3) => tmp_product_n_102,
      P(2) => tmp_product_n_103,
      P(1) => tmp_product_n_104,
      P(0) => tmp_product_n_105,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_8s_8s_16_1_1 is
  port (
    C : out STD_LOGIC_VECTOR ( 14 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product__85_carry__0_i_5_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product__85_carry__1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_product__85_carry__1_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_35_reg_5047_pp0_iter14_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_8s_8s_16_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_8s_8s_16_1_1 is
  signal \tmp_product__0_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_6__3_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_7__3_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_8__3_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_4\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_5\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_6\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_7\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_n_6\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_n_7\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_7_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_8_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_n_4\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_n_5\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_n_6\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_n_7\ : STD_LOGIC;
  signal \tmp_product__30_carry__1_n_1\ : STD_LOGIC;
  signal \tmp_product__30_carry__1_n_3\ : STD_LOGIC;
  signal \tmp_product__30_carry__1_n_6\ : STD_LOGIC;
  signal \tmp_product__30_carry__1_n_7\ : STD_LOGIC;
  signal \tmp_product__30_carry_i_1_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry_i_2_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry_i_3_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry_i_4_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry_i_5_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry_i_6_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry_i_7_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry_i_8_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__30_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__30_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__30_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__30_carry_n_5\ : STD_LOGIC;
  signal \tmp_product__30_carry_n_6\ : STD_LOGIC;
  signal \tmp_product__30_carry_n_7\ : STD_LOGIC;
  signal \tmp_product__59_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp_product__59_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp_product__59_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \tmp_product__59_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp_product__59_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \tmp_product__59_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \tmp_product__59_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \tmp_product__59_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \tmp_product__59_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__59_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__59_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__59_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__59_carry__0_n_4\ : STD_LOGIC;
  signal \tmp_product__59_carry__0_n_5\ : STD_LOGIC;
  signal \tmp_product__59_carry__0_n_6\ : STD_LOGIC;
  signal \tmp_product__59_carry__0_n_7\ : STD_LOGIC;
  signal \tmp_product__59_carry__1_n_3\ : STD_LOGIC;
  signal \tmp_product__59_carry__1_n_6\ : STD_LOGIC;
  signal \tmp_product__59_carry__1_n_7\ : STD_LOGIC;
  signal \tmp_product__59_carry_i_1_n_0\ : STD_LOGIC;
  signal \tmp_product__59_carry_i_2_n_0\ : STD_LOGIC;
  signal \tmp_product__59_carry_i_3_n_0\ : STD_LOGIC;
  signal \tmp_product__59_carry_i_4_n_0\ : STD_LOGIC;
  signal \tmp_product__59_carry_i_5_n_0\ : STD_LOGIC;
  signal \tmp_product__59_carry_i_6_n_0\ : STD_LOGIC;
  signal \tmp_product__59_carry_i_7_n_0\ : STD_LOGIC;
  signal \tmp_product__59_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__59_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__59_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__59_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__59_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__59_carry_n_5\ : STD_LOGIC;
  signal \tmp_product__59_carry_n_6\ : STD_LOGIC;
  signal \tmp_product__59_carry_n_7\ : STD_LOGIC;
  signal \tmp_product__85_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__85_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__85_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__85_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry__1_n_1\ : STD_LOGIC;
  signal \tmp_product__85_carry__1_n_2\ : STD_LOGIC;
  signal \tmp_product__85_carry__1_n_3\ : STD_LOGIC;
  signal \tmp_product__85_carry_i_1_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry_i_2_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry_i_3_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry_i_4_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry_i_5_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry_i_6_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry_i_7_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry_i_8_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__85_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__85_carry_n_3\ : STD_LOGIC;
  signal \NLW_tmp_product__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_product__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_product__30_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_product__30_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_product__59_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_product__59_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_product__85_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_product__0_carry__0_i_10\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \tmp_product__0_carry__0_i_11\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \tmp_product__0_carry__0_i_12\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \tmp_product__0_carry__0_i_9\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \tmp_product__0_carry_i_8\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \tmp_product__30_carry__0_i_10\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \tmp_product__30_carry__0_i_11\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \tmp_product__30_carry__0_i_12\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \tmp_product__30_carry__0_i_9\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \tmp_product__30_carry_i_8\ : label is "soft_lutpair381";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \tmp_product__85_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product__85_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product__85_carry__1\ : label is 35;
begin
p_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => P(0),
      I1 => \tmp_product__30_carry_n_7\,
      I2 => \tmp_product__0_carry_n_4\,
      O => S(0)
    );
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry_i_1_n_0\,
      DI(2) => \tmp_product__0_carry_i_2_n_0\,
      DI(1) => \tmp_product__0_carry_i_3_n_0\,
      DI(0) => '0',
      O(3) => \tmp_product__0_carry_n_4\,
      O(2 downto 0) => C(2 downto 0),
      S(3) => \tmp_product__0_carry_i_4_n_0\,
      S(2) => \tmp_product__0_carry_i_5_n_0\,
      S(1) => \tmp_product__0_carry_i_6_n_0\,
      S(0) => \tmp_product__0_carry_i_7_n_0\
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3) => \tmp_product__0_carry__0_n_0\,
      CO(2) => \tmp_product__0_carry__0_n_1\,
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry__0_i_1_n_0\,
      DI(2) => \tmp_product__0_carry__0_i_2_n_0\,
      DI(1) => \tmp_product__0_carry__0_i_3_n_0\,
      DI(0) => \tmp_product__0_carry__0_i_4_n_0\,
      O(3) => \tmp_product__0_carry__0_n_4\,
      O(2) => \tmp_product__0_carry__0_n_5\,
      O(1) => \tmp_product__0_carry__0_n_6\,
      O(0) => \tmp_product__0_carry__0_n_7\,
      S(3) => \tmp_product__0_carry__0_i_5_n_0\,
      S(2) => \tmp_product__0_carry__0_i_6__3_n_0\,
      S(1) => \tmp_product__0_carry__0_i_7__3_n_0\,
      S(0) => \tmp_product__0_carry__0_i_8__3_n_0\
    );
\tmp_product__0_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Q(2),
      I1 => tmp_35_reg_5047_pp0_iter14_reg(4),
      I2 => Q(1),
      I3 => tmp_35_reg_5047_pp0_iter14_reg(5),
      I4 => Q(0),
      I5 => tmp_35_reg_5047_pp0_iter14_reg(6),
      O => \tmp_product__0_carry__0_i_1_n_0\
    );
\tmp_product__0_carry__0_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tmp_35_reg_5047_pp0_iter14_reg(4),
      I1 => Q(2),
      O => \tmp_product__0_carry__0_i_10_n_0\
    );
\tmp_product__0_carry__0_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tmp_35_reg_5047_pp0_iter14_reg(3),
      I1 => Q(2),
      O => \tmp_product__0_carry__0_i_11_n_0\
    );
\tmp_product__0_carry__0_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tmp_35_reg_5047_pp0_iter14_reg(2),
      I1 => Q(2),
      O => \tmp_product__0_carry__0_i_12_n_0\
    );
\tmp_product__0_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Q(2),
      I1 => tmp_35_reg_5047_pp0_iter14_reg(3),
      I2 => Q(1),
      I3 => tmp_35_reg_5047_pp0_iter14_reg(4),
      I4 => Q(0),
      I5 => tmp_35_reg_5047_pp0_iter14_reg(5),
      O => \tmp_product__0_carry__0_i_2_n_0\
    );
\tmp_product__0_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Q(2),
      I1 => tmp_35_reg_5047_pp0_iter14_reg(2),
      I2 => Q(1),
      I3 => tmp_35_reg_5047_pp0_iter14_reg(3),
      I4 => Q(0),
      I5 => tmp_35_reg_5047_pp0_iter14_reg(4),
      O => \tmp_product__0_carry__0_i_3_n_0\
    );
\tmp_product__0_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Q(2),
      I1 => tmp_35_reg_5047_pp0_iter14_reg(1),
      I2 => Q(1),
      I3 => tmp_35_reg_5047_pp0_iter14_reg(2),
      I4 => Q(0),
      I5 => tmp_35_reg_5047_pp0_iter14_reg(3),
      O => \tmp_product__0_carry__0_i_4_n_0\
    );
\tmp_product__0_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_1_n_0\,
      I1 => Q(1),
      I2 => tmp_35_reg_5047_pp0_iter14_reg(6),
      I3 => \tmp_product__0_carry__0_i_9_n_0\,
      I4 => tmp_35_reg_5047_pp0_iter14_reg(7),
      I5 => Q(0),
      O => \tmp_product__0_carry__0_i_5_n_0\
    );
\tmp_product__0_carry__0_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_2_n_0\,
      I1 => Q(1),
      I2 => tmp_35_reg_5047_pp0_iter14_reg(5),
      I3 => \tmp_product__0_carry__0_i_10_n_0\,
      I4 => tmp_35_reg_5047_pp0_iter14_reg(6),
      I5 => Q(0),
      O => \tmp_product__0_carry__0_i_6__3_n_0\
    );
\tmp_product__0_carry__0_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_3_n_0\,
      I1 => Q(1),
      I2 => tmp_35_reg_5047_pp0_iter14_reg(4),
      I3 => \tmp_product__0_carry__0_i_11_n_0\,
      I4 => tmp_35_reg_5047_pp0_iter14_reg(5),
      I5 => Q(0),
      O => \tmp_product__0_carry__0_i_7__3_n_0\
    );
\tmp_product__0_carry__0_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_4_n_0\,
      I1 => Q(1),
      I2 => tmp_35_reg_5047_pp0_iter14_reg(3),
      I3 => \tmp_product__0_carry__0_i_12_n_0\,
      I4 => tmp_35_reg_5047_pp0_iter14_reg(4),
      I5 => Q(0),
      O => \tmp_product__0_carry__0_i_8__3_n_0\
    );
\tmp_product__0_carry__0_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tmp_35_reg_5047_pp0_iter14_reg(5),
      I1 => Q(2),
      O => \tmp_product__0_carry__0_i_9_n_0\
    );
\tmp_product__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry__0_n_0\,
      CO(3) => \NLW_tmp_product__0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \tmp_product__0_carry__1_n_1\,
      CO(1) => \NLW_tmp_product__0_carry__1_CO_UNCONNECTED\(1),
      CO(0) => \tmp_product__0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_product__0_carry__1_i_1_n_0\,
      DI(0) => \tmp_product__0_carry__1_i_2_n_0\,
      O(3 downto 2) => \NLW_tmp_product__0_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \tmp_product__0_carry__1_n_6\,
      O(0) => \tmp_product__0_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \tmp_product__0_carry__1_i_3_n_0\,
      S(0) => \tmp_product__0_carry__1_i_4_n_0\
    );
\tmp_product__0_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Q(1),
      I1 => tmp_35_reg_5047_pp0_iter14_reg(7),
      I2 => Q(2),
      I3 => tmp_35_reg_5047_pp0_iter14_reg(6),
      O => \tmp_product__0_carry__1_i_1_n_0\
    );
\tmp_product__0_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000F888F888F888"
    )
        port map (
      I0 => Q(2),
      I1 => tmp_35_reg_5047_pp0_iter14_reg(5),
      I2 => Q(1),
      I3 => tmp_35_reg_5047_pp0_iter14_reg(6),
      I4 => Q(0),
      I5 => tmp_35_reg_5047_pp0_iter14_reg(7),
      O => \tmp_product__0_carry__1_i_2_n_0\
    );
\tmp_product__0_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F5F"
    )
        port map (
      I0 => tmp_35_reg_5047_pp0_iter14_reg(6),
      I1 => Q(1),
      I2 => Q(2),
      I3 => tmp_35_reg_5047_pp0_iter14_reg(7),
      O => \tmp_product__0_carry__1_i_3_n_0\
    );
\tmp_product__0_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2450F30F4BFFC3FF"
    )
        port map (
      I0 => Q(0),
      I1 => tmp_35_reg_5047_pp0_iter14_reg(5),
      I2 => tmp_35_reg_5047_pp0_iter14_reg(6),
      I3 => Q(2),
      I4 => tmp_35_reg_5047_pp0_iter14_reg(7),
      I5 => Q(1),
      O => \tmp_product__0_carry__1_i_4_n_0\
    );
\tmp_product__0_carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(1),
      I1 => tmp_35_reg_5047_pp0_iter14_reg(2),
      I2 => Q(2),
      I3 => tmp_35_reg_5047_pp0_iter14_reg(1),
      I4 => tmp_35_reg_5047_pp0_iter14_reg(3),
      I5 => Q(0),
      O => \tmp_product__0_carry_i_1_n_0\
    );
\tmp_product__0_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(1),
      I1 => tmp_35_reg_5047_pp0_iter14_reg(1),
      I2 => Q(2),
      I3 => tmp_35_reg_5047_pp0_iter14_reg(0),
      O => \tmp_product__0_carry_i_2_n_0\
    );
\tmp_product__0_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => tmp_35_reg_5047_pp0_iter14_reg(1),
      O => \tmp_product__0_carry_i_3_n_0\
    );
\tmp_product__0_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => tmp_35_reg_5047_pp0_iter14_reg(2),
      I1 => \tmp_product__0_carry_i_8_n_0\,
      I2 => tmp_35_reg_5047_pp0_iter14_reg(1),
      I3 => Q(1),
      I4 => tmp_35_reg_5047_pp0_iter14_reg(0),
      I5 => Q(2),
      O => \tmp_product__0_carry_i_4_n_0\
    );
\tmp_product__0_carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => tmp_35_reg_5047_pp0_iter14_reg(0),
      I1 => Q(2),
      I2 => tmp_35_reg_5047_pp0_iter14_reg(1),
      I3 => Q(1),
      I4 => Q(0),
      I5 => tmp_35_reg_5047_pp0_iter14_reg(2),
      O => \tmp_product__0_carry_i_5_n_0\
    );
\tmp_product__0_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(0),
      I1 => tmp_35_reg_5047_pp0_iter14_reg(1),
      I2 => Q(1),
      I3 => tmp_35_reg_5047_pp0_iter14_reg(0),
      O => \tmp_product__0_carry_i_6_n_0\
    );
\tmp_product__0_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_35_reg_5047_pp0_iter14_reg(0),
      I1 => Q(0),
      O => \tmp_product__0_carry_i_7_n_0\
    );
\tmp_product__0_carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tmp_35_reg_5047_pp0_iter14_reg(3),
      I1 => Q(0),
      O => \tmp_product__0_carry_i_8_n_0\
    );
\tmp_product__30_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__30_carry_n_0\,
      CO(2) => \tmp_product__30_carry_n_1\,
      CO(1) => \tmp_product__30_carry_n_2\,
      CO(0) => \tmp_product__30_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__30_carry_i_1_n_0\,
      DI(2) => \tmp_product__30_carry_i_2_n_0\,
      DI(1) => \tmp_product__30_carry_i_3_n_0\,
      DI(0) => '0',
      O(3) => \tmp_product__30_carry_n_4\,
      O(2) => \tmp_product__30_carry_n_5\,
      O(1) => \tmp_product__30_carry_n_6\,
      O(0) => \tmp_product__30_carry_n_7\,
      S(3) => \tmp_product__30_carry_i_4_n_0\,
      S(2) => \tmp_product__30_carry_i_5_n_0\,
      S(1) => \tmp_product__30_carry_i_6_n_0\,
      S(0) => \tmp_product__30_carry_i_7_n_0\
    );
\tmp_product__30_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__30_carry_n_0\,
      CO(3) => \tmp_product__30_carry__0_n_0\,
      CO(2) => \tmp_product__30_carry__0_n_1\,
      CO(1) => \tmp_product__30_carry__0_n_2\,
      CO(0) => \tmp_product__30_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__30_carry__0_i_1_n_0\,
      DI(2) => \tmp_product__30_carry__0_i_2_n_0\,
      DI(1) => \tmp_product__30_carry__0_i_3_n_0\,
      DI(0) => \tmp_product__30_carry__0_i_4_n_0\,
      O(3) => \tmp_product__30_carry__0_n_4\,
      O(2) => \tmp_product__30_carry__0_n_5\,
      O(1) => \tmp_product__30_carry__0_n_6\,
      O(0) => \tmp_product__30_carry__0_n_7\,
      S(3) => \tmp_product__30_carry__0_i_5_n_0\,
      S(2) => \tmp_product__30_carry__0_i_6_n_0\,
      S(1) => \tmp_product__30_carry__0_i_7_n_0\,
      S(0) => \tmp_product__30_carry__0_i_8_n_0\
    );
\tmp_product__30_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Q(5),
      I1 => tmp_35_reg_5047_pp0_iter14_reg(4),
      I2 => Q(4),
      I3 => tmp_35_reg_5047_pp0_iter14_reg(5),
      I4 => Q(3),
      I5 => tmp_35_reg_5047_pp0_iter14_reg(6),
      O => \tmp_product__30_carry__0_i_1_n_0\
    );
\tmp_product__30_carry__0_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tmp_35_reg_5047_pp0_iter14_reg(4),
      I1 => Q(5),
      O => \tmp_product__30_carry__0_i_10_n_0\
    );
\tmp_product__30_carry__0_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tmp_35_reg_5047_pp0_iter14_reg(3),
      I1 => Q(5),
      O => \tmp_product__30_carry__0_i_11_n_0\
    );
\tmp_product__30_carry__0_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tmp_35_reg_5047_pp0_iter14_reg(2),
      I1 => Q(5),
      O => \tmp_product__30_carry__0_i_12_n_0\
    );
\tmp_product__30_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Q(5),
      I1 => tmp_35_reg_5047_pp0_iter14_reg(3),
      I2 => Q(4),
      I3 => tmp_35_reg_5047_pp0_iter14_reg(4),
      I4 => Q(3),
      I5 => tmp_35_reg_5047_pp0_iter14_reg(5),
      O => \tmp_product__30_carry__0_i_2_n_0\
    );
\tmp_product__30_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Q(5),
      I1 => tmp_35_reg_5047_pp0_iter14_reg(2),
      I2 => Q(4),
      I3 => tmp_35_reg_5047_pp0_iter14_reg(3),
      I4 => Q(3),
      I5 => tmp_35_reg_5047_pp0_iter14_reg(4),
      O => \tmp_product__30_carry__0_i_3_n_0\
    );
\tmp_product__30_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Q(5),
      I1 => tmp_35_reg_5047_pp0_iter14_reg(1),
      I2 => Q(4),
      I3 => tmp_35_reg_5047_pp0_iter14_reg(2),
      I4 => Q(3),
      I5 => tmp_35_reg_5047_pp0_iter14_reg(3),
      O => \tmp_product__30_carry__0_i_4_n_0\
    );
\tmp_product__30_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \tmp_product__30_carry__0_i_1_n_0\,
      I1 => Q(4),
      I2 => tmp_35_reg_5047_pp0_iter14_reg(6),
      I3 => \tmp_product__30_carry__0_i_9_n_0\,
      I4 => tmp_35_reg_5047_pp0_iter14_reg(7),
      I5 => Q(3),
      O => \tmp_product__30_carry__0_i_5_n_0\
    );
\tmp_product__30_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \tmp_product__30_carry__0_i_2_n_0\,
      I1 => Q(4),
      I2 => tmp_35_reg_5047_pp0_iter14_reg(5),
      I3 => \tmp_product__30_carry__0_i_10_n_0\,
      I4 => tmp_35_reg_5047_pp0_iter14_reg(6),
      I5 => Q(3),
      O => \tmp_product__30_carry__0_i_6_n_0\
    );
\tmp_product__30_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \tmp_product__30_carry__0_i_3_n_0\,
      I1 => Q(4),
      I2 => tmp_35_reg_5047_pp0_iter14_reg(4),
      I3 => \tmp_product__30_carry__0_i_11_n_0\,
      I4 => tmp_35_reg_5047_pp0_iter14_reg(5),
      I5 => Q(3),
      O => \tmp_product__30_carry__0_i_7_n_0\
    );
\tmp_product__30_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \tmp_product__30_carry__0_i_4_n_0\,
      I1 => Q(4),
      I2 => tmp_35_reg_5047_pp0_iter14_reg(3),
      I3 => \tmp_product__30_carry__0_i_12_n_0\,
      I4 => tmp_35_reg_5047_pp0_iter14_reg(4),
      I5 => Q(3),
      O => \tmp_product__30_carry__0_i_8_n_0\
    );
\tmp_product__30_carry__0_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tmp_35_reg_5047_pp0_iter14_reg(5),
      I1 => Q(5),
      O => \tmp_product__30_carry__0_i_9_n_0\
    );
\tmp_product__30_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__30_carry__0_n_0\,
      CO(3) => \NLW_tmp_product__30_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \tmp_product__30_carry__1_n_1\,
      CO(1) => \NLW_tmp_product__30_carry__1_CO_UNCONNECTED\(1),
      CO(0) => \tmp_product__30_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => DI(1 downto 0),
      O(3 downto 2) => \NLW_tmp_product__30_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \tmp_product__30_carry__1_n_6\,
      O(0) => \tmp_product__30_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1 downto 0) => \tmp_product__85_carry__0_i_5_0\(1 downto 0)
    );
\tmp_product__30_carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(4),
      I1 => tmp_35_reg_5047_pp0_iter14_reg(2),
      I2 => Q(5),
      I3 => tmp_35_reg_5047_pp0_iter14_reg(1),
      I4 => tmp_35_reg_5047_pp0_iter14_reg(3),
      I5 => Q(3),
      O => \tmp_product__30_carry_i_1_n_0\
    );
\tmp_product__30_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(4),
      I1 => tmp_35_reg_5047_pp0_iter14_reg(1),
      I2 => Q(5),
      I3 => tmp_35_reg_5047_pp0_iter14_reg(0),
      O => \tmp_product__30_carry_i_2_n_0\
    );
\tmp_product__30_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(3),
      I1 => tmp_35_reg_5047_pp0_iter14_reg(1),
      O => \tmp_product__30_carry_i_3_n_0\
    );
\tmp_product__30_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => tmp_35_reg_5047_pp0_iter14_reg(2),
      I1 => \tmp_product__30_carry_i_8_n_0\,
      I2 => tmp_35_reg_5047_pp0_iter14_reg(1),
      I3 => Q(4),
      I4 => tmp_35_reg_5047_pp0_iter14_reg(0),
      I5 => Q(5),
      O => \tmp_product__30_carry_i_4_n_0\
    );
\tmp_product__30_carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => tmp_35_reg_5047_pp0_iter14_reg(0),
      I1 => Q(5),
      I2 => tmp_35_reg_5047_pp0_iter14_reg(1),
      I3 => Q(4),
      I4 => Q(3),
      I5 => tmp_35_reg_5047_pp0_iter14_reg(2),
      O => \tmp_product__30_carry_i_5_n_0\
    );
\tmp_product__30_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(3),
      I1 => tmp_35_reg_5047_pp0_iter14_reg(1),
      I2 => Q(4),
      I3 => tmp_35_reg_5047_pp0_iter14_reg(0),
      O => \tmp_product__30_carry_i_6_n_0\
    );
\tmp_product__30_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_35_reg_5047_pp0_iter14_reg(0),
      I1 => Q(3),
      O => \tmp_product__30_carry_i_7_n_0\
    );
\tmp_product__30_carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tmp_35_reg_5047_pp0_iter14_reg(3),
      I1 => Q(3),
      O => \tmp_product__30_carry_i_8_n_0\
    );
\tmp_product__59_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__59_carry_n_0\,
      CO(2) => \tmp_product__59_carry_n_1\,
      CO(1) => \tmp_product__59_carry_n_2\,
      CO(0) => \tmp_product__59_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__59_carry_i_1_n_0\,
      DI(2) => \tmp_product__59_carry_i_2_n_0\,
      DI(1) => \tmp_product__59_carry_i_3_n_0\,
      DI(0) => '0',
      O(3) => \tmp_product__59_carry_n_4\,
      O(2) => \tmp_product__59_carry_n_5\,
      O(1) => \tmp_product__59_carry_n_6\,
      O(0) => \tmp_product__59_carry_n_7\,
      S(3) => \tmp_product__59_carry_i_4_n_0\,
      S(2) => \tmp_product__59_carry_i_5_n_0\,
      S(1) => \tmp_product__59_carry_i_6_n_0\,
      S(0) => \tmp_product__59_carry_i_7_n_0\
    );
\tmp_product__59_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__59_carry_n_0\,
      CO(3) => \tmp_product__59_carry__0_n_0\,
      CO(2) => \tmp_product__59_carry__0_n_1\,
      CO(1) => \tmp_product__59_carry__0_n_2\,
      CO(0) => \tmp_product__59_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__59_carry__0_i_1_n_0\,
      DI(2) => \tmp_product__59_carry__0_i_2_n_0\,
      DI(1) => \tmp_product__59_carry__0_i_3_n_0\,
      DI(0) => \tmp_product__59_carry__0_i_4_n_0\,
      O(3) => \tmp_product__59_carry__0_n_4\,
      O(2) => \tmp_product__59_carry__0_n_5\,
      O(1) => \tmp_product__59_carry__0_n_6\,
      O(0) => \tmp_product__59_carry__0_n_7\,
      S(3) => \tmp_product__59_carry__0_i_5_n_0\,
      S(2) => \tmp_product__59_carry__0_i_6_n_0\,
      S(1) => \tmp_product__59_carry__0_i_7_n_0\,
      S(0) => \tmp_product__59_carry__0_i_8_n_0\
    );
\tmp_product__59_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Q(7),
      I1 => tmp_35_reg_5047_pp0_iter14_reg(5),
      I2 => Q(6),
      I3 => tmp_35_reg_5047_pp0_iter14_reg(6),
      O => \tmp_product__59_carry__0_i_1_n_0\
    );
\tmp_product__59_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Q(7),
      I1 => tmp_35_reg_5047_pp0_iter14_reg(4),
      I2 => Q(6),
      I3 => tmp_35_reg_5047_pp0_iter14_reg(5),
      O => \tmp_product__59_carry__0_i_2_n_0\
    );
\tmp_product__59_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Q(7),
      I1 => tmp_35_reg_5047_pp0_iter14_reg(3),
      I2 => Q(6),
      I3 => tmp_35_reg_5047_pp0_iter14_reg(4),
      O => \tmp_product__59_carry__0_i_3_n_0\
    );
\tmp_product__59_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Q(7),
      I1 => tmp_35_reg_5047_pp0_iter14_reg(2),
      I2 => Q(6),
      I3 => tmp_35_reg_5047_pp0_iter14_reg(3),
      O => \tmp_product__59_carry__0_i_4_n_0\
    );
\tmp_product__59_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"738CC0C0"
    )
        port map (
      I0 => tmp_35_reg_5047_pp0_iter14_reg(5),
      I1 => tmp_35_reg_5047_pp0_iter14_reg(6),
      I2 => Q(7),
      I3 => tmp_35_reg_5047_pp0_iter14_reg(7),
      I4 => Q(6),
      O => \tmp_product__59_carry__0_i_5_n_0\
    );
\tmp_product__59_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => tmp_35_reg_5047_pp0_iter14_reg(4),
      I1 => tmp_35_reg_5047_pp0_iter14_reg(5),
      I2 => Q(7),
      I3 => tmp_35_reg_5047_pp0_iter14_reg(6),
      I4 => Q(6),
      O => \tmp_product__59_carry__0_i_6_n_0\
    );
\tmp_product__59_carry__0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => tmp_35_reg_5047_pp0_iter14_reg(3),
      I1 => tmp_35_reg_5047_pp0_iter14_reg(4),
      I2 => Q(7),
      I3 => tmp_35_reg_5047_pp0_iter14_reg(5),
      I4 => Q(6),
      O => \tmp_product__59_carry__0_i_7_n_0\
    );
\tmp_product__59_carry__0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => tmp_35_reg_5047_pp0_iter14_reg(2),
      I1 => tmp_35_reg_5047_pp0_iter14_reg(3),
      I2 => Q(7),
      I3 => tmp_35_reg_5047_pp0_iter14_reg(4),
      I4 => Q(6),
      O => \tmp_product__59_carry__0_i_8_n_0\
    );
\tmp_product__59_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__59_carry__0_n_0\,
      CO(3 downto 1) => \NLW_tmp_product__59_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_product__59_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \tmp_product__85_carry__1_0\(0),
      O(3 downto 2) => \NLW_tmp_product__59_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \tmp_product__59_carry__1_n_6\,
      O(0) => \tmp_product__59_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \tmp_product__85_carry__1_1\(0)
    );
\tmp_product__59_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tmp_35_reg_5047_pp0_iter14_reg(1),
      I1 => Q(7),
      O => \tmp_product__59_carry_i_1_n_0\
    );
\tmp_product__59_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(7),
      I1 => tmp_35_reg_5047_pp0_iter14_reg(1),
      O => \tmp_product__59_carry_i_2_n_0\
    );
\tmp_product__59_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tmp_35_reg_5047_pp0_iter14_reg(0),
      I1 => Q(7),
      O => \tmp_product__59_carry_i_3_n_0\
    );
\tmp_product__59_carry_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9F606060"
    )
        port map (
      I0 => tmp_35_reg_5047_pp0_iter14_reg(1),
      I1 => tmp_35_reg_5047_pp0_iter14_reg(2),
      I2 => Q(7),
      I3 => tmp_35_reg_5047_pp0_iter14_reg(3),
      I4 => Q(6),
      O => \tmp_product__59_carry_i_4_n_0\
    );
\tmp_product__59_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(7),
      I1 => tmp_35_reg_5047_pp0_iter14_reg(1),
      I2 => Q(6),
      I3 => tmp_35_reg_5047_pp0_iter14_reg(2),
      O => \tmp_product__59_carry_i_5_n_0\
    );
\tmp_product__59_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => Q(7),
      I1 => tmp_35_reg_5047_pp0_iter14_reg(0),
      I2 => Q(6),
      I3 => tmp_35_reg_5047_pp0_iter14_reg(1),
      O => \tmp_product__59_carry_i_6_n_0\
    );
\tmp_product__59_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_35_reg_5047_pp0_iter14_reg(0),
      I1 => Q(6),
      O => \tmp_product__59_carry_i_7_n_0\
    );
\tmp_product__85_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__85_carry_n_0\,
      CO(2) => \tmp_product__85_carry_n_1\,
      CO(1) => \tmp_product__85_carry_n_2\,
      CO(0) => \tmp_product__85_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__85_carry_i_1_n_0\,
      DI(2) => \tmp_product__85_carry_i_2_n_0\,
      DI(1) => \tmp_product__85_carry_i_3_n_0\,
      DI(0) => \tmp_product__85_carry_i_4_n_0\,
      O(3 downto 0) => C(6 downto 3),
      S(3) => \tmp_product__85_carry_i_5_n_0\,
      S(2) => \tmp_product__85_carry_i_6_n_0\,
      S(1) => \tmp_product__85_carry_i_7_n_0\,
      S(0) => \tmp_product__85_carry_i_8_n_0\
    );
\tmp_product__85_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__85_carry_n_0\,
      CO(3) => \tmp_product__85_carry__0_n_0\,
      CO(2) => \tmp_product__85_carry__0_n_1\,
      CO(1) => \tmp_product__85_carry__0_n_2\,
      CO(0) => \tmp_product__85_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__85_carry__0_i_1_n_0\,
      DI(2) => \tmp_product__85_carry__0_i_2_n_0\,
      DI(1) => \tmp_product__85_carry__0_i_3_n_0\,
      DI(0) => \tmp_product__85_carry__0_i_4_n_0\,
      O(3 downto 0) => C(10 downto 7),
      S(3) => \tmp_product__85_carry__0_i_5_n_0\,
      S(2) => \tmp_product__85_carry__0_i_6_n_0\,
      S(1) => \tmp_product__85_carry__0_i_7_n_0\,
      S(0) => \tmp_product__85_carry__0_i_8_n_0\
    );
\tmp_product__85_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_product__59_carry__0_n_7\,
      I1 => \tmp_product__30_carry__0_n_4\,
      I2 => \tmp_product__0_carry__1_n_1\,
      O => \tmp_product__85_carry__0_i_1_n_0\
    );
\tmp_product__85_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_product__59_carry_n_4\,
      I1 => \tmp_product__30_carry__0_n_5\,
      I2 => \tmp_product__0_carry__1_n_6\,
      O => \tmp_product__85_carry__0_i_2_n_0\
    );
\tmp_product__85_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_product__59_carry_n_5\,
      I1 => \tmp_product__30_carry__0_n_6\,
      I2 => \tmp_product__0_carry__1_n_7\,
      O => \tmp_product__85_carry__0_i_3_n_0\
    );
\tmp_product__85_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_product__59_carry_n_6\,
      I1 => \tmp_product__30_carry__0_n_7\,
      I2 => \tmp_product__0_carry__0_n_4\,
      O => \tmp_product__85_carry__0_i_4_n_0\
    );
\tmp_product__85_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \tmp_product__0_carry__1_n_1\,
      I1 => \tmp_product__30_carry__0_n_4\,
      I2 => \tmp_product__59_carry__0_n_7\,
      I3 => \tmp_product__59_carry__0_n_6\,
      I4 => \tmp_product__30_carry__1_n_7\,
      O => \tmp_product__85_carry__0_i_5_n_0\
    );
\tmp_product__85_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_product__85_carry__0_i_2_n_0\,
      I1 => \tmp_product__30_carry__0_n_4\,
      I2 => \tmp_product__59_carry__0_n_7\,
      I3 => \tmp_product__0_carry__1_n_1\,
      O => \tmp_product__85_carry__0_i_6_n_0\
    );
\tmp_product__85_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_product__59_carry_n_4\,
      I1 => \tmp_product__30_carry__0_n_5\,
      I2 => \tmp_product__0_carry__1_n_6\,
      I3 => \tmp_product__85_carry__0_i_3_n_0\,
      O => \tmp_product__85_carry__0_i_7_n_0\
    );
\tmp_product__85_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_product__59_carry_n_5\,
      I1 => \tmp_product__30_carry__0_n_6\,
      I2 => \tmp_product__0_carry__1_n_7\,
      I3 => \tmp_product__85_carry__0_i_4_n_0\,
      O => \tmp_product__85_carry__0_i_8_n_0\
    );
\tmp_product__85_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__85_carry__0_n_0\,
      CO(3) => \NLW_tmp_product__85_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \tmp_product__85_carry__1_n_1\,
      CO(1) => \tmp_product__85_carry__1_n_2\,
      CO(0) => \tmp_product__85_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp_product__59_carry__1_n_7\,
      DI(1) => \tmp_product__85_carry__1_i_1_n_0\,
      DI(0) => \tmp_product__85_carry__1_i_2_n_0\,
      O(3 downto 0) => C(14 downto 11),
      S(3) => \tmp_product__59_carry__1_n_6\,
      S(2) => \tmp_product__85_carry__1_i_3_n_0\,
      S(1) => \tmp_product__85_carry__1_i_4_n_0\,
      S(0) => \tmp_product__85_carry__1_i_5_n_0\
    );
\tmp_product__85_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product__30_carry__1_n_6\,
      I1 => \tmp_product__59_carry__0_n_5\,
      O => \tmp_product__85_carry__1_i_1_n_0\
    );
\tmp_product__85_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product__30_carry__1_n_7\,
      I1 => \tmp_product__59_carry__0_n_6\,
      O => \tmp_product__85_carry__1_i_2_n_0\
    );
\tmp_product__85_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \tmp_product__30_carry__1_n_1\,
      I1 => \tmp_product__59_carry__0_n_4\,
      I2 => \tmp_product__59_carry__1_n_7\,
      O => \tmp_product__85_carry__1_i_3_n_0\
    );
\tmp_product__85_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \tmp_product__30_carry__1_n_6\,
      I1 => \tmp_product__59_carry__0_n_5\,
      I2 => \tmp_product__59_carry__0_n_4\,
      I3 => \tmp_product__30_carry__1_n_1\,
      O => \tmp_product__85_carry__1_i_4_n_0\
    );
\tmp_product__85_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \tmp_product__30_carry__1_n_7\,
      I1 => \tmp_product__59_carry__0_n_6\,
      I2 => \tmp_product__59_carry__0_n_5\,
      I3 => \tmp_product__30_carry__1_n_6\,
      O => \tmp_product__85_carry__1_i_5_n_0\
    );
\tmp_product__85_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_product__59_carry_n_7\,
      I1 => \tmp_product__30_carry_n_4\,
      I2 => \tmp_product__0_carry__0_n_5\,
      O => \tmp_product__85_carry_i_1_n_0\
    );
\tmp_product__85_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product__30_carry_n_5\,
      I1 => \tmp_product__0_carry__0_n_6\,
      O => \tmp_product__85_carry_i_2_n_0\
    );
\tmp_product__85_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_7\,
      I1 => \tmp_product__30_carry_n_6\,
      O => \tmp_product__85_carry_i_3_n_0\
    );
\tmp_product__85_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product__0_carry_n_4\,
      I1 => \tmp_product__30_carry_n_7\,
      O => \tmp_product__85_carry_i_4_n_0\
    );
\tmp_product__85_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_product__59_carry_n_6\,
      I1 => \tmp_product__30_carry__0_n_7\,
      I2 => \tmp_product__0_carry__0_n_4\,
      I3 => \tmp_product__85_carry_i_1_n_0\,
      O => \tmp_product__85_carry_i_5_n_0\
    );
\tmp_product__85_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_product__59_carry_n_7\,
      I1 => \tmp_product__30_carry_n_4\,
      I2 => \tmp_product__0_carry__0_n_5\,
      I3 => \tmp_product__85_carry_i_2_n_0\,
      O => \tmp_product__85_carry_i_6_n_0\
    );
\tmp_product__85_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \tmp_product__30_carry_n_5\,
      I1 => \tmp_product__0_carry__0_n_6\,
      I2 => \tmp_product__0_carry__0_n_7\,
      I3 => \tmp_product__30_carry_n_6\,
      O => \tmp_product__85_carry_i_7_n_0\
    );
\tmp_product__85_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \tmp_product__0_carry_n_4\,
      I1 => \tmp_product__30_carry_n_7\,
      I2 => \tmp_product__30_carry_n_6\,
      I3 => \tmp_product__0_carry__0_n_7\,
      O => \tmp_product__85_carry_i_8_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_8s_8s_16_1_1_37 is
  port (
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_product__85_carry_i_8__0_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__85_carry__0_i_8__0_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__85_carry__1_i_5__0_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product__85_carry__0_i_5__0_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product__85_carry__1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_product__85_carry__1_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_31_reg_5042_pp0_iter14_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_8s_8s_16_1_1_37 : entity is "depthwise_conv_mul_8s_8s_16_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_8s_8s_16_1_1_37;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_8s_8s_16_1_1_37 is
  signal \tmp_product__0_carry__0_i_10__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_11__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_12__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_6__4_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_7__4_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_8__4_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_9__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_4\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_5\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_6\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_7\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_n_6\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_n_7\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_8__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_i_10__0_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_i_11__0_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_i_12__0_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_i_9__0_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_n_4\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_n_5\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_n_6\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_n_7\ : STD_LOGIC;
  signal \tmp_product__30_carry__1_n_1\ : STD_LOGIC;
  signal \tmp_product__30_carry__1_n_3\ : STD_LOGIC;
  signal \tmp_product__30_carry__1_n_6\ : STD_LOGIC;
  signal \tmp_product__30_carry__1_n_7\ : STD_LOGIC;
  signal \tmp_product__30_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry_i_8__0_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__30_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__30_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__30_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__30_carry_n_5\ : STD_LOGIC;
  signal \tmp_product__30_carry_n_6\ : STD_LOGIC;
  signal \tmp_product__30_carry_n_7\ : STD_LOGIC;
  signal \tmp_product__59_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \tmp_product__59_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_product__59_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \tmp_product__59_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \tmp_product__59_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \tmp_product__59_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \tmp_product__59_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \tmp_product__59_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \tmp_product__59_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__59_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__59_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__59_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__59_carry__0_n_4\ : STD_LOGIC;
  signal \tmp_product__59_carry__0_n_5\ : STD_LOGIC;
  signal \tmp_product__59_carry__0_n_6\ : STD_LOGIC;
  signal \tmp_product__59_carry__0_n_7\ : STD_LOGIC;
  signal \tmp_product__59_carry__1_n_3\ : STD_LOGIC;
  signal \tmp_product__59_carry__1_n_6\ : STD_LOGIC;
  signal \tmp_product__59_carry__1_n_7\ : STD_LOGIC;
  signal \tmp_product__59_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \tmp_product__59_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_product__59_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \tmp_product__59_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \tmp_product__59_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \tmp_product__59_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \tmp_product__59_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \tmp_product__59_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__59_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__59_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__59_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__59_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__59_carry_n_5\ : STD_LOGIC;
  signal \tmp_product__59_carry_n_6\ : STD_LOGIC;
  signal \tmp_product__59_carry_n_7\ : STD_LOGIC;
  signal \tmp_product__85_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__85_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__85_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__85_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry__1_i_5__0_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry__1_n_1\ : STD_LOGIC;
  signal \tmp_product__85_carry__1_n_2\ : STD_LOGIC;
  signal \tmp_product__85_carry__1_n_3\ : STD_LOGIC;
  signal \tmp_product__85_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry_i_8__0_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__85_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__85_carry_n_3\ : STD_LOGIC;
  signal \NLW_tmp_product__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_product__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_product__30_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_product__30_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_product__59_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_product__59_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_product__85_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_product__0_carry__0_i_10__0\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \tmp_product__0_carry__0_i_11__0\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \tmp_product__0_carry__0_i_12__0\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \tmp_product__0_carry__0_i_9__0\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \tmp_product__0_carry_i_8__0\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \tmp_product__30_carry__0_i_10__0\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \tmp_product__30_carry__0_i_11__0\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \tmp_product__30_carry__0_i_12__0\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \tmp_product__30_carry__0_i_9__0\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \tmp_product__30_carry_i_8__0\ : label is "soft_lutpair386";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \tmp_product__85_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product__85_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product__85_carry__1\ : label is 35;
begin
\p_carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => P(0),
      I1 => \tmp_product__30_carry_n_7\,
      I2 => \tmp_product__0_carry_n_4\,
      O => S(0)
    );
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry_i_1__0_n_0\,
      DI(2) => \tmp_product__0_carry_i_2__0_n_0\,
      DI(1) => \tmp_product__0_carry_i_3__0_n_0\,
      DI(0) => '0',
      O(3) => \tmp_product__0_carry_n_4\,
      O(2 downto 0) => O(2 downto 0),
      S(3) => \tmp_product__0_carry_i_4__0_n_0\,
      S(2) => \tmp_product__0_carry_i_5__0_n_0\,
      S(1) => \tmp_product__0_carry_i_6__0_n_0\,
      S(0) => \tmp_product__0_carry_i_7__0_n_0\
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3) => \tmp_product__0_carry__0_n_0\,
      CO(2) => \tmp_product__0_carry__0_n_1\,
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry__0_i_1__0_n_0\,
      DI(2) => \tmp_product__0_carry__0_i_2__0_n_0\,
      DI(1) => \tmp_product__0_carry__0_i_3__0_n_0\,
      DI(0) => \tmp_product__0_carry__0_i_4__0_n_0\,
      O(3) => \tmp_product__0_carry__0_n_4\,
      O(2) => \tmp_product__0_carry__0_n_5\,
      O(1) => \tmp_product__0_carry__0_n_6\,
      O(0) => \tmp_product__0_carry__0_n_7\,
      S(3) => \tmp_product__0_carry__0_i_5__0_n_0\,
      S(2) => \tmp_product__0_carry__0_i_6__4_n_0\,
      S(1) => \tmp_product__0_carry__0_i_7__4_n_0\,
      S(0) => \tmp_product__0_carry__0_i_8__4_n_0\
    );
\tmp_product__0_carry__0_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tmp_31_reg_5042_pp0_iter14_reg(4),
      I1 => Q(2),
      O => \tmp_product__0_carry__0_i_10__0_n_0\
    );
\tmp_product__0_carry__0_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tmp_31_reg_5042_pp0_iter14_reg(3),
      I1 => Q(2),
      O => \tmp_product__0_carry__0_i_11__0_n_0\
    );
\tmp_product__0_carry__0_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tmp_31_reg_5042_pp0_iter14_reg(2),
      I1 => Q(2),
      O => \tmp_product__0_carry__0_i_12__0_n_0\
    );
\tmp_product__0_carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Q(2),
      I1 => tmp_31_reg_5042_pp0_iter14_reg(4),
      I2 => Q(1),
      I3 => tmp_31_reg_5042_pp0_iter14_reg(5),
      I4 => Q(0),
      I5 => tmp_31_reg_5042_pp0_iter14_reg(6),
      O => \tmp_product__0_carry__0_i_1__0_n_0\
    );
\tmp_product__0_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Q(2),
      I1 => tmp_31_reg_5042_pp0_iter14_reg(3),
      I2 => Q(1),
      I3 => tmp_31_reg_5042_pp0_iter14_reg(4),
      I4 => Q(0),
      I5 => tmp_31_reg_5042_pp0_iter14_reg(5),
      O => \tmp_product__0_carry__0_i_2__0_n_0\
    );
\tmp_product__0_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Q(2),
      I1 => tmp_31_reg_5042_pp0_iter14_reg(2),
      I2 => Q(1),
      I3 => tmp_31_reg_5042_pp0_iter14_reg(3),
      I4 => Q(0),
      I5 => tmp_31_reg_5042_pp0_iter14_reg(4),
      O => \tmp_product__0_carry__0_i_3__0_n_0\
    );
\tmp_product__0_carry__0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Q(2),
      I1 => tmp_31_reg_5042_pp0_iter14_reg(1),
      I2 => Q(1),
      I3 => tmp_31_reg_5042_pp0_iter14_reg(2),
      I4 => Q(0),
      I5 => tmp_31_reg_5042_pp0_iter14_reg(3),
      O => \tmp_product__0_carry__0_i_4__0_n_0\
    );
\tmp_product__0_carry__0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_1__0_n_0\,
      I1 => Q(1),
      I2 => tmp_31_reg_5042_pp0_iter14_reg(6),
      I3 => \tmp_product__0_carry__0_i_9__0_n_0\,
      I4 => tmp_31_reg_5042_pp0_iter14_reg(7),
      I5 => Q(0),
      O => \tmp_product__0_carry__0_i_5__0_n_0\
    );
\tmp_product__0_carry__0_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_2__0_n_0\,
      I1 => Q(1),
      I2 => tmp_31_reg_5042_pp0_iter14_reg(5),
      I3 => \tmp_product__0_carry__0_i_10__0_n_0\,
      I4 => tmp_31_reg_5042_pp0_iter14_reg(6),
      I5 => Q(0),
      O => \tmp_product__0_carry__0_i_6__4_n_0\
    );
\tmp_product__0_carry__0_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_3__0_n_0\,
      I1 => Q(1),
      I2 => tmp_31_reg_5042_pp0_iter14_reg(4),
      I3 => \tmp_product__0_carry__0_i_11__0_n_0\,
      I4 => tmp_31_reg_5042_pp0_iter14_reg(5),
      I5 => Q(0),
      O => \tmp_product__0_carry__0_i_7__4_n_0\
    );
\tmp_product__0_carry__0_i_8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_4__0_n_0\,
      I1 => Q(1),
      I2 => tmp_31_reg_5042_pp0_iter14_reg(3),
      I3 => \tmp_product__0_carry__0_i_12__0_n_0\,
      I4 => tmp_31_reg_5042_pp0_iter14_reg(4),
      I5 => Q(0),
      O => \tmp_product__0_carry__0_i_8__4_n_0\
    );
\tmp_product__0_carry__0_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tmp_31_reg_5042_pp0_iter14_reg(5),
      I1 => Q(2),
      O => \tmp_product__0_carry__0_i_9__0_n_0\
    );
\tmp_product__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry__0_n_0\,
      CO(3) => \NLW_tmp_product__0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \tmp_product__0_carry__1_n_1\,
      CO(1) => \NLW_tmp_product__0_carry__1_CO_UNCONNECTED\(1),
      CO(0) => \tmp_product__0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_product__0_carry__1_i_1__0_n_0\,
      DI(0) => \tmp_product__0_carry__1_i_2__0_n_0\,
      O(3 downto 2) => \NLW_tmp_product__0_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \tmp_product__0_carry__1_n_6\,
      O(0) => \tmp_product__0_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \tmp_product__0_carry__1_i_3__0_n_0\,
      S(0) => \tmp_product__0_carry__1_i_4__0_n_0\
    );
\tmp_product__0_carry__1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Q(1),
      I1 => tmp_31_reg_5042_pp0_iter14_reg(7),
      I2 => Q(2),
      I3 => tmp_31_reg_5042_pp0_iter14_reg(6),
      O => \tmp_product__0_carry__1_i_1__0_n_0\
    );
\tmp_product__0_carry__1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000F888F888F888"
    )
        port map (
      I0 => Q(2),
      I1 => tmp_31_reg_5042_pp0_iter14_reg(5),
      I2 => Q(1),
      I3 => tmp_31_reg_5042_pp0_iter14_reg(6),
      I4 => Q(0),
      I5 => tmp_31_reg_5042_pp0_iter14_reg(7),
      O => \tmp_product__0_carry__1_i_2__0_n_0\
    );
\tmp_product__0_carry__1_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F5F"
    )
        port map (
      I0 => tmp_31_reg_5042_pp0_iter14_reg(6),
      I1 => Q(1),
      I2 => Q(2),
      I3 => tmp_31_reg_5042_pp0_iter14_reg(7),
      O => \tmp_product__0_carry__1_i_3__0_n_0\
    );
\tmp_product__0_carry__1_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2450F30F4BFFC3FF"
    )
        port map (
      I0 => Q(0),
      I1 => tmp_31_reg_5042_pp0_iter14_reg(5),
      I2 => tmp_31_reg_5042_pp0_iter14_reg(6),
      I3 => Q(2),
      I4 => tmp_31_reg_5042_pp0_iter14_reg(7),
      I5 => Q(1),
      O => \tmp_product__0_carry__1_i_4__0_n_0\
    );
\tmp_product__0_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(1),
      I1 => tmp_31_reg_5042_pp0_iter14_reg(2),
      I2 => Q(2),
      I3 => tmp_31_reg_5042_pp0_iter14_reg(1),
      I4 => tmp_31_reg_5042_pp0_iter14_reg(3),
      I5 => Q(0),
      O => \tmp_product__0_carry_i_1__0_n_0\
    );
\tmp_product__0_carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(1),
      I1 => tmp_31_reg_5042_pp0_iter14_reg(1),
      I2 => Q(2),
      I3 => tmp_31_reg_5042_pp0_iter14_reg(0),
      O => \tmp_product__0_carry_i_2__0_n_0\
    );
\tmp_product__0_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => tmp_31_reg_5042_pp0_iter14_reg(1),
      O => \tmp_product__0_carry_i_3__0_n_0\
    );
\tmp_product__0_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => tmp_31_reg_5042_pp0_iter14_reg(2),
      I1 => \tmp_product__0_carry_i_8__0_n_0\,
      I2 => tmp_31_reg_5042_pp0_iter14_reg(1),
      I3 => Q(1),
      I4 => tmp_31_reg_5042_pp0_iter14_reg(0),
      I5 => Q(2),
      O => \tmp_product__0_carry_i_4__0_n_0\
    );
\tmp_product__0_carry_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => tmp_31_reg_5042_pp0_iter14_reg(0),
      I1 => Q(2),
      I2 => tmp_31_reg_5042_pp0_iter14_reg(1),
      I3 => Q(1),
      I4 => Q(0),
      I5 => tmp_31_reg_5042_pp0_iter14_reg(2),
      O => \tmp_product__0_carry_i_5__0_n_0\
    );
\tmp_product__0_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(0),
      I1 => tmp_31_reg_5042_pp0_iter14_reg(1),
      I2 => Q(1),
      I3 => tmp_31_reg_5042_pp0_iter14_reg(0),
      O => \tmp_product__0_carry_i_6__0_n_0\
    );
\tmp_product__0_carry_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_31_reg_5042_pp0_iter14_reg(0),
      I1 => Q(0),
      O => \tmp_product__0_carry_i_7__0_n_0\
    );
\tmp_product__0_carry_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tmp_31_reg_5042_pp0_iter14_reg(3),
      I1 => Q(0),
      O => \tmp_product__0_carry_i_8__0_n_0\
    );
\tmp_product__30_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__30_carry_n_0\,
      CO(2) => \tmp_product__30_carry_n_1\,
      CO(1) => \tmp_product__30_carry_n_2\,
      CO(0) => \tmp_product__30_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__30_carry_i_1__0_n_0\,
      DI(2) => \tmp_product__30_carry_i_2__0_n_0\,
      DI(1) => \tmp_product__30_carry_i_3__0_n_0\,
      DI(0) => '0',
      O(3) => \tmp_product__30_carry_n_4\,
      O(2) => \tmp_product__30_carry_n_5\,
      O(1) => \tmp_product__30_carry_n_6\,
      O(0) => \tmp_product__30_carry_n_7\,
      S(3) => \tmp_product__30_carry_i_4__0_n_0\,
      S(2) => \tmp_product__30_carry_i_5__0_n_0\,
      S(1) => \tmp_product__30_carry_i_6__0_n_0\,
      S(0) => \tmp_product__30_carry_i_7__0_n_0\
    );
\tmp_product__30_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__30_carry_n_0\,
      CO(3) => \tmp_product__30_carry__0_n_0\,
      CO(2) => \tmp_product__30_carry__0_n_1\,
      CO(1) => \tmp_product__30_carry__0_n_2\,
      CO(0) => \tmp_product__30_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__30_carry__0_i_1__0_n_0\,
      DI(2) => \tmp_product__30_carry__0_i_2__0_n_0\,
      DI(1) => \tmp_product__30_carry__0_i_3__0_n_0\,
      DI(0) => \tmp_product__30_carry__0_i_4__0_n_0\,
      O(3) => \tmp_product__30_carry__0_n_4\,
      O(2) => \tmp_product__30_carry__0_n_5\,
      O(1) => \tmp_product__30_carry__0_n_6\,
      O(0) => \tmp_product__30_carry__0_n_7\,
      S(3) => \tmp_product__30_carry__0_i_5__0_n_0\,
      S(2) => \tmp_product__30_carry__0_i_6__0_n_0\,
      S(1) => \tmp_product__30_carry__0_i_7__0_n_0\,
      S(0) => \tmp_product__30_carry__0_i_8__0_n_0\
    );
\tmp_product__30_carry__0_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tmp_31_reg_5042_pp0_iter14_reg(4),
      I1 => Q(5),
      O => \tmp_product__30_carry__0_i_10__0_n_0\
    );
\tmp_product__30_carry__0_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tmp_31_reg_5042_pp0_iter14_reg(3),
      I1 => Q(5),
      O => \tmp_product__30_carry__0_i_11__0_n_0\
    );
\tmp_product__30_carry__0_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tmp_31_reg_5042_pp0_iter14_reg(2),
      I1 => Q(5),
      O => \tmp_product__30_carry__0_i_12__0_n_0\
    );
\tmp_product__30_carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Q(5),
      I1 => tmp_31_reg_5042_pp0_iter14_reg(4),
      I2 => Q(4),
      I3 => tmp_31_reg_5042_pp0_iter14_reg(5),
      I4 => Q(3),
      I5 => tmp_31_reg_5042_pp0_iter14_reg(6),
      O => \tmp_product__30_carry__0_i_1__0_n_0\
    );
\tmp_product__30_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Q(5),
      I1 => tmp_31_reg_5042_pp0_iter14_reg(3),
      I2 => Q(4),
      I3 => tmp_31_reg_5042_pp0_iter14_reg(4),
      I4 => Q(3),
      I5 => tmp_31_reg_5042_pp0_iter14_reg(5),
      O => \tmp_product__30_carry__0_i_2__0_n_0\
    );
\tmp_product__30_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Q(5),
      I1 => tmp_31_reg_5042_pp0_iter14_reg(2),
      I2 => Q(4),
      I3 => tmp_31_reg_5042_pp0_iter14_reg(3),
      I4 => Q(3),
      I5 => tmp_31_reg_5042_pp0_iter14_reg(4),
      O => \tmp_product__30_carry__0_i_3__0_n_0\
    );
\tmp_product__30_carry__0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Q(5),
      I1 => tmp_31_reg_5042_pp0_iter14_reg(1),
      I2 => Q(4),
      I3 => tmp_31_reg_5042_pp0_iter14_reg(2),
      I4 => Q(3),
      I5 => tmp_31_reg_5042_pp0_iter14_reg(3),
      O => \tmp_product__30_carry__0_i_4__0_n_0\
    );
\tmp_product__30_carry__0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \tmp_product__30_carry__0_i_1__0_n_0\,
      I1 => Q(4),
      I2 => tmp_31_reg_5042_pp0_iter14_reg(6),
      I3 => \tmp_product__30_carry__0_i_9__0_n_0\,
      I4 => tmp_31_reg_5042_pp0_iter14_reg(7),
      I5 => Q(3),
      O => \tmp_product__30_carry__0_i_5__0_n_0\
    );
\tmp_product__30_carry__0_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \tmp_product__30_carry__0_i_2__0_n_0\,
      I1 => Q(4),
      I2 => tmp_31_reg_5042_pp0_iter14_reg(5),
      I3 => \tmp_product__30_carry__0_i_10__0_n_0\,
      I4 => tmp_31_reg_5042_pp0_iter14_reg(6),
      I5 => Q(3),
      O => \tmp_product__30_carry__0_i_6__0_n_0\
    );
\tmp_product__30_carry__0_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \tmp_product__30_carry__0_i_3__0_n_0\,
      I1 => Q(4),
      I2 => tmp_31_reg_5042_pp0_iter14_reg(4),
      I3 => \tmp_product__30_carry__0_i_11__0_n_0\,
      I4 => tmp_31_reg_5042_pp0_iter14_reg(5),
      I5 => Q(3),
      O => \tmp_product__30_carry__0_i_7__0_n_0\
    );
\tmp_product__30_carry__0_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \tmp_product__30_carry__0_i_4__0_n_0\,
      I1 => Q(4),
      I2 => tmp_31_reg_5042_pp0_iter14_reg(3),
      I3 => \tmp_product__30_carry__0_i_12__0_n_0\,
      I4 => tmp_31_reg_5042_pp0_iter14_reg(4),
      I5 => Q(3),
      O => \tmp_product__30_carry__0_i_8__0_n_0\
    );
\tmp_product__30_carry__0_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tmp_31_reg_5042_pp0_iter14_reg(5),
      I1 => Q(5),
      O => \tmp_product__30_carry__0_i_9__0_n_0\
    );
\tmp_product__30_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__30_carry__0_n_0\,
      CO(3) => \NLW_tmp_product__30_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \tmp_product__30_carry__1_n_1\,
      CO(1) => \NLW_tmp_product__30_carry__1_CO_UNCONNECTED\(1),
      CO(0) => \tmp_product__30_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => DI(1 downto 0),
      O(3 downto 2) => \NLW_tmp_product__30_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \tmp_product__30_carry__1_n_6\,
      O(0) => \tmp_product__30_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1 downto 0) => \tmp_product__85_carry__0_i_5__0_0\(1 downto 0)
    );
\tmp_product__30_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(4),
      I1 => tmp_31_reg_5042_pp0_iter14_reg(2),
      I2 => Q(5),
      I3 => tmp_31_reg_5042_pp0_iter14_reg(1),
      I4 => tmp_31_reg_5042_pp0_iter14_reg(3),
      I5 => Q(3),
      O => \tmp_product__30_carry_i_1__0_n_0\
    );
\tmp_product__30_carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(4),
      I1 => tmp_31_reg_5042_pp0_iter14_reg(1),
      I2 => Q(5),
      I3 => tmp_31_reg_5042_pp0_iter14_reg(0),
      O => \tmp_product__30_carry_i_2__0_n_0\
    );
\tmp_product__30_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(3),
      I1 => tmp_31_reg_5042_pp0_iter14_reg(1),
      O => \tmp_product__30_carry_i_3__0_n_0\
    );
\tmp_product__30_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => tmp_31_reg_5042_pp0_iter14_reg(2),
      I1 => \tmp_product__30_carry_i_8__0_n_0\,
      I2 => tmp_31_reg_5042_pp0_iter14_reg(1),
      I3 => Q(4),
      I4 => tmp_31_reg_5042_pp0_iter14_reg(0),
      I5 => Q(5),
      O => \tmp_product__30_carry_i_4__0_n_0\
    );
\tmp_product__30_carry_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => tmp_31_reg_5042_pp0_iter14_reg(0),
      I1 => Q(5),
      I2 => tmp_31_reg_5042_pp0_iter14_reg(1),
      I3 => Q(4),
      I4 => Q(3),
      I5 => tmp_31_reg_5042_pp0_iter14_reg(2),
      O => \tmp_product__30_carry_i_5__0_n_0\
    );
\tmp_product__30_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(3),
      I1 => tmp_31_reg_5042_pp0_iter14_reg(1),
      I2 => Q(4),
      I3 => tmp_31_reg_5042_pp0_iter14_reg(0),
      O => \tmp_product__30_carry_i_6__0_n_0\
    );
\tmp_product__30_carry_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_31_reg_5042_pp0_iter14_reg(0),
      I1 => Q(3),
      O => \tmp_product__30_carry_i_7__0_n_0\
    );
\tmp_product__30_carry_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tmp_31_reg_5042_pp0_iter14_reg(3),
      I1 => Q(3),
      O => \tmp_product__30_carry_i_8__0_n_0\
    );
\tmp_product__59_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__59_carry_n_0\,
      CO(2) => \tmp_product__59_carry_n_1\,
      CO(1) => \tmp_product__59_carry_n_2\,
      CO(0) => \tmp_product__59_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__59_carry_i_1__0_n_0\,
      DI(2) => \tmp_product__59_carry_i_2__0_n_0\,
      DI(1) => \tmp_product__59_carry_i_3__0_n_0\,
      DI(0) => '0',
      O(3) => \tmp_product__59_carry_n_4\,
      O(2) => \tmp_product__59_carry_n_5\,
      O(1) => \tmp_product__59_carry_n_6\,
      O(0) => \tmp_product__59_carry_n_7\,
      S(3) => \tmp_product__59_carry_i_4__0_n_0\,
      S(2) => \tmp_product__59_carry_i_5__0_n_0\,
      S(1) => \tmp_product__59_carry_i_6__0_n_0\,
      S(0) => \tmp_product__59_carry_i_7__0_n_0\
    );
\tmp_product__59_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__59_carry_n_0\,
      CO(3) => \tmp_product__59_carry__0_n_0\,
      CO(2) => \tmp_product__59_carry__0_n_1\,
      CO(1) => \tmp_product__59_carry__0_n_2\,
      CO(0) => \tmp_product__59_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__59_carry__0_i_1__0_n_0\,
      DI(2) => \tmp_product__59_carry__0_i_2__0_n_0\,
      DI(1) => \tmp_product__59_carry__0_i_3__0_n_0\,
      DI(0) => \tmp_product__59_carry__0_i_4__0_n_0\,
      O(3) => \tmp_product__59_carry__0_n_4\,
      O(2) => \tmp_product__59_carry__0_n_5\,
      O(1) => \tmp_product__59_carry__0_n_6\,
      O(0) => \tmp_product__59_carry__0_n_7\,
      S(3) => \tmp_product__59_carry__0_i_5__0_n_0\,
      S(2) => \tmp_product__59_carry__0_i_6__0_n_0\,
      S(1) => \tmp_product__59_carry__0_i_7__0_n_0\,
      S(0) => \tmp_product__59_carry__0_i_8__0_n_0\
    );
\tmp_product__59_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Q(7),
      I1 => tmp_31_reg_5042_pp0_iter14_reg(5),
      I2 => Q(6),
      I3 => tmp_31_reg_5042_pp0_iter14_reg(6),
      O => \tmp_product__59_carry__0_i_1__0_n_0\
    );
\tmp_product__59_carry__0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Q(7),
      I1 => tmp_31_reg_5042_pp0_iter14_reg(4),
      I2 => Q(6),
      I3 => tmp_31_reg_5042_pp0_iter14_reg(5),
      O => \tmp_product__59_carry__0_i_2__0_n_0\
    );
\tmp_product__59_carry__0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Q(7),
      I1 => tmp_31_reg_5042_pp0_iter14_reg(3),
      I2 => Q(6),
      I3 => tmp_31_reg_5042_pp0_iter14_reg(4),
      O => \tmp_product__59_carry__0_i_3__0_n_0\
    );
\tmp_product__59_carry__0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Q(7),
      I1 => tmp_31_reg_5042_pp0_iter14_reg(2),
      I2 => Q(6),
      I3 => tmp_31_reg_5042_pp0_iter14_reg(3),
      O => \tmp_product__59_carry__0_i_4__0_n_0\
    );
\tmp_product__59_carry__0_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"738CC0C0"
    )
        port map (
      I0 => tmp_31_reg_5042_pp0_iter14_reg(5),
      I1 => tmp_31_reg_5042_pp0_iter14_reg(6),
      I2 => Q(7),
      I3 => tmp_31_reg_5042_pp0_iter14_reg(7),
      I4 => Q(6),
      O => \tmp_product__59_carry__0_i_5__0_n_0\
    );
\tmp_product__59_carry__0_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => tmp_31_reg_5042_pp0_iter14_reg(4),
      I1 => tmp_31_reg_5042_pp0_iter14_reg(5),
      I2 => Q(7),
      I3 => tmp_31_reg_5042_pp0_iter14_reg(6),
      I4 => Q(6),
      O => \tmp_product__59_carry__0_i_6__0_n_0\
    );
\tmp_product__59_carry__0_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => tmp_31_reg_5042_pp0_iter14_reg(3),
      I1 => tmp_31_reg_5042_pp0_iter14_reg(4),
      I2 => Q(7),
      I3 => tmp_31_reg_5042_pp0_iter14_reg(5),
      I4 => Q(6),
      O => \tmp_product__59_carry__0_i_7__0_n_0\
    );
\tmp_product__59_carry__0_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => tmp_31_reg_5042_pp0_iter14_reg(2),
      I1 => tmp_31_reg_5042_pp0_iter14_reg(3),
      I2 => Q(7),
      I3 => tmp_31_reg_5042_pp0_iter14_reg(4),
      I4 => Q(6),
      O => \tmp_product__59_carry__0_i_8__0_n_0\
    );
\tmp_product__59_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__59_carry__0_n_0\,
      CO(3 downto 1) => \NLW_tmp_product__59_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_product__59_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \tmp_product__85_carry__1_0\(0),
      O(3 downto 2) => \NLW_tmp_product__59_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \tmp_product__59_carry__1_n_6\,
      O(0) => \tmp_product__59_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \tmp_product__85_carry__1_1\(0)
    );
\tmp_product__59_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tmp_31_reg_5042_pp0_iter14_reg(1),
      I1 => Q(7),
      O => \tmp_product__59_carry_i_1__0_n_0\
    );
\tmp_product__59_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(7),
      I1 => tmp_31_reg_5042_pp0_iter14_reg(1),
      O => \tmp_product__59_carry_i_2__0_n_0\
    );
\tmp_product__59_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tmp_31_reg_5042_pp0_iter14_reg(0),
      I1 => Q(7),
      O => \tmp_product__59_carry_i_3__0_n_0\
    );
\tmp_product__59_carry_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9F606060"
    )
        port map (
      I0 => tmp_31_reg_5042_pp0_iter14_reg(1),
      I1 => tmp_31_reg_5042_pp0_iter14_reg(2),
      I2 => Q(7),
      I3 => tmp_31_reg_5042_pp0_iter14_reg(3),
      I4 => Q(6),
      O => \tmp_product__59_carry_i_4__0_n_0\
    );
\tmp_product__59_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(7),
      I1 => tmp_31_reg_5042_pp0_iter14_reg(1),
      I2 => Q(6),
      I3 => tmp_31_reg_5042_pp0_iter14_reg(2),
      O => \tmp_product__59_carry_i_5__0_n_0\
    );
\tmp_product__59_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => Q(7),
      I1 => tmp_31_reg_5042_pp0_iter14_reg(0),
      I2 => Q(6),
      I3 => tmp_31_reg_5042_pp0_iter14_reg(1),
      O => \tmp_product__59_carry_i_6__0_n_0\
    );
\tmp_product__59_carry_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_31_reg_5042_pp0_iter14_reg(0),
      I1 => Q(6),
      O => \tmp_product__59_carry_i_7__0_n_0\
    );
\tmp_product__85_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__85_carry_n_0\,
      CO(2) => \tmp_product__85_carry_n_1\,
      CO(1) => \tmp_product__85_carry_n_2\,
      CO(0) => \tmp_product__85_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__85_carry_i_1__0_n_0\,
      DI(2) => \tmp_product__85_carry_i_2__0_n_0\,
      DI(1) => \tmp_product__85_carry_i_3__0_n_0\,
      DI(0) => \tmp_product__85_carry_i_4__0_n_0\,
      O(3 downto 0) => \tmp_product__85_carry_i_8__0_0\(3 downto 0),
      S(3) => \tmp_product__85_carry_i_5__0_n_0\,
      S(2) => \tmp_product__85_carry_i_6__0_n_0\,
      S(1) => \tmp_product__85_carry_i_7__0_n_0\,
      S(0) => \tmp_product__85_carry_i_8__0_n_0\
    );
\tmp_product__85_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__85_carry_n_0\,
      CO(3) => \tmp_product__85_carry__0_n_0\,
      CO(2) => \tmp_product__85_carry__0_n_1\,
      CO(1) => \tmp_product__85_carry__0_n_2\,
      CO(0) => \tmp_product__85_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__85_carry__0_i_1__0_n_0\,
      DI(2) => \tmp_product__85_carry__0_i_2__0_n_0\,
      DI(1) => \tmp_product__85_carry__0_i_3__0_n_0\,
      DI(0) => \tmp_product__85_carry__0_i_4__0_n_0\,
      O(3 downto 0) => \tmp_product__85_carry__0_i_8__0_0\(3 downto 0),
      S(3) => \tmp_product__85_carry__0_i_5__0_n_0\,
      S(2) => \tmp_product__85_carry__0_i_6__0_n_0\,
      S(1) => \tmp_product__85_carry__0_i_7__0_n_0\,
      S(0) => \tmp_product__85_carry__0_i_8__0_n_0\
    );
\tmp_product__85_carry__0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_product__59_carry__0_n_7\,
      I1 => \tmp_product__30_carry__0_n_4\,
      I2 => \tmp_product__0_carry__1_n_1\,
      O => \tmp_product__85_carry__0_i_1__0_n_0\
    );
\tmp_product__85_carry__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_product__59_carry_n_4\,
      I1 => \tmp_product__30_carry__0_n_5\,
      I2 => \tmp_product__0_carry__1_n_6\,
      O => \tmp_product__85_carry__0_i_2__0_n_0\
    );
\tmp_product__85_carry__0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_product__59_carry_n_5\,
      I1 => \tmp_product__30_carry__0_n_6\,
      I2 => \tmp_product__0_carry__1_n_7\,
      O => \tmp_product__85_carry__0_i_3__0_n_0\
    );
\tmp_product__85_carry__0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_product__59_carry_n_6\,
      I1 => \tmp_product__30_carry__0_n_7\,
      I2 => \tmp_product__0_carry__0_n_4\,
      O => \tmp_product__85_carry__0_i_4__0_n_0\
    );
\tmp_product__85_carry__0_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \tmp_product__0_carry__1_n_1\,
      I1 => \tmp_product__30_carry__0_n_4\,
      I2 => \tmp_product__59_carry__0_n_7\,
      I3 => \tmp_product__59_carry__0_n_6\,
      I4 => \tmp_product__30_carry__1_n_7\,
      O => \tmp_product__85_carry__0_i_5__0_n_0\
    );
\tmp_product__85_carry__0_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_product__85_carry__0_i_2__0_n_0\,
      I1 => \tmp_product__30_carry__0_n_4\,
      I2 => \tmp_product__59_carry__0_n_7\,
      I3 => \tmp_product__0_carry__1_n_1\,
      O => \tmp_product__85_carry__0_i_6__0_n_0\
    );
\tmp_product__85_carry__0_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_product__59_carry_n_4\,
      I1 => \tmp_product__30_carry__0_n_5\,
      I2 => \tmp_product__0_carry__1_n_6\,
      I3 => \tmp_product__85_carry__0_i_3__0_n_0\,
      O => \tmp_product__85_carry__0_i_7__0_n_0\
    );
\tmp_product__85_carry__0_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_product__59_carry_n_5\,
      I1 => \tmp_product__30_carry__0_n_6\,
      I2 => \tmp_product__0_carry__1_n_7\,
      I3 => \tmp_product__85_carry__0_i_4__0_n_0\,
      O => \tmp_product__85_carry__0_i_8__0_n_0\
    );
\tmp_product__85_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__85_carry__0_n_0\,
      CO(3) => \NLW_tmp_product__85_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \tmp_product__85_carry__1_n_1\,
      CO(1) => \tmp_product__85_carry__1_n_2\,
      CO(0) => \tmp_product__85_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp_product__59_carry__1_n_7\,
      DI(1) => \tmp_product__85_carry__1_i_1__0_n_0\,
      DI(0) => \tmp_product__85_carry__1_i_2__0_n_0\,
      O(3 downto 0) => \tmp_product__85_carry__1_i_5__0_0\(3 downto 0),
      S(3) => \tmp_product__59_carry__1_n_6\,
      S(2) => \tmp_product__85_carry__1_i_3__0_n_0\,
      S(1) => \tmp_product__85_carry__1_i_4__0_n_0\,
      S(0) => \tmp_product__85_carry__1_i_5__0_n_0\
    );
\tmp_product__85_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product__30_carry__1_n_6\,
      I1 => \tmp_product__59_carry__0_n_5\,
      O => \tmp_product__85_carry__1_i_1__0_n_0\
    );
\tmp_product__85_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product__30_carry__1_n_7\,
      I1 => \tmp_product__59_carry__0_n_6\,
      O => \tmp_product__85_carry__1_i_2__0_n_0\
    );
\tmp_product__85_carry__1_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \tmp_product__30_carry__1_n_1\,
      I1 => \tmp_product__59_carry__0_n_4\,
      I2 => \tmp_product__59_carry__1_n_7\,
      O => \tmp_product__85_carry__1_i_3__0_n_0\
    );
\tmp_product__85_carry__1_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \tmp_product__30_carry__1_n_6\,
      I1 => \tmp_product__59_carry__0_n_5\,
      I2 => \tmp_product__59_carry__0_n_4\,
      I3 => \tmp_product__30_carry__1_n_1\,
      O => \tmp_product__85_carry__1_i_4__0_n_0\
    );
\tmp_product__85_carry__1_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \tmp_product__30_carry__1_n_7\,
      I1 => \tmp_product__59_carry__0_n_6\,
      I2 => \tmp_product__59_carry__0_n_5\,
      I3 => \tmp_product__30_carry__1_n_6\,
      O => \tmp_product__85_carry__1_i_5__0_n_0\
    );
\tmp_product__85_carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_product__59_carry_n_7\,
      I1 => \tmp_product__30_carry_n_4\,
      I2 => \tmp_product__0_carry__0_n_5\,
      O => \tmp_product__85_carry_i_1__0_n_0\
    );
\tmp_product__85_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product__30_carry_n_5\,
      I1 => \tmp_product__0_carry__0_n_6\,
      O => \tmp_product__85_carry_i_2__0_n_0\
    );
\tmp_product__85_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_7\,
      I1 => \tmp_product__30_carry_n_6\,
      O => \tmp_product__85_carry_i_3__0_n_0\
    );
\tmp_product__85_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product__0_carry_n_4\,
      I1 => \tmp_product__30_carry_n_7\,
      O => \tmp_product__85_carry_i_4__0_n_0\
    );
\tmp_product__85_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_product__59_carry_n_6\,
      I1 => \tmp_product__30_carry__0_n_7\,
      I2 => \tmp_product__0_carry__0_n_4\,
      I3 => \tmp_product__85_carry_i_1__0_n_0\,
      O => \tmp_product__85_carry_i_5__0_n_0\
    );
\tmp_product__85_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_product__59_carry_n_7\,
      I1 => \tmp_product__30_carry_n_4\,
      I2 => \tmp_product__0_carry__0_n_5\,
      I3 => \tmp_product__85_carry_i_2__0_n_0\,
      O => \tmp_product__85_carry_i_6__0_n_0\
    );
\tmp_product__85_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \tmp_product__30_carry_n_5\,
      I1 => \tmp_product__0_carry__0_n_6\,
      I2 => \tmp_product__0_carry__0_n_7\,
      I3 => \tmp_product__30_carry_n_6\,
      O => \tmp_product__85_carry_i_7__0_n_0\
    );
\tmp_product__85_carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \tmp_product__0_carry_n_4\,
      I1 => \tmp_product__30_carry_n_7\,
      I2 => \tmp_product__30_carry_n_6\,
      I3 => \tmp_product__0_carry__0_n_7\,
      O => \tmp_product__85_carry_i_8__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_8s_8s_16_1_1_38 is
  port (
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_product__85_carry_i_8__1_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__85_carry__0_i_8__1_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__85_carry__1_i_5__1_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product__85_carry__0_i_5__1_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product__85_carry__1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_product__85_carry__1_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_11_reg_5017_pp0_iter14_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_8s_8s_16_1_1_38 : entity is "depthwise_conv_mul_8s_8s_16_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_8s_8s_16_1_1_38;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_8s_8s_16_1_1_38 is
  signal \tmp_product__0_carry__0_i_10__1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_11__1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_12__1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_5__1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_6__5_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_7__5_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_8__5_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_9__1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_4\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_5\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_6\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_7\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_n_6\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_n_7\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_7__1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_8__1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_i_10__1_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_i_11__1_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_i_12__1_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_i_5__1_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_i_6__1_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_i_7__1_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_i_8__1_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_i_9__1_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_n_4\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_n_5\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_n_6\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_n_7\ : STD_LOGIC;
  signal \tmp_product__30_carry__1_n_1\ : STD_LOGIC;
  signal \tmp_product__30_carry__1_n_3\ : STD_LOGIC;
  signal \tmp_product__30_carry__1_n_6\ : STD_LOGIC;
  signal \tmp_product__30_carry__1_n_7\ : STD_LOGIC;
  signal \tmp_product__30_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry_i_5__1_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry_i_6__1_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry_i_7__1_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry_i_8__1_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__30_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__30_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__30_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__30_carry_n_5\ : STD_LOGIC;
  signal \tmp_product__30_carry_n_6\ : STD_LOGIC;
  signal \tmp_product__30_carry_n_7\ : STD_LOGIC;
  signal \tmp_product__59_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \tmp_product__59_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \tmp_product__59_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \tmp_product__59_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \tmp_product__59_carry__0_i_5__1_n_0\ : STD_LOGIC;
  signal \tmp_product__59_carry__0_i_6__1_n_0\ : STD_LOGIC;
  signal \tmp_product__59_carry__0_i_7__1_n_0\ : STD_LOGIC;
  signal \tmp_product__59_carry__0_i_8__1_n_0\ : STD_LOGIC;
  signal \tmp_product__59_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__59_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__59_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__59_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__59_carry__0_n_4\ : STD_LOGIC;
  signal \tmp_product__59_carry__0_n_5\ : STD_LOGIC;
  signal \tmp_product__59_carry__0_n_6\ : STD_LOGIC;
  signal \tmp_product__59_carry__0_n_7\ : STD_LOGIC;
  signal \tmp_product__59_carry__1_n_3\ : STD_LOGIC;
  signal \tmp_product__59_carry__1_n_6\ : STD_LOGIC;
  signal \tmp_product__59_carry__1_n_7\ : STD_LOGIC;
  signal \tmp_product__59_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \tmp_product__59_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \tmp_product__59_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \tmp_product__59_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \tmp_product__59_carry_i_5__1_n_0\ : STD_LOGIC;
  signal \tmp_product__59_carry_i_6__1_n_0\ : STD_LOGIC;
  signal \tmp_product__59_carry_i_7__1_n_0\ : STD_LOGIC;
  signal \tmp_product__59_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__59_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__59_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__59_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__59_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__59_carry_n_5\ : STD_LOGIC;
  signal \tmp_product__59_carry_n_6\ : STD_LOGIC;
  signal \tmp_product__59_carry_n_7\ : STD_LOGIC;
  signal \tmp_product__85_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry__0_i_5__1_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry__0_i_6__1_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry__0_i_7__1_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry__0_i_8__1_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__85_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__85_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__85_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry__1_i_5__1_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry__1_n_1\ : STD_LOGIC;
  signal \tmp_product__85_carry__1_n_2\ : STD_LOGIC;
  signal \tmp_product__85_carry__1_n_3\ : STD_LOGIC;
  signal \tmp_product__85_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry_i_5__1_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry_i_6__1_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry_i_7__1_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry_i_8__1_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__85_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__85_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__85_carry_n_3\ : STD_LOGIC;
  signal \NLW_tmp_product__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_product__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_product__30_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_product__30_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_product__59_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_product__59_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_product__85_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_product__0_carry__0_i_10__1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \tmp_product__0_carry__0_i_11__1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \tmp_product__0_carry__0_i_12__1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \tmp_product__0_carry__0_i_9__1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \tmp_product__0_carry_i_8__1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \tmp_product__30_carry__0_i_10__1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \tmp_product__30_carry__0_i_11__1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \tmp_product__30_carry__0_i_12__1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \tmp_product__30_carry__0_i_9__1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \tmp_product__30_carry_i_8__1\ : label is "soft_lutpair391";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \tmp_product__85_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product__85_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product__85_carry__1\ : label is 35;
begin
\p_carry_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => P(0),
      I1 => \tmp_product__30_carry_n_7\,
      I2 => \tmp_product__0_carry_n_4\,
      O => S(0)
    );
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry_i_1__1_n_0\,
      DI(2) => \tmp_product__0_carry_i_2__1_n_0\,
      DI(1) => \tmp_product__0_carry_i_3__1_n_0\,
      DI(0) => '0',
      O(3) => \tmp_product__0_carry_n_4\,
      O(2 downto 0) => O(2 downto 0),
      S(3) => \tmp_product__0_carry_i_4__1_n_0\,
      S(2) => \tmp_product__0_carry_i_5__1_n_0\,
      S(1) => \tmp_product__0_carry_i_6__1_n_0\,
      S(0) => \tmp_product__0_carry_i_7__1_n_0\
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3) => \tmp_product__0_carry__0_n_0\,
      CO(2) => \tmp_product__0_carry__0_n_1\,
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry__0_i_1__1_n_0\,
      DI(2) => \tmp_product__0_carry__0_i_2__1_n_0\,
      DI(1) => \tmp_product__0_carry__0_i_3__1_n_0\,
      DI(0) => \tmp_product__0_carry__0_i_4__1_n_0\,
      O(3) => \tmp_product__0_carry__0_n_4\,
      O(2) => \tmp_product__0_carry__0_n_5\,
      O(1) => \tmp_product__0_carry__0_n_6\,
      O(0) => \tmp_product__0_carry__0_n_7\,
      S(3) => \tmp_product__0_carry__0_i_5__1_n_0\,
      S(2) => \tmp_product__0_carry__0_i_6__5_n_0\,
      S(1) => \tmp_product__0_carry__0_i_7__5_n_0\,
      S(0) => \tmp_product__0_carry__0_i_8__5_n_0\
    );
\tmp_product__0_carry__0_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tmp_11_reg_5017_pp0_iter14_reg(4),
      I1 => Q(2),
      O => \tmp_product__0_carry__0_i_10__1_n_0\
    );
\tmp_product__0_carry__0_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tmp_11_reg_5017_pp0_iter14_reg(3),
      I1 => Q(2),
      O => \tmp_product__0_carry__0_i_11__1_n_0\
    );
\tmp_product__0_carry__0_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tmp_11_reg_5017_pp0_iter14_reg(2),
      I1 => Q(2),
      O => \tmp_product__0_carry__0_i_12__1_n_0\
    );
\tmp_product__0_carry__0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Q(2),
      I1 => tmp_11_reg_5017_pp0_iter14_reg(4),
      I2 => Q(1),
      I3 => tmp_11_reg_5017_pp0_iter14_reg(5),
      I4 => Q(0),
      I5 => tmp_11_reg_5017_pp0_iter14_reg(6),
      O => \tmp_product__0_carry__0_i_1__1_n_0\
    );
\tmp_product__0_carry__0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Q(2),
      I1 => tmp_11_reg_5017_pp0_iter14_reg(3),
      I2 => Q(1),
      I3 => tmp_11_reg_5017_pp0_iter14_reg(4),
      I4 => Q(0),
      I5 => tmp_11_reg_5017_pp0_iter14_reg(5),
      O => \tmp_product__0_carry__0_i_2__1_n_0\
    );
\tmp_product__0_carry__0_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Q(2),
      I1 => tmp_11_reg_5017_pp0_iter14_reg(2),
      I2 => Q(1),
      I3 => tmp_11_reg_5017_pp0_iter14_reg(3),
      I4 => Q(0),
      I5 => tmp_11_reg_5017_pp0_iter14_reg(4),
      O => \tmp_product__0_carry__0_i_3__1_n_0\
    );
\tmp_product__0_carry__0_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Q(2),
      I1 => tmp_11_reg_5017_pp0_iter14_reg(1),
      I2 => Q(1),
      I3 => tmp_11_reg_5017_pp0_iter14_reg(2),
      I4 => Q(0),
      I5 => tmp_11_reg_5017_pp0_iter14_reg(3),
      O => \tmp_product__0_carry__0_i_4__1_n_0\
    );
\tmp_product__0_carry__0_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_1__1_n_0\,
      I1 => Q(1),
      I2 => tmp_11_reg_5017_pp0_iter14_reg(6),
      I3 => \tmp_product__0_carry__0_i_9__1_n_0\,
      I4 => tmp_11_reg_5017_pp0_iter14_reg(7),
      I5 => Q(0),
      O => \tmp_product__0_carry__0_i_5__1_n_0\
    );
\tmp_product__0_carry__0_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_2__1_n_0\,
      I1 => Q(1),
      I2 => tmp_11_reg_5017_pp0_iter14_reg(5),
      I3 => \tmp_product__0_carry__0_i_10__1_n_0\,
      I4 => tmp_11_reg_5017_pp0_iter14_reg(6),
      I5 => Q(0),
      O => \tmp_product__0_carry__0_i_6__5_n_0\
    );
\tmp_product__0_carry__0_i_7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_3__1_n_0\,
      I1 => Q(1),
      I2 => tmp_11_reg_5017_pp0_iter14_reg(4),
      I3 => \tmp_product__0_carry__0_i_11__1_n_0\,
      I4 => tmp_11_reg_5017_pp0_iter14_reg(5),
      I5 => Q(0),
      O => \tmp_product__0_carry__0_i_7__5_n_0\
    );
\tmp_product__0_carry__0_i_8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_4__1_n_0\,
      I1 => Q(1),
      I2 => tmp_11_reg_5017_pp0_iter14_reg(3),
      I3 => \tmp_product__0_carry__0_i_12__1_n_0\,
      I4 => tmp_11_reg_5017_pp0_iter14_reg(4),
      I5 => Q(0),
      O => \tmp_product__0_carry__0_i_8__5_n_0\
    );
\tmp_product__0_carry__0_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tmp_11_reg_5017_pp0_iter14_reg(5),
      I1 => Q(2),
      O => \tmp_product__0_carry__0_i_9__1_n_0\
    );
\tmp_product__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry__0_n_0\,
      CO(3) => \NLW_tmp_product__0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \tmp_product__0_carry__1_n_1\,
      CO(1) => \NLW_tmp_product__0_carry__1_CO_UNCONNECTED\(1),
      CO(0) => \tmp_product__0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_product__0_carry__1_i_1__1_n_0\,
      DI(0) => \tmp_product__0_carry__1_i_2__1_n_0\,
      O(3 downto 2) => \NLW_tmp_product__0_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \tmp_product__0_carry__1_n_6\,
      O(0) => \tmp_product__0_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \tmp_product__0_carry__1_i_3__1_n_0\,
      S(0) => \tmp_product__0_carry__1_i_4__1_n_0\
    );
\tmp_product__0_carry__1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Q(1),
      I1 => tmp_11_reg_5017_pp0_iter14_reg(7),
      I2 => Q(2),
      I3 => tmp_11_reg_5017_pp0_iter14_reg(6),
      O => \tmp_product__0_carry__1_i_1__1_n_0\
    );
\tmp_product__0_carry__1_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000F888F888F888"
    )
        port map (
      I0 => Q(2),
      I1 => tmp_11_reg_5017_pp0_iter14_reg(5),
      I2 => Q(1),
      I3 => tmp_11_reg_5017_pp0_iter14_reg(6),
      I4 => Q(0),
      I5 => tmp_11_reg_5017_pp0_iter14_reg(7),
      O => \tmp_product__0_carry__1_i_2__1_n_0\
    );
\tmp_product__0_carry__1_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F5F"
    )
        port map (
      I0 => tmp_11_reg_5017_pp0_iter14_reg(6),
      I1 => Q(1),
      I2 => Q(2),
      I3 => tmp_11_reg_5017_pp0_iter14_reg(7),
      O => \tmp_product__0_carry__1_i_3__1_n_0\
    );
\tmp_product__0_carry__1_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2450F30F4BFFC3FF"
    )
        port map (
      I0 => Q(0),
      I1 => tmp_11_reg_5017_pp0_iter14_reg(5),
      I2 => tmp_11_reg_5017_pp0_iter14_reg(6),
      I3 => Q(2),
      I4 => tmp_11_reg_5017_pp0_iter14_reg(7),
      I5 => Q(1),
      O => \tmp_product__0_carry__1_i_4__1_n_0\
    );
\tmp_product__0_carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(1),
      I1 => tmp_11_reg_5017_pp0_iter14_reg(2),
      I2 => Q(2),
      I3 => tmp_11_reg_5017_pp0_iter14_reg(1),
      I4 => tmp_11_reg_5017_pp0_iter14_reg(3),
      I5 => Q(0),
      O => \tmp_product__0_carry_i_1__1_n_0\
    );
\tmp_product__0_carry_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(1),
      I1 => tmp_11_reg_5017_pp0_iter14_reg(1),
      I2 => Q(2),
      I3 => tmp_11_reg_5017_pp0_iter14_reg(0),
      O => \tmp_product__0_carry_i_2__1_n_0\
    );
\tmp_product__0_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => tmp_11_reg_5017_pp0_iter14_reg(1),
      O => \tmp_product__0_carry_i_3__1_n_0\
    );
\tmp_product__0_carry_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => tmp_11_reg_5017_pp0_iter14_reg(2),
      I1 => \tmp_product__0_carry_i_8__1_n_0\,
      I2 => tmp_11_reg_5017_pp0_iter14_reg(1),
      I3 => Q(1),
      I4 => tmp_11_reg_5017_pp0_iter14_reg(0),
      I5 => Q(2),
      O => \tmp_product__0_carry_i_4__1_n_0\
    );
\tmp_product__0_carry_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => tmp_11_reg_5017_pp0_iter14_reg(0),
      I1 => Q(2),
      I2 => tmp_11_reg_5017_pp0_iter14_reg(1),
      I3 => Q(1),
      I4 => Q(0),
      I5 => tmp_11_reg_5017_pp0_iter14_reg(2),
      O => \tmp_product__0_carry_i_5__1_n_0\
    );
\tmp_product__0_carry_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(0),
      I1 => tmp_11_reg_5017_pp0_iter14_reg(1),
      I2 => Q(1),
      I3 => tmp_11_reg_5017_pp0_iter14_reg(0),
      O => \tmp_product__0_carry_i_6__1_n_0\
    );
\tmp_product__0_carry_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_11_reg_5017_pp0_iter14_reg(0),
      I1 => Q(0),
      O => \tmp_product__0_carry_i_7__1_n_0\
    );
\tmp_product__0_carry_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tmp_11_reg_5017_pp0_iter14_reg(3),
      I1 => Q(0),
      O => \tmp_product__0_carry_i_8__1_n_0\
    );
\tmp_product__30_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__30_carry_n_0\,
      CO(2) => \tmp_product__30_carry_n_1\,
      CO(1) => \tmp_product__30_carry_n_2\,
      CO(0) => \tmp_product__30_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__30_carry_i_1__1_n_0\,
      DI(2) => \tmp_product__30_carry_i_2__1_n_0\,
      DI(1) => \tmp_product__30_carry_i_3__1_n_0\,
      DI(0) => '0',
      O(3) => \tmp_product__30_carry_n_4\,
      O(2) => \tmp_product__30_carry_n_5\,
      O(1) => \tmp_product__30_carry_n_6\,
      O(0) => \tmp_product__30_carry_n_7\,
      S(3) => \tmp_product__30_carry_i_4__1_n_0\,
      S(2) => \tmp_product__30_carry_i_5__1_n_0\,
      S(1) => \tmp_product__30_carry_i_6__1_n_0\,
      S(0) => \tmp_product__30_carry_i_7__1_n_0\
    );
\tmp_product__30_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__30_carry_n_0\,
      CO(3) => \tmp_product__30_carry__0_n_0\,
      CO(2) => \tmp_product__30_carry__0_n_1\,
      CO(1) => \tmp_product__30_carry__0_n_2\,
      CO(0) => \tmp_product__30_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__30_carry__0_i_1__1_n_0\,
      DI(2) => \tmp_product__30_carry__0_i_2__1_n_0\,
      DI(1) => \tmp_product__30_carry__0_i_3__1_n_0\,
      DI(0) => \tmp_product__30_carry__0_i_4__1_n_0\,
      O(3) => \tmp_product__30_carry__0_n_4\,
      O(2) => \tmp_product__30_carry__0_n_5\,
      O(1) => \tmp_product__30_carry__0_n_6\,
      O(0) => \tmp_product__30_carry__0_n_7\,
      S(3) => \tmp_product__30_carry__0_i_5__1_n_0\,
      S(2) => \tmp_product__30_carry__0_i_6__1_n_0\,
      S(1) => \tmp_product__30_carry__0_i_7__1_n_0\,
      S(0) => \tmp_product__30_carry__0_i_8__1_n_0\
    );
\tmp_product__30_carry__0_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tmp_11_reg_5017_pp0_iter14_reg(4),
      I1 => Q(5),
      O => \tmp_product__30_carry__0_i_10__1_n_0\
    );
\tmp_product__30_carry__0_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tmp_11_reg_5017_pp0_iter14_reg(3),
      I1 => Q(5),
      O => \tmp_product__30_carry__0_i_11__1_n_0\
    );
\tmp_product__30_carry__0_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tmp_11_reg_5017_pp0_iter14_reg(2),
      I1 => Q(5),
      O => \tmp_product__30_carry__0_i_12__1_n_0\
    );
\tmp_product__30_carry__0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Q(5),
      I1 => tmp_11_reg_5017_pp0_iter14_reg(4),
      I2 => Q(4),
      I3 => tmp_11_reg_5017_pp0_iter14_reg(5),
      I4 => Q(3),
      I5 => tmp_11_reg_5017_pp0_iter14_reg(6),
      O => \tmp_product__30_carry__0_i_1__1_n_0\
    );
\tmp_product__30_carry__0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Q(5),
      I1 => tmp_11_reg_5017_pp0_iter14_reg(3),
      I2 => Q(4),
      I3 => tmp_11_reg_5017_pp0_iter14_reg(4),
      I4 => Q(3),
      I5 => tmp_11_reg_5017_pp0_iter14_reg(5),
      O => \tmp_product__30_carry__0_i_2__1_n_0\
    );
\tmp_product__30_carry__0_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Q(5),
      I1 => tmp_11_reg_5017_pp0_iter14_reg(2),
      I2 => Q(4),
      I3 => tmp_11_reg_5017_pp0_iter14_reg(3),
      I4 => Q(3),
      I5 => tmp_11_reg_5017_pp0_iter14_reg(4),
      O => \tmp_product__30_carry__0_i_3__1_n_0\
    );
\tmp_product__30_carry__0_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Q(5),
      I1 => tmp_11_reg_5017_pp0_iter14_reg(1),
      I2 => Q(4),
      I3 => tmp_11_reg_5017_pp0_iter14_reg(2),
      I4 => Q(3),
      I5 => tmp_11_reg_5017_pp0_iter14_reg(3),
      O => \tmp_product__30_carry__0_i_4__1_n_0\
    );
\tmp_product__30_carry__0_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \tmp_product__30_carry__0_i_1__1_n_0\,
      I1 => Q(4),
      I2 => tmp_11_reg_5017_pp0_iter14_reg(6),
      I3 => \tmp_product__30_carry__0_i_9__1_n_0\,
      I4 => tmp_11_reg_5017_pp0_iter14_reg(7),
      I5 => Q(3),
      O => \tmp_product__30_carry__0_i_5__1_n_0\
    );
\tmp_product__30_carry__0_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \tmp_product__30_carry__0_i_2__1_n_0\,
      I1 => Q(4),
      I2 => tmp_11_reg_5017_pp0_iter14_reg(5),
      I3 => \tmp_product__30_carry__0_i_10__1_n_0\,
      I4 => tmp_11_reg_5017_pp0_iter14_reg(6),
      I5 => Q(3),
      O => \tmp_product__30_carry__0_i_6__1_n_0\
    );
\tmp_product__30_carry__0_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \tmp_product__30_carry__0_i_3__1_n_0\,
      I1 => Q(4),
      I2 => tmp_11_reg_5017_pp0_iter14_reg(4),
      I3 => \tmp_product__30_carry__0_i_11__1_n_0\,
      I4 => tmp_11_reg_5017_pp0_iter14_reg(5),
      I5 => Q(3),
      O => \tmp_product__30_carry__0_i_7__1_n_0\
    );
\tmp_product__30_carry__0_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \tmp_product__30_carry__0_i_4__1_n_0\,
      I1 => Q(4),
      I2 => tmp_11_reg_5017_pp0_iter14_reg(3),
      I3 => \tmp_product__30_carry__0_i_12__1_n_0\,
      I4 => tmp_11_reg_5017_pp0_iter14_reg(4),
      I5 => Q(3),
      O => \tmp_product__30_carry__0_i_8__1_n_0\
    );
\tmp_product__30_carry__0_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tmp_11_reg_5017_pp0_iter14_reg(5),
      I1 => Q(5),
      O => \tmp_product__30_carry__0_i_9__1_n_0\
    );
\tmp_product__30_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__30_carry__0_n_0\,
      CO(3) => \NLW_tmp_product__30_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \tmp_product__30_carry__1_n_1\,
      CO(1) => \NLW_tmp_product__30_carry__1_CO_UNCONNECTED\(1),
      CO(0) => \tmp_product__30_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => DI(1 downto 0),
      O(3 downto 2) => \NLW_tmp_product__30_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \tmp_product__30_carry__1_n_6\,
      O(0) => \tmp_product__30_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1 downto 0) => \tmp_product__85_carry__0_i_5__1_0\(1 downto 0)
    );
\tmp_product__30_carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(4),
      I1 => tmp_11_reg_5017_pp0_iter14_reg(2),
      I2 => Q(5),
      I3 => tmp_11_reg_5017_pp0_iter14_reg(1),
      I4 => tmp_11_reg_5017_pp0_iter14_reg(3),
      I5 => Q(3),
      O => \tmp_product__30_carry_i_1__1_n_0\
    );
\tmp_product__30_carry_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(4),
      I1 => tmp_11_reg_5017_pp0_iter14_reg(1),
      I2 => Q(5),
      I3 => tmp_11_reg_5017_pp0_iter14_reg(0),
      O => \tmp_product__30_carry_i_2__1_n_0\
    );
\tmp_product__30_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(3),
      I1 => tmp_11_reg_5017_pp0_iter14_reg(1),
      O => \tmp_product__30_carry_i_3__1_n_0\
    );
\tmp_product__30_carry_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => tmp_11_reg_5017_pp0_iter14_reg(2),
      I1 => \tmp_product__30_carry_i_8__1_n_0\,
      I2 => tmp_11_reg_5017_pp0_iter14_reg(1),
      I3 => Q(4),
      I4 => tmp_11_reg_5017_pp0_iter14_reg(0),
      I5 => Q(5),
      O => \tmp_product__30_carry_i_4__1_n_0\
    );
\tmp_product__30_carry_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => tmp_11_reg_5017_pp0_iter14_reg(0),
      I1 => Q(5),
      I2 => tmp_11_reg_5017_pp0_iter14_reg(1),
      I3 => Q(4),
      I4 => Q(3),
      I5 => tmp_11_reg_5017_pp0_iter14_reg(2),
      O => \tmp_product__30_carry_i_5__1_n_0\
    );
\tmp_product__30_carry_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(3),
      I1 => tmp_11_reg_5017_pp0_iter14_reg(1),
      I2 => Q(4),
      I3 => tmp_11_reg_5017_pp0_iter14_reg(0),
      O => \tmp_product__30_carry_i_6__1_n_0\
    );
\tmp_product__30_carry_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_11_reg_5017_pp0_iter14_reg(0),
      I1 => Q(3),
      O => \tmp_product__30_carry_i_7__1_n_0\
    );
\tmp_product__30_carry_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tmp_11_reg_5017_pp0_iter14_reg(3),
      I1 => Q(3),
      O => \tmp_product__30_carry_i_8__1_n_0\
    );
\tmp_product__59_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__59_carry_n_0\,
      CO(2) => \tmp_product__59_carry_n_1\,
      CO(1) => \tmp_product__59_carry_n_2\,
      CO(0) => \tmp_product__59_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__59_carry_i_1__1_n_0\,
      DI(2) => \tmp_product__59_carry_i_2__1_n_0\,
      DI(1) => \tmp_product__59_carry_i_3__1_n_0\,
      DI(0) => '0',
      O(3) => \tmp_product__59_carry_n_4\,
      O(2) => \tmp_product__59_carry_n_5\,
      O(1) => \tmp_product__59_carry_n_6\,
      O(0) => \tmp_product__59_carry_n_7\,
      S(3) => \tmp_product__59_carry_i_4__1_n_0\,
      S(2) => \tmp_product__59_carry_i_5__1_n_0\,
      S(1) => \tmp_product__59_carry_i_6__1_n_0\,
      S(0) => \tmp_product__59_carry_i_7__1_n_0\
    );
\tmp_product__59_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__59_carry_n_0\,
      CO(3) => \tmp_product__59_carry__0_n_0\,
      CO(2) => \tmp_product__59_carry__0_n_1\,
      CO(1) => \tmp_product__59_carry__0_n_2\,
      CO(0) => \tmp_product__59_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__59_carry__0_i_1__1_n_0\,
      DI(2) => \tmp_product__59_carry__0_i_2__1_n_0\,
      DI(1) => \tmp_product__59_carry__0_i_3__1_n_0\,
      DI(0) => \tmp_product__59_carry__0_i_4__1_n_0\,
      O(3) => \tmp_product__59_carry__0_n_4\,
      O(2) => \tmp_product__59_carry__0_n_5\,
      O(1) => \tmp_product__59_carry__0_n_6\,
      O(0) => \tmp_product__59_carry__0_n_7\,
      S(3) => \tmp_product__59_carry__0_i_5__1_n_0\,
      S(2) => \tmp_product__59_carry__0_i_6__1_n_0\,
      S(1) => \tmp_product__59_carry__0_i_7__1_n_0\,
      S(0) => \tmp_product__59_carry__0_i_8__1_n_0\
    );
\tmp_product__59_carry__0_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Q(7),
      I1 => tmp_11_reg_5017_pp0_iter14_reg(5),
      I2 => Q(6),
      I3 => tmp_11_reg_5017_pp0_iter14_reg(6),
      O => \tmp_product__59_carry__0_i_1__1_n_0\
    );
\tmp_product__59_carry__0_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Q(7),
      I1 => tmp_11_reg_5017_pp0_iter14_reg(4),
      I2 => Q(6),
      I3 => tmp_11_reg_5017_pp0_iter14_reg(5),
      O => \tmp_product__59_carry__0_i_2__1_n_0\
    );
\tmp_product__59_carry__0_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Q(7),
      I1 => tmp_11_reg_5017_pp0_iter14_reg(3),
      I2 => Q(6),
      I3 => tmp_11_reg_5017_pp0_iter14_reg(4),
      O => \tmp_product__59_carry__0_i_3__1_n_0\
    );
\tmp_product__59_carry__0_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Q(7),
      I1 => tmp_11_reg_5017_pp0_iter14_reg(2),
      I2 => Q(6),
      I3 => tmp_11_reg_5017_pp0_iter14_reg(3),
      O => \tmp_product__59_carry__0_i_4__1_n_0\
    );
\tmp_product__59_carry__0_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"738CC0C0"
    )
        port map (
      I0 => tmp_11_reg_5017_pp0_iter14_reg(5),
      I1 => tmp_11_reg_5017_pp0_iter14_reg(6),
      I2 => Q(7),
      I3 => tmp_11_reg_5017_pp0_iter14_reg(7),
      I4 => Q(6),
      O => \tmp_product__59_carry__0_i_5__1_n_0\
    );
\tmp_product__59_carry__0_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => tmp_11_reg_5017_pp0_iter14_reg(4),
      I1 => tmp_11_reg_5017_pp0_iter14_reg(5),
      I2 => Q(7),
      I3 => tmp_11_reg_5017_pp0_iter14_reg(6),
      I4 => Q(6),
      O => \tmp_product__59_carry__0_i_6__1_n_0\
    );
\tmp_product__59_carry__0_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => tmp_11_reg_5017_pp0_iter14_reg(3),
      I1 => tmp_11_reg_5017_pp0_iter14_reg(4),
      I2 => Q(7),
      I3 => tmp_11_reg_5017_pp0_iter14_reg(5),
      I4 => Q(6),
      O => \tmp_product__59_carry__0_i_7__1_n_0\
    );
\tmp_product__59_carry__0_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => tmp_11_reg_5017_pp0_iter14_reg(2),
      I1 => tmp_11_reg_5017_pp0_iter14_reg(3),
      I2 => Q(7),
      I3 => tmp_11_reg_5017_pp0_iter14_reg(4),
      I4 => Q(6),
      O => \tmp_product__59_carry__0_i_8__1_n_0\
    );
\tmp_product__59_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__59_carry__0_n_0\,
      CO(3 downto 1) => \NLW_tmp_product__59_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_product__59_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \tmp_product__85_carry__1_0\(0),
      O(3 downto 2) => \NLW_tmp_product__59_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \tmp_product__59_carry__1_n_6\,
      O(0) => \tmp_product__59_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \tmp_product__85_carry__1_1\(0)
    );
\tmp_product__59_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tmp_11_reg_5017_pp0_iter14_reg(1),
      I1 => Q(7),
      O => \tmp_product__59_carry_i_1__1_n_0\
    );
\tmp_product__59_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(7),
      I1 => tmp_11_reg_5017_pp0_iter14_reg(1),
      O => \tmp_product__59_carry_i_2__1_n_0\
    );
\tmp_product__59_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tmp_11_reg_5017_pp0_iter14_reg(0),
      I1 => Q(7),
      O => \tmp_product__59_carry_i_3__1_n_0\
    );
\tmp_product__59_carry_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9F606060"
    )
        port map (
      I0 => tmp_11_reg_5017_pp0_iter14_reg(1),
      I1 => tmp_11_reg_5017_pp0_iter14_reg(2),
      I2 => Q(7),
      I3 => tmp_11_reg_5017_pp0_iter14_reg(3),
      I4 => Q(6),
      O => \tmp_product__59_carry_i_4__1_n_0\
    );
\tmp_product__59_carry_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(7),
      I1 => tmp_11_reg_5017_pp0_iter14_reg(1),
      I2 => Q(6),
      I3 => tmp_11_reg_5017_pp0_iter14_reg(2),
      O => \tmp_product__59_carry_i_5__1_n_0\
    );
\tmp_product__59_carry_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => Q(7),
      I1 => tmp_11_reg_5017_pp0_iter14_reg(0),
      I2 => Q(6),
      I3 => tmp_11_reg_5017_pp0_iter14_reg(1),
      O => \tmp_product__59_carry_i_6__1_n_0\
    );
\tmp_product__59_carry_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_11_reg_5017_pp0_iter14_reg(0),
      I1 => Q(6),
      O => \tmp_product__59_carry_i_7__1_n_0\
    );
\tmp_product__85_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__85_carry_n_0\,
      CO(2) => \tmp_product__85_carry_n_1\,
      CO(1) => \tmp_product__85_carry_n_2\,
      CO(0) => \tmp_product__85_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__85_carry_i_1__1_n_0\,
      DI(2) => \tmp_product__85_carry_i_2__1_n_0\,
      DI(1) => \tmp_product__85_carry_i_3__1_n_0\,
      DI(0) => \tmp_product__85_carry_i_4__1_n_0\,
      O(3 downto 0) => \tmp_product__85_carry_i_8__1_0\(3 downto 0),
      S(3) => \tmp_product__85_carry_i_5__1_n_0\,
      S(2) => \tmp_product__85_carry_i_6__1_n_0\,
      S(1) => \tmp_product__85_carry_i_7__1_n_0\,
      S(0) => \tmp_product__85_carry_i_8__1_n_0\
    );
\tmp_product__85_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__85_carry_n_0\,
      CO(3) => \tmp_product__85_carry__0_n_0\,
      CO(2) => \tmp_product__85_carry__0_n_1\,
      CO(1) => \tmp_product__85_carry__0_n_2\,
      CO(0) => \tmp_product__85_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__85_carry__0_i_1__1_n_0\,
      DI(2) => \tmp_product__85_carry__0_i_2__1_n_0\,
      DI(1) => \tmp_product__85_carry__0_i_3__1_n_0\,
      DI(0) => \tmp_product__85_carry__0_i_4__1_n_0\,
      O(3 downto 0) => \tmp_product__85_carry__0_i_8__1_0\(3 downto 0),
      S(3) => \tmp_product__85_carry__0_i_5__1_n_0\,
      S(2) => \tmp_product__85_carry__0_i_6__1_n_0\,
      S(1) => \tmp_product__85_carry__0_i_7__1_n_0\,
      S(0) => \tmp_product__85_carry__0_i_8__1_n_0\
    );
\tmp_product__85_carry__0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_product__59_carry__0_n_7\,
      I1 => \tmp_product__30_carry__0_n_4\,
      I2 => \tmp_product__0_carry__1_n_1\,
      O => \tmp_product__85_carry__0_i_1__1_n_0\
    );
\tmp_product__85_carry__0_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_product__59_carry_n_4\,
      I1 => \tmp_product__30_carry__0_n_5\,
      I2 => \tmp_product__0_carry__1_n_6\,
      O => \tmp_product__85_carry__0_i_2__1_n_0\
    );
\tmp_product__85_carry__0_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_product__59_carry_n_5\,
      I1 => \tmp_product__30_carry__0_n_6\,
      I2 => \tmp_product__0_carry__1_n_7\,
      O => \tmp_product__85_carry__0_i_3__1_n_0\
    );
\tmp_product__85_carry__0_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_product__59_carry_n_6\,
      I1 => \tmp_product__30_carry__0_n_7\,
      I2 => \tmp_product__0_carry__0_n_4\,
      O => \tmp_product__85_carry__0_i_4__1_n_0\
    );
\tmp_product__85_carry__0_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \tmp_product__0_carry__1_n_1\,
      I1 => \tmp_product__30_carry__0_n_4\,
      I2 => \tmp_product__59_carry__0_n_7\,
      I3 => \tmp_product__59_carry__0_n_6\,
      I4 => \tmp_product__30_carry__1_n_7\,
      O => \tmp_product__85_carry__0_i_5__1_n_0\
    );
\tmp_product__85_carry__0_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_product__85_carry__0_i_2__1_n_0\,
      I1 => \tmp_product__30_carry__0_n_4\,
      I2 => \tmp_product__59_carry__0_n_7\,
      I3 => \tmp_product__0_carry__1_n_1\,
      O => \tmp_product__85_carry__0_i_6__1_n_0\
    );
\tmp_product__85_carry__0_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_product__59_carry_n_4\,
      I1 => \tmp_product__30_carry__0_n_5\,
      I2 => \tmp_product__0_carry__1_n_6\,
      I3 => \tmp_product__85_carry__0_i_3__1_n_0\,
      O => \tmp_product__85_carry__0_i_7__1_n_0\
    );
\tmp_product__85_carry__0_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_product__59_carry_n_5\,
      I1 => \tmp_product__30_carry__0_n_6\,
      I2 => \tmp_product__0_carry__1_n_7\,
      I3 => \tmp_product__85_carry__0_i_4__1_n_0\,
      O => \tmp_product__85_carry__0_i_8__1_n_0\
    );
\tmp_product__85_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__85_carry__0_n_0\,
      CO(3) => \NLW_tmp_product__85_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \tmp_product__85_carry__1_n_1\,
      CO(1) => \tmp_product__85_carry__1_n_2\,
      CO(0) => \tmp_product__85_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp_product__59_carry__1_n_7\,
      DI(1) => \tmp_product__85_carry__1_i_1__1_n_0\,
      DI(0) => \tmp_product__85_carry__1_i_2__1_n_0\,
      O(3 downto 0) => \tmp_product__85_carry__1_i_5__1_0\(3 downto 0),
      S(3) => \tmp_product__59_carry__1_n_6\,
      S(2) => \tmp_product__85_carry__1_i_3__1_n_0\,
      S(1) => \tmp_product__85_carry__1_i_4__1_n_0\,
      S(0) => \tmp_product__85_carry__1_i_5__1_n_0\
    );
\tmp_product__85_carry__1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product__30_carry__1_n_6\,
      I1 => \tmp_product__59_carry__0_n_5\,
      O => \tmp_product__85_carry__1_i_1__1_n_0\
    );
\tmp_product__85_carry__1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product__30_carry__1_n_7\,
      I1 => \tmp_product__59_carry__0_n_6\,
      O => \tmp_product__85_carry__1_i_2__1_n_0\
    );
\tmp_product__85_carry__1_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \tmp_product__30_carry__1_n_1\,
      I1 => \tmp_product__59_carry__0_n_4\,
      I2 => \tmp_product__59_carry__1_n_7\,
      O => \tmp_product__85_carry__1_i_3__1_n_0\
    );
\tmp_product__85_carry__1_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \tmp_product__30_carry__1_n_6\,
      I1 => \tmp_product__59_carry__0_n_5\,
      I2 => \tmp_product__59_carry__0_n_4\,
      I3 => \tmp_product__30_carry__1_n_1\,
      O => \tmp_product__85_carry__1_i_4__1_n_0\
    );
\tmp_product__85_carry__1_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \tmp_product__30_carry__1_n_7\,
      I1 => \tmp_product__59_carry__0_n_6\,
      I2 => \tmp_product__59_carry__0_n_5\,
      I3 => \tmp_product__30_carry__1_n_6\,
      O => \tmp_product__85_carry__1_i_5__1_n_0\
    );
\tmp_product__85_carry_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_product__59_carry_n_7\,
      I1 => \tmp_product__30_carry_n_4\,
      I2 => \tmp_product__0_carry__0_n_5\,
      O => \tmp_product__85_carry_i_1__1_n_0\
    );
\tmp_product__85_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product__30_carry_n_5\,
      I1 => \tmp_product__0_carry__0_n_6\,
      O => \tmp_product__85_carry_i_2__1_n_0\
    );
\tmp_product__85_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_7\,
      I1 => \tmp_product__30_carry_n_6\,
      O => \tmp_product__85_carry_i_3__1_n_0\
    );
\tmp_product__85_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product__0_carry_n_4\,
      I1 => \tmp_product__30_carry_n_7\,
      O => \tmp_product__85_carry_i_4__1_n_0\
    );
\tmp_product__85_carry_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_product__59_carry_n_6\,
      I1 => \tmp_product__30_carry__0_n_7\,
      I2 => \tmp_product__0_carry__0_n_4\,
      I3 => \tmp_product__85_carry_i_1__1_n_0\,
      O => \tmp_product__85_carry_i_5__1_n_0\
    );
\tmp_product__85_carry_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_product__59_carry_n_7\,
      I1 => \tmp_product__30_carry_n_4\,
      I2 => \tmp_product__0_carry__0_n_5\,
      I3 => \tmp_product__85_carry_i_2__1_n_0\,
      O => \tmp_product__85_carry_i_6__1_n_0\
    );
\tmp_product__85_carry_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \tmp_product__30_carry_n_5\,
      I1 => \tmp_product__0_carry__0_n_6\,
      I2 => \tmp_product__0_carry__0_n_7\,
      I3 => \tmp_product__30_carry_n_6\,
      O => \tmp_product__85_carry_i_7__1_n_0\
    );
\tmp_product__85_carry_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \tmp_product__0_carry_n_4\,
      I1 => \tmp_product__30_carry_n_7\,
      I2 => \tmp_product__30_carry_n_6\,
      I3 => \tmp_product__0_carry__0_n_7\,
      O => \tmp_product__85_carry_i_8__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_urem_5ns_3ns_2_9_1_divider is
  port (
    \loop[3].remd_tmp_reg[4][3]_0\ : out STD_LOGIC;
    \loop[3].remd_tmp_reg[4][2]_0\ : out STD_LOGIC;
    j_2_mid2_reg_4493_pp0_iter4_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    j_2_mid2_reg_4493_pp0_iter5_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    j_2_mid2_reg_4493_pp0_iter6_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    j_2_mid2_reg_4493_pp0_iter7_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_urem_5ns_3ns_2_9_1_divider;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_urem_5ns_3ns_2_9_1_divider is
  signal \loop[1].remd_tmp[2][0]_i_1__2_n_0\ : STD_LOGIC;
  signal \loop[1].remd_tmp[2][1]_i_1__1_n_0\ : STD_LOGIC;
  signal \loop[1].remd_tmp_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \loop[1].remd_tmp_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \loop[2].remd_tmp[3][0]_i_1__2_n_0\ : STD_LOGIC;
  signal \loop[2].remd_tmp[3][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \loop[2].remd_tmp[3][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \loop[2].remd_tmp_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \loop[2].remd_tmp_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \loop[2].remd_tmp_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \loop[3].remd_tmp[4][0]_i_1__2_n_0\ : STD_LOGIC;
  signal \loop[3].remd_tmp[4][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \loop[3].remd_tmp[4][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \loop[3].remd_tmp[4][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \loop[3].remd_tmp_reg_n_0_[4][0]\ : STD_LOGIC;
  signal \loop[3].remd_tmp_reg_n_0_[4][1]\ : STD_LOGIC;
  signal \loop[3].remd_tmp_reg_n_0_[4][2]\ : STD_LOGIC;
  signal \loop[3].remd_tmp_reg_n_0_[4][3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \loop[1].remd_tmp[2][0]_i_1__2\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \loop[1].remd_tmp[2][1]_i_1__1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \loop[2].remd_tmp[3][0]_i_1__2\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \loop[2].remd_tmp[3][1]_i_1__0\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \loop[3].remd_tmp[4][0]_i_1__2\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \loop[3].remd_tmp[4][1]_i_1__0\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \loop[3].remd_tmp[4][2]_i_1__0\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \loop[3].remd_tmp[4][3]_i_1__0\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \remd_reg[0]_srl2_i_1__1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \remd_reg[1]_srl2_i_1__1\ : label is "soft_lutpair399";
begin
\loop[1].remd_tmp[2][0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => j_2_mid2_reg_4493_pp0_iter4_reg(1),
      I1 => j_2_mid2_reg_4493_pp0_iter4_reg(0),
      O => \loop[1].remd_tmp[2][0]_i_1__2_n_0\
    );
\loop[1].remd_tmp[2][1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_2_mid2_reg_4493_pp0_iter4_reg(1),
      I1 => j_2_mid2_reg_4493_pp0_iter4_reg(0),
      O => \loop[1].remd_tmp[2][1]_i_1__1_n_0\
    );
\loop[1].remd_tmp_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \loop[1].remd_tmp[2][0]_i_1__2_n_0\,
      Q => \loop[1].remd_tmp_reg_n_0_[2][0]\,
      R => '0'
    );
\loop[1].remd_tmp_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \loop[1].remd_tmp[2][1]_i_1__1_n_0\,
      Q => \loop[1].remd_tmp_reg_n_0_[2][1]\,
      R => '0'
    );
\loop[2].remd_tmp[3][0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1C"
    )
        port map (
      I0 => \loop[1].remd_tmp_reg_n_0_[2][0]\,
      I1 => \loop[1].remd_tmp_reg_n_0_[2][1]\,
      I2 => j_2_mid2_reg_4493_pp0_iter5_reg(0),
      O => \loop[2].remd_tmp[3][0]_i_1__2_n_0\
    );
\loop[2].remd_tmp[3][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2C"
    )
        port map (
      I0 => \loop[1].remd_tmp_reg_n_0_[2][1]\,
      I1 => \loop[1].remd_tmp_reg_n_0_[2][0]\,
      I2 => j_2_mid2_reg_4493_pp0_iter5_reg(0),
      O => \loop[2].remd_tmp[3][1]_i_1__0_n_0\
    );
\loop[2].remd_tmp[3][2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \loop[1].remd_tmp_reg_n_0_[2][1]\,
      I1 => \loop[1].remd_tmp_reg_n_0_[2][0]\,
      I2 => j_2_mid2_reg_4493_pp0_iter5_reg(0),
      O => \loop[2].remd_tmp[3][2]_i_1__0_n_0\
    );
\loop[2].remd_tmp_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \loop[2].remd_tmp[3][0]_i_1__2_n_0\,
      Q => \loop[2].remd_tmp_reg_n_0_[3][0]\,
      R => '0'
    );
\loop[2].remd_tmp_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \loop[2].remd_tmp[3][1]_i_1__0_n_0\,
      Q => \loop[2].remd_tmp_reg_n_0_[3][1]\,
      R => '0'
    );
\loop[2].remd_tmp_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \loop[2].remd_tmp[3][2]_i_1__0_n_0\,
      Q => \loop[2].remd_tmp_reg_n_0_[3][2]\,
      R => '0'
    );
\loop[3].remd_tmp[4][0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01EE"
    )
        port map (
      I0 => \loop[2].remd_tmp_reg_n_0_[3][2]\,
      I1 => \loop[2].remd_tmp_reg_n_0_[3][1]\,
      I2 => \loop[2].remd_tmp_reg_n_0_[3][0]\,
      I3 => j_2_mid2_reg_4493_pp0_iter6_reg(0),
      O => \loop[3].remd_tmp[4][0]_i_1__2_n_0\
    );
\loop[3].remd_tmp[4][1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6664"
    )
        port map (
      I0 => j_2_mid2_reg_4493_pp0_iter6_reg(0),
      I1 => \loop[2].remd_tmp_reg_n_0_[3][0]\,
      I2 => \loop[2].remd_tmp_reg_n_0_[3][1]\,
      I3 => \loop[2].remd_tmp_reg_n_0_[3][2]\,
      O => \loop[3].remd_tmp[4][1]_i_1__0_n_0\
    );
\loop[3].remd_tmp[4][2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8780"
    )
        port map (
      I0 => j_2_mid2_reg_4493_pp0_iter6_reg(0),
      I1 => \loop[2].remd_tmp_reg_n_0_[3][0]\,
      I2 => \loop[2].remd_tmp_reg_n_0_[3][1]\,
      I3 => \loop[2].remd_tmp_reg_n_0_[3][2]\,
      O => \loop[3].remd_tmp[4][2]_i_1__0_n_0\
    );
\loop[3].remd_tmp[4][3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => j_2_mid2_reg_4493_pp0_iter6_reg(0),
      I1 => \loop[2].remd_tmp_reg_n_0_[3][0]\,
      I2 => \loop[2].remd_tmp_reg_n_0_[3][1]\,
      I3 => \loop[2].remd_tmp_reg_n_0_[3][2]\,
      O => \loop[3].remd_tmp[4][3]_i_1__0_n_0\
    );
\loop[3].remd_tmp_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \loop[3].remd_tmp[4][0]_i_1__2_n_0\,
      Q => \loop[3].remd_tmp_reg_n_0_[4][0]\,
      R => '0'
    );
\loop[3].remd_tmp_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \loop[3].remd_tmp[4][1]_i_1__0_n_0\,
      Q => \loop[3].remd_tmp_reg_n_0_[4][1]\,
      R => '0'
    );
\loop[3].remd_tmp_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \loop[3].remd_tmp[4][2]_i_1__0_n_0\,
      Q => \loop[3].remd_tmp_reg_n_0_[4][2]\,
      R => '0'
    );
\loop[3].remd_tmp_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \loop[3].remd_tmp[4][3]_i_1__0_n_0\,
      Q => \loop[3].remd_tmp_reg_n_0_[4][3]\,
      R => '0'
    );
\remd_reg[0]_srl2_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFA"
    )
        port map (
      I0 => \loop[3].remd_tmp_reg_n_0_[4][3]\,
      I1 => \loop[3].remd_tmp_reg_n_0_[4][0]\,
      I2 => \loop[3].remd_tmp_reg_n_0_[4][1]\,
      I3 => \loop[3].remd_tmp_reg_n_0_[4][2]\,
      I4 => j_2_mid2_reg_4493_pp0_iter7_reg(0),
      O => \loop[3].remd_tmp_reg[4][3]_0\
    );
\remd_reg[1]_srl2_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF00EF0"
    )
        port map (
      I0 => \loop[3].remd_tmp_reg_n_0_[4][2]\,
      I1 => \loop[3].remd_tmp_reg_n_0_[4][1]\,
      I2 => \loop[3].remd_tmp_reg_n_0_[4][0]\,
      I3 => j_2_mid2_reg_4493_pp0_iter7_reg(0),
      I4 => \loop[3].remd_tmp_reg_n_0_[4][3]\,
      O => \loop[3].remd_tmp_reg[4][2]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_urem_5ns_3ns_2_9_1_divider_40 is
  port (
    \loop[3].remd_tmp_reg[4][3]_0\ : out STD_LOGIC;
    \loop[3].remd_tmp_reg[4][2]_0\ : out STD_LOGIC;
    select_ln54_reg_4505_pp0_iter4_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    select_ln54_reg_4505_pp0_iter5_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    select_ln54_reg_4505_pp0_iter6_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_urem_5ns_3ns_2_9_1_divider_40 : entity is "depthwise_conv_urem_5ns_3ns_2_9_1_divider";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_urem_5ns_3ns_2_9_1_divider_40;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_urem_5ns_3ns_2_9_1_divider_40 is
  signal \loop[1].remd_tmp[2][0]_i_1__1_n_0\ : STD_LOGIC;
  signal \loop[1].remd_tmp[2][1]_i_2__0_n_0\ : STD_LOGIC;
  signal \loop[1].remd_tmp_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \loop[1].remd_tmp_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \loop[2].remd_tmp[3][0]_i_1__1_n_0\ : STD_LOGIC;
  signal \loop[2].remd_tmp[3][1]_i_1_n_0\ : STD_LOGIC;
  signal \loop[2].remd_tmp[3][2]_i_1_n_0\ : STD_LOGIC;
  signal \loop[2].remd_tmp_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \loop[2].remd_tmp_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \loop[2].remd_tmp_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \loop[3].remd_tmp[4][0]_i_1__1_n_0\ : STD_LOGIC;
  signal \loop[3].remd_tmp[4][1]_i_1_n_0\ : STD_LOGIC;
  signal \loop[3].remd_tmp[4][2]_i_1_n_0\ : STD_LOGIC;
  signal \loop[3].remd_tmp[4][3]_i_1_n_0\ : STD_LOGIC;
  signal \loop[3].remd_tmp_reg_n_0_[4][0]\ : STD_LOGIC;
  signal \loop[3].remd_tmp_reg_n_0_[4][1]\ : STD_LOGIC;
  signal \loop[3].remd_tmp_reg_n_0_[4][2]\ : STD_LOGIC;
  signal \loop[3].remd_tmp_reg_n_0_[4][3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \loop[1].remd_tmp[2][0]_i_1__1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \loop[1].remd_tmp[2][1]_i_2__0\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \loop[2].remd_tmp[3][0]_i_1__1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \loop[2].remd_tmp[3][1]_i_1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \loop[3].remd_tmp[4][0]_i_1__1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \loop[3].remd_tmp[4][1]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \loop[3].remd_tmp[4][2]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \loop[3].remd_tmp[4][3]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \remd_reg[0]_srl2_i_1__0\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \remd_reg[1]_srl2_i_1__0\ : label is "soft_lutpair394";
begin
\loop[1].remd_tmp[2][0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => select_ln54_reg_4505_pp0_iter4_reg(1),
      I1 => select_ln54_reg_4505_pp0_iter4_reg(0),
      O => \loop[1].remd_tmp[2][0]_i_1__1_n_0\
    );
\loop[1].remd_tmp[2][1]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => select_ln54_reg_4505_pp0_iter4_reg(1),
      I1 => select_ln54_reg_4505_pp0_iter4_reg(0),
      O => \loop[1].remd_tmp[2][1]_i_2__0_n_0\
    );
\loop[1].remd_tmp_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \loop[1].remd_tmp[2][0]_i_1__1_n_0\,
      Q => \loop[1].remd_tmp_reg_n_0_[2][0]\,
      R => '0'
    );
\loop[1].remd_tmp_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \loop[1].remd_tmp[2][1]_i_2__0_n_0\,
      Q => \loop[1].remd_tmp_reg_n_0_[2][1]\,
      R => '0'
    );
\loop[2].remd_tmp[3][0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1C"
    )
        port map (
      I0 => \loop[1].remd_tmp_reg_n_0_[2][0]\,
      I1 => \loop[1].remd_tmp_reg_n_0_[2][1]\,
      I2 => select_ln54_reg_4505_pp0_iter5_reg(0),
      O => \loop[2].remd_tmp[3][0]_i_1__1_n_0\
    );
\loop[2].remd_tmp[3][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2C"
    )
        port map (
      I0 => \loop[1].remd_tmp_reg_n_0_[2][1]\,
      I1 => \loop[1].remd_tmp_reg_n_0_[2][0]\,
      I2 => select_ln54_reg_4505_pp0_iter5_reg(0),
      O => \loop[2].remd_tmp[3][1]_i_1_n_0\
    );
\loop[2].remd_tmp[3][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \loop[1].remd_tmp_reg_n_0_[2][1]\,
      I1 => \loop[1].remd_tmp_reg_n_0_[2][0]\,
      I2 => select_ln54_reg_4505_pp0_iter5_reg(0),
      O => \loop[2].remd_tmp[3][2]_i_1_n_0\
    );
\loop[2].remd_tmp_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \loop[2].remd_tmp[3][0]_i_1__1_n_0\,
      Q => \loop[2].remd_tmp_reg_n_0_[3][0]\,
      R => '0'
    );
\loop[2].remd_tmp_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \loop[2].remd_tmp[3][1]_i_1_n_0\,
      Q => \loop[2].remd_tmp_reg_n_0_[3][1]\,
      R => '0'
    );
\loop[2].remd_tmp_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \loop[2].remd_tmp[3][2]_i_1_n_0\,
      Q => \loop[2].remd_tmp_reg_n_0_[3][2]\,
      R => '0'
    );
\loop[3].remd_tmp[4][0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01EE"
    )
        port map (
      I0 => \loop[2].remd_tmp_reg_n_0_[3][2]\,
      I1 => \loop[2].remd_tmp_reg_n_0_[3][1]\,
      I2 => \loop[2].remd_tmp_reg_n_0_[3][0]\,
      I3 => select_ln54_reg_4505_pp0_iter6_reg(0),
      O => \loop[3].remd_tmp[4][0]_i_1__1_n_0\
    );
\loop[3].remd_tmp[4][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6664"
    )
        port map (
      I0 => select_ln54_reg_4505_pp0_iter6_reg(0),
      I1 => \loop[2].remd_tmp_reg_n_0_[3][0]\,
      I2 => \loop[2].remd_tmp_reg_n_0_[3][1]\,
      I3 => \loop[2].remd_tmp_reg_n_0_[3][2]\,
      O => \loop[3].remd_tmp[4][1]_i_1_n_0\
    );
\loop[3].remd_tmp[4][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8780"
    )
        port map (
      I0 => select_ln54_reg_4505_pp0_iter6_reg(0),
      I1 => \loop[2].remd_tmp_reg_n_0_[3][0]\,
      I2 => \loop[2].remd_tmp_reg_n_0_[3][1]\,
      I3 => \loop[2].remd_tmp_reg_n_0_[3][2]\,
      O => \loop[3].remd_tmp[4][2]_i_1_n_0\
    );
\loop[3].remd_tmp[4][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => select_ln54_reg_4505_pp0_iter6_reg(0),
      I1 => \loop[2].remd_tmp_reg_n_0_[3][0]\,
      I2 => \loop[2].remd_tmp_reg_n_0_[3][1]\,
      I3 => \loop[2].remd_tmp_reg_n_0_[3][2]\,
      O => \loop[3].remd_tmp[4][3]_i_1_n_0\
    );
\loop[3].remd_tmp_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \loop[3].remd_tmp[4][0]_i_1__1_n_0\,
      Q => \loop[3].remd_tmp_reg_n_0_[4][0]\,
      R => '0'
    );
\loop[3].remd_tmp_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \loop[3].remd_tmp[4][1]_i_1_n_0\,
      Q => \loop[3].remd_tmp_reg_n_0_[4][1]\,
      R => '0'
    );
\loop[3].remd_tmp_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \loop[3].remd_tmp[4][2]_i_1_n_0\,
      Q => \loop[3].remd_tmp_reg_n_0_[4][2]\,
      R => '0'
    );
\loop[3].remd_tmp_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \loop[3].remd_tmp[4][3]_i_1_n_0\,
      Q => \loop[3].remd_tmp_reg_n_0_[4][3]\,
      R => '0'
    );
\remd_reg[0]_srl2_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFA"
    )
        port map (
      I0 => \loop[3].remd_tmp_reg_n_0_[4][3]\,
      I1 => \loop[3].remd_tmp_reg_n_0_[4][0]\,
      I2 => \loop[3].remd_tmp_reg_n_0_[4][1]\,
      I3 => \loop[3].remd_tmp_reg_n_0_[4][2]\,
      I4 => D(0),
      O => \loop[3].remd_tmp_reg[4][3]_0\
    );
\remd_reg[1]_srl2_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF00EF0"
    )
        port map (
      I0 => \loop[3].remd_tmp_reg_n_0_[4][2]\,
      I1 => \loop[3].remd_tmp_reg_n_0_[4][1]\,
      I2 => \loop[3].remd_tmp_reg_n_0_[4][0]\,
      I3 => D(0),
      I4 => \loop[3].remd_tmp_reg_n_0_[4][3]\,
      O => \loop[3].remd_tmp_reg[4][2]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_urem_6ns_3ns_2_10_1_divider is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    \loop[4].dividend_tmp_reg[5][5]__0_0\ : in STD_LOGIC;
    tmp_product : in STD_LOGIC_VECTOR ( 5 downto 0 );
    icmp_ln30_reg_582 : in STD_LOGIC;
    and_ln29_reg_588 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_urem_6ns_3ns_2_10_1_divider;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_urem_6ns_3ns_2_10_1_divider is
  signal \^d\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \dividend_tmp_reg[0][4]_srl3_n_0\ : STD_LOGIC;
  signal \dividend_tmp_reg[0][5]_srl3_n_0\ : STD_LOGIC;
  signal \loop[0].dividend_tmp_reg[1][4]_srl4_n_0\ : STD_LOGIC;
  signal \loop[0].dividend_tmp_reg[1][5]__0_n_0\ : STD_LOGIC;
  signal \loop[0].remd_tmp_reg[1][0]__0_n_0\ : STD_LOGIC;
  signal \loop[1].dividend_tmp_reg[2][4]_srl5_n_0\ : STD_LOGIC;
  signal \loop[1].dividend_tmp_reg[2][5]__0_n_0\ : STD_LOGIC;
  signal \loop[1].remd_tmp[2][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \loop[1].remd_tmp[2][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \loop[1].remd_tmp_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \loop[1].remd_tmp_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \loop[2].dividend_tmp_reg[3][4]_srl6_n_0\ : STD_LOGIC;
  signal \loop[2].dividend_tmp_reg[3][5]__0_n_0\ : STD_LOGIC;
  signal \loop[2].remd_tmp[3][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \loop[2].remd_tmp[3][1]_i_1_n_0\ : STD_LOGIC;
  signal \loop[2].remd_tmp[3][2]_i_1_n_0\ : STD_LOGIC;
  signal \loop[2].remd_tmp_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \loop[2].remd_tmp_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \loop[2].remd_tmp_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \loop[3].dividend_tmp_reg[4][4]_srl7_n_0\ : STD_LOGIC;
  signal \loop[3].dividend_tmp_reg[4][5]__0_n_0\ : STD_LOGIC;
  signal \loop[3].remd_tmp[4][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \loop[3].remd_tmp[4][1]_i_1_n_0\ : STD_LOGIC;
  signal \loop[3].remd_tmp[4][2]_i_1_n_0\ : STD_LOGIC;
  signal \loop[3].remd_tmp[4][3]_i_1_n_0\ : STD_LOGIC;
  signal \loop[3].remd_tmp_reg_n_0_[4][0]\ : STD_LOGIC;
  signal \loop[3].remd_tmp_reg_n_0_[4][1]\ : STD_LOGIC;
  signal \loop[3].remd_tmp_reg_n_0_[4][2]\ : STD_LOGIC;
  signal \loop[3].remd_tmp_reg_n_0_[4][3]\ : STD_LOGIC;
  signal \loop[4].dividend_tmp_reg[5][5]__0_n_0\ : STD_LOGIC;
  signal \loop[4].remd_tmp[5][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \loop[4].remd_tmp[5][1]_i_1_n_0\ : STD_LOGIC;
  signal \loop[4].remd_tmp[5][2]_i_1_n_0\ : STD_LOGIC;
  signal \loop[4].remd_tmp[5][3]_i_1_n_0\ : STD_LOGIC;
  signal \loop[4].remd_tmp[5][4]_i_1_n_0\ : STD_LOGIC;
  signal \loop[4].remd_tmp_reg_n_0_[5][0]\ : STD_LOGIC;
  signal \loop[4].remd_tmp_reg_n_0_[5][1]\ : STD_LOGIC;
  signal \loop[4].remd_tmp_reg_n_0_[5][2]\ : STD_LOGIC;
  signal \loop[4].remd_tmp_reg_n_0_[5][3]\ : STD_LOGIC;
  signal \loop[4].remd_tmp_reg_n_0_[5][4]\ : STD_LOGIC;
  signal \loop[5].remd_tmp[6][0]_i_1_n_0\ : STD_LOGIC;
  signal \loop[5].remd_tmp[6][1]_i_1_n_0\ : STD_LOGIC;
  signal tmp_product_i_7_n_0 : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \dividend_tmp_reg[0][4]_srl3\ : label is "inst/\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/urem_6ns_3ns_2_10_1_U4/depthwise_conv_urem_6ns_3ns_2_10_1_divider_u/dividend_tmp_reg[0] ";
  attribute srl_name : string;
  attribute srl_name of \dividend_tmp_reg[0][4]_srl3\ : label is "inst/\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/urem_6ns_3ns_2_10_1_U4/depthwise_conv_urem_6ns_3ns_2_10_1_divider_u/dividend_tmp_reg[0][4]_srl3 ";
  attribute srl_bus_name of \dividend_tmp_reg[0][5]_srl3\ : label is "inst/\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/urem_6ns_3ns_2_10_1_U4/depthwise_conv_urem_6ns_3ns_2_10_1_divider_u/dividend_tmp_reg[0] ";
  attribute srl_name of \dividend_tmp_reg[0][5]_srl3\ : label is "inst/\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/urem_6ns_3ns_2_10_1_U4/depthwise_conv_urem_6ns_3ns_2_10_1_divider_u/dividend_tmp_reg[0][5]_srl3 ";
  attribute srl_bus_name of \loop[0].dividend_tmp_reg[1][4]_srl4\ : label is "inst/\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/urem_6ns_3ns_2_10_1_U4/depthwise_conv_urem_6ns_3ns_2_10_1_divider_u/loop[0].dividend_tmp_reg[1] ";
  attribute srl_name of \loop[0].dividend_tmp_reg[1][4]_srl4\ : label is "inst/\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/urem_6ns_3ns_2_10_1_U4/depthwise_conv_urem_6ns_3ns_2_10_1_divider_u/loop[0].dividend_tmp_reg[1][4]_srl4 ";
  attribute srl_bus_name of \loop[1].dividend_tmp_reg[2][4]_srl5\ : label is "inst/\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/urem_6ns_3ns_2_10_1_U4/depthwise_conv_urem_6ns_3ns_2_10_1_divider_u/loop[1].dividend_tmp_reg[2] ";
  attribute srl_name of \loop[1].dividend_tmp_reg[2][4]_srl5\ : label is "inst/\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/urem_6ns_3ns_2_10_1_U4/depthwise_conv_urem_6ns_3ns_2_10_1_divider_u/loop[1].dividend_tmp_reg[2][4]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \loop[1].remd_tmp[2][0]_i_1__0\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \loop[1].remd_tmp[2][1]_i_1__0\ : label is "soft_lutpair453";
  attribute srl_bus_name of \loop[2].dividend_tmp_reg[3][4]_srl6\ : label is "inst/\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/urem_6ns_3ns_2_10_1_U4/depthwise_conv_urem_6ns_3ns_2_10_1_divider_u/loop[2].dividend_tmp_reg[3] ";
  attribute srl_name of \loop[2].dividend_tmp_reg[3][4]_srl6\ : label is "inst/\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/urem_6ns_3ns_2_10_1_U4/depthwise_conv_urem_6ns_3ns_2_10_1_divider_u/loop[2].dividend_tmp_reg[3][4]_srl6 ";
  attribute SOFT_HLUTNM of \loop[2].remd_tmp[3][0]_i_1__0\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \loop[2].remd_tmp[3][1]_i_1\ : label is "soft_lutpair452";
  attribute srl_bus_name of \loop[3].dividend_tmp_reg[4][4]_srl7\ : label is "inst/\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/urem_6ns_3ns_2_10_1_U4/depthwise_conv_urem_6ns_3ns_2_10_1_divider_u/loop[3].dividend_tmp_reg[4] ";
  attribute srl_name of \loop[3].dividend_tmp_reg[4][4]_srl7\ : label is "inst/\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/urem_6ns_3ns_2_10_1_U4/depthwise_conv_urem_6ns_3ns_2_10_1_divider_u/loop[3].dividend_tmp_reg[4][4]_srl7 ";
  attribute SOFT_HLUTNM of \loop[3].remd_tmp[4][0]_i_1__0\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \loop[3].remd_tmp[4][1]_i_1\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \loop[3].remd_tmp[4][2]_i_1\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \loop[3].remd_tmp[4][3]_i_1\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \loop[4].remd_tmp[5][0]_i_1__0\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \loop[4].remd_tmp[5][1]_i_1\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \loop[4].remd_tmp[5][3]_i_1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \loop[4].remd_tmp[5][4]_i_1\ : label is "soft_lutpair449";
begin
  D(5 downto 0) <= \^d\(5 downto 0);
  E(0) <= \^e\(0);
\dividend_tmp_reg[0][4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^e\(0),
      CLK => ap_clk,
      D => \^d\(4),
      Q => \dividend_tmp_reg[0][4]_srl3_n_0\
    );
\dividend_tmp_reg[0][5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^e\(0),
      CLK => ap_clk,
      D => \^d\(5),
      Q => \dividend_tmp_reg[0][5]_srl3_n_0\
    );
\loop[0].dividend_tmp_reg[1][4]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^e\(0),
      CLK => ap_clk,
      D => \^d\(3),
      Q => \loop[0].dividend_tmp_reg[1][4]_srl4_n_0\
    );
\loop[0].dividend_tmp_reg[1][5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \dividend_tmp_reg[0][4]_srl3_n_0\,
      Q => \loop[0].dividend_tmp_reg[1][5]__0_n_0\,
      R => '0'
    );
\loop[0].remd_tmp_reg[1][0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \dividend_tmp_reg[0][5]_srl3_n_0\,
      Q => \loop[0].remd_tmp_reg[1][0]__0_n_0\,
      R => '0'
    );
\loop[1].dividend_tmp_reg[2][4]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^e\(0),
      CLK => ap_clk,
      D => \^d\(2),
      Q => \loop[1].dividend_tmp_reg[2][4]_srl5_n_0\
    );
\loop[1].dividend_tmp_reg[2][5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[0].dividend_tmp_reg[1][4]_srl4_n_0\,
      Q => \loop[1].dividend_tmp_reg[2][5]__0_n_0\,
      R => '0'
    );
\loop[1].remd_tmp[2][0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \loop[0].remd_tmp_reg[1][0]__0_n_0\,
      I1 => \loop[0].dividend_tmp_reg[1][5]__0_n_0\,
      O => \loop[1].remd_tmp[2][0]_i_1__0_n_0\
    );
\loop[1].remd_tmp[2][1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[4].dividend_tmp_reg[5][5]__0_0\,
      O => \^e\(0)
    );
\loop[1].remd_tmp[2][1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \loop[0].remd_tmp_reg[1][0]__0_n_0\,
      I1 => \loop[0].dividend_tmp_reg[1][5]__0_n_0\,
      O => \loop[1].remd_tmp[2][1]_i_1__0_n_0\
    );
\loop[1].remd_tmp_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[1].remd_tmp[2][0]_i_1__0_n_0\,
      Q => \loop[1].remd_tmp_reg_n_0_[2][0]\,
      R => '0'
    );
\loop[1].remd_tmp_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[1].remd_tmp[2][1]_i_1__0_n_0\,
      Q => \loop[1].remd_tmp_reg_n_0_[2][1]\,
      R => '0'
    );
\loop[2].dividend_tmp_reg[3][4]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^e\(0),
      CLK => ap_clk,
      D => \^d\(1),
      Q => \loop[2].dividend_tmp_reg[3][4]_srl6_n_0\
    );
\loop[2].dividend_tmp_reg[3][5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[1].dividend_tmp_reg[2][4]_srl5_n_0\,
      Q => \loop[2].dividend_tmp_reg[3][5]__0_n_0\,
      R => '0'
    );
\loop[2].remd_tmp[3][0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1C"
    )
        port map (
      I0 => \loop[1].remd_tmp_reg_n_0_[2][0]\,
      I1 => \loop[1].remd_tmp_reg_n_0_[2][1]\,
      I2 => \loop[1].dividend_tmp_reg[2][5]__0_n_0\,
      O => \loop[2].remd_tmp[3][0]_i_1__0_n_0\
    );
\loop[2].remd_tmp[3][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2C"
    )
        port map (
      I0 => \loop[1].remd_tmp_reg_n_0_[2][1]\,
      I1 => \loop[1].remd_tmp_reg_n_0_[2][0]\,
      I2 => \loop[1].dividend_tmp_reg[2][5]__0_n_0\,
      O => \loop[2].remd_tmp[3][1]_i_1_n_0\
    );
\loop[2].remd_tmp[3][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \loop[1].remd_tmp_reg_n_0_[2][1]\,
      I1 => \loop[1].remd_tmp_reg_n_0_[2][0]\,
      I2 => \loop[1].dividend_tmp_reg[2][5]__0_n_0\,
      O => \loop[2].remd_tmp[3][2]_i_1_n_0\
    );
\loop[2].remd_tmp_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[2].remd_tmp[3][0]_i_1__0_n_0\,
      Q => \loop[2].remd_tmp_reg_n_0_[3][0]\,
      R => '0'
    );
\loop[2].remd_tmp_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[2].remd_tmp[3][1]_i_1_n_0\,
      Q => \loop[2].remd_tmp_reg_n_0_[3][1]\,
      R => '0'
    );
\loop[2].remd_tmp_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[2].remd_tmp[3][2]_i_1_n_0\,
      Q => \loop[2].remd_tmp_reg_n_0_[3][2]\,
      R => '0'
    );
\loop[3].dividend_tmp_reg[4][4]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => \^e\(0),
      CLK => ap_clk,
      D => \^d\(0),
      Q => \loop[3].dividend_tmp_reg[4][4]_srl7_n_0\
    );
\loop[3].dividend_tmp_reg[4][5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[2].dividend_tmp_reg[3][4]_srl6_n_0\,
      Q => \loop[3].dividend_tmp_reg[4][5]__0_n_0\,
      R => '0'
    );
\loop[3].remd_tmp[4][0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01EE"
    )
        port map (
      I0 => \loop[2].remd_tmp_reg_n_0_[3][2]\,
      I1 => \loop[2].remd_tmp_reg_n_0_[3][1]\,
      I2 => \loop[2].remd_tmp_reg_n_0_[3][0]\,
      I3 => \loop[2].dividend_tmp_reg[3][5]__0_n_0\,
      O => \loop[3].remd_tmp[4][0]_i_1__0_n_0\
    );
\loop[3].remd_tmp[4][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6664"
    )
        port map (
      I0 => \loop[2].dividend_tmp_reg[3][5]__0_n_0\,
      I1 => \loop[2].remd_tmp_reg_n_0_[3][0]\,
      I2 => \loop[2].remd_tmp_reg_n_0_[3][1]\,
      I3 => \loop[2].remd_tmp_reg_n_0_[3][2]\,
      O => \loop[3].remd_tmp[4][1]_i_1_n_0\
    );
\loop[3].remd_tmp[4][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8780"
    )
        port map (
      I0 => \loop[2].dividend_tmp_reg[3][5]__0_n_0\,
      I1 => \loop[2].remd_tmp_reg_n_0_[3][0]\,
      I2 => \loop[2].remd_tmp_reg_n_0_[3][1]\,
      I3 => \loop[2].remd_tmp_reg_n_0_[3][2]\,
      O => \loop[3].remd_tmp[4][2]_i_1_n_0\
    );
\loop[3].remd_tmp[4][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => \loop[2].dividend_tmp_reg[3][5]__0_n_0\,
      I1 => \loop[2].remd_tmp_reg_n_0_[3][0]\,
      I2 => \loop[2].remd_tmp_reg_n_0_[3][1]\,
      I3 => \loop[2].remd_tmp_reg_n_0_[3][2]\,
      O => \loop[3].remd_tmp[4][3]_i_1_n_0\
    );
\loop[3].remd_tmp_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[3].remd_tmp[4][0]_i_1__0_n_0\,
      Q => \loop[3].remd_tmp_reg_n_0_[4][0]\,
      R => '0'
    );
\loop[3].remd_tmp_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[3].remd_tmp[4][1]_i_1_n_0\,
      Q => \loop[3].remd_tmp_reg_n_0_[4][1]\,
      R => '0'
    );
\loop[3].remd_tmp_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[3].remd_tmp[4][2]_i_1_n_0\,
      Q => \loop[3].remd_tmp_reg_n_0_[4][2]\,
      R => '0'
    );
\loop[3].remd_tmp_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[3].remd_tmp[4][3]_i_1_n_0\,
      Q => \loop[3].remd_tmp_reg_n_0_[4][3]\,
      R => '0'
    );
\loop[4].dividend_tmp_reg[5][5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[3].dividend_tmp_reg[4][4]_srl7_n_0\,
      Q => \loop[4].dividend_tmp_reg[5][5]__0_n_0\,
      R => '0'
    );
\loop[4].remd_tmp[5][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFA"
    )
        port map (
      I0 => \loop[3].remd_tmp_reg_n_0_[4][3]\,
      I1 => \loop[3].remd_tmp_reg_n_0_[4][0]\,
      I2 => \loop[3].remd_tmp_reg_n_0_[4][1]\,
      I3 => \loop[3].remd_tmp_reg_n_0_[4][2]\,
      I4 => \loop[3].dividend_tmp_reg[4][5]__0_n_0\,
      O => \loop[4].remd_tmp[5][0]_i_1__0_n_0\
    );
\loop[4].remd_tmp[5][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF00EF0"
    )
        port map (
      I0 => \loop[3].remd_tmp_reg_n_0_[4][2]\,
      I1 => \loop[3].remd_tmp_reg_n_0_[4][1]\,
      I2 => \loop[3].remd_tmp_reg_n_0_[4][0]\,
      I3 => \loop[3].dividend_tmp_reg[4][5]__0_n_0\,
      I4 => \loop[3].remd_tmp_reg_n_0_[4][3]\,
      O => \loop[4].remd_tmp[5][1]_i_1_n_0\
    );
\loop[4].remd_tmp[5][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C333C222"
    )
        port map (
      I0 => \loop[3].remd_tmp_reg_n_0_[4][2]\,
      I1 => \loop[3].remd_tmp_reg_n_0_[4][1]\,
      I2 => \loop[3].remd_tmp_reg_n_0_[4][0]\,
      I3 => \loop[3].dividend_tmp_reg[4][5]__0_n_0\,
      I4 => \loop[3].remd_tmp_reg_n_0_[4][3]\,
      O => \loop[4].remd_tmp[5][2]_i_1_n_0\
    );
\loop[4].remd_tmp[5][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A999A888"
    )
        port map (
      I0 => \loop[3].remd_tmp_reg_n_0_[4][2]\,
      I1 => \loop[3].remd_tmp_reg_n_0_[4][1]\,
      I2 => \loop[3].remd_tmp_reg_n_0_[4][0]\,
      I3 => \loop[3].dividend_tmp_reg[4][5]__0_n_0\,
      I4 => \loop[3].remd_tmp_reg_n_0_[4][3]\,
      O => \loop[4].remd_tmp[5][3]_i_1_n_0\
    );
\loop[4].remd_tmp[5][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEE0000"
    )
        port map (
      I0 => \loop[3].remd_tmp_reg_n_0_[4][2]\,
      I1 => \loop[3].remd_tmp_reg_n_0_[4][1]\,
      I2 => \loop[3].remd_tmp_reg_n_0_[4][0]\,
      I3 => \loop[3].dividend_tmp_reg[4][5]__0_n_0\,
      I4 => \loop[3].remd_tmp_reg_n_0_[4][3]\,
      O => \loop[4].remd_tmp[5][4]_i_1_n_0\
    );
\loop[4].remd_tmp_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[4].remd_tmp[5][0]_i_1__0_n_0\,
      Q => \loop[4].remd_tmp_reg_n_0_[5][0]\,
      R => '0'
    );
\loop[4].remd_tmp_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[4].remd_tmp[5][1]_i_1_n_0\,
      Q => \loop[4].remd_tmp_reg_n_0_[5][1]\,
      R => '0'
    );
\loop[4].remd_tmp_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[4].remd_tmp[5][2]_i_1_n_0\,
      Q => \loop[4].remd_tmp_reg_n_0_[5][2]\,
      R => '0'
    );
\loop[4].remd_tmp_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[4].remd_tmp[5][3]_i_1_n_0\,
      Q => \loop[4].remd_tmp_reg_n_0_[5][3]\,
      R => '0'
    );
\loop[4].remd_tmp_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[4].remd_tmp[5][4]_i_1_n_0\,
      Q => \loop[4].remd_tmp_reg_n_0_[5][4]\,
      R => '0'
    );
\loop[5].remd_tmp[6][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFEFE"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg_n_0_[5][4]\,
      I1 => \loop[4].remd_tmp_reg_n_0_[5][2]\,
      I2 => \loop[4].remd_tmp_reg_n_0_[5][1]\,
      I3 => \loop[4].remd_tmp_reg_n_0_[5][0]\,
      I4 => \loop[4].remd_tmp_reg_n_0_[5][3]\,
      I5 => \loop[4].dividend_tmp_reg[5][5]__0_n_0\,
      O => \loop[5].remd_tmp[6][0]_i_1_n_0\
    );
\loop[5].remd_tmp[6][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C3C3C3C3C3C3C38"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg_n_0_[5][3]\,
      I1 => \loop[4].dividend_tmp_reg[5][5]__0_n_0\,
      I2 => \loop[4].remd_tmp_reg_n_0_[5][0]\,
      I3 => \loop[4].remd_tmp_reg_n_0_[5][1]\,
      I4 => \loop[4].remd_tmp_reg_n_0_[5][2]\,
      I5 => \loop[4].remd_tmp_reg_n_0_[5][4]\,
      O => \loop[5].remd_tmp[6][1]_i_1_n_0\
    );
\loop[5].remd_tmp_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[5].remd_tmp[6][0]_i_1_n_0\,
      Q => Q(0),
      R => '0'
    );
\loop[5].remd_tmp_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[5].remd_tmp[6][1]_i_1_n_0\,
      Q => Q(1),
      R => '0'
    );
tmp_product_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => tmp_product_i_7_n_0,
      I1 => tmp_product(4),
      I2 => icmp_ln30_reg_582,
      I3 => tmp_product(5),
      O => \^d\(5)
    );
tmp_product_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => tmp_product_i_7_n_0,
      I1 => icmp_ln30_reg_582,
      I2 => tmp_product(4),
      O => \^d\(4)
    );
tmp_product_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => tmp_product(1),
      I1 => tmp_product(0),
      I2 => and_ln29_reg_588,
      I3 => tmp_product(2),
      I4 => icmp_ln30_reg_582,
      I5 => tmp_product(3),
      O => \^d\(3)
    );
tmp_product_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => and_ln29_reg_588,
      I1 => tmp_product(0),
      I2 => tmp_product(1),
      I3 => icmp_ln30_reg_582,
      I4 => tmp_product(2),
      O => \^d\(2)
    );
tmp_product_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => tmp_product(0),
      I1 => and_ln29_reg_588,
      I2 => icmp_ln30_reg_582,
      I3 => tmp_product(1),
      O => \^d\(1)
    );
tmp_product_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => icmp_ln30_reg_582,
      I1 => tmp_product(0),
      I2 => and_ln29_reg_588,
      O => \^d\(0)
    );
tmp_product_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => tmp_product(3),
      I1 => tmp_product(1),
      I2 => tmp_product(0),
      I3 => icmp_ln30_reg_582,
      I4 => and_ln29_reg_588,
      I5 => tmp_product(2),
      O => tmp_product_i_7_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_urem_6ns_3ns_2_10_1_divider_25 is
  port (
    \loop[4].remd_tmp_reg[5][3]_0\ : out STD_LOGIC;
    \loop[4].remd_tmp_reg[5][4]_0\ : out STD_LOGIC;
    ap_block_pp0_stage0_subdone_grp0_done_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_urem_6ns_3ns_2_10_1_divider_25 : entity is "depthwise_conv_urem_6ns_3ns_2_10_1_divider";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_urem_6ns_3ns_2_10_1_divider_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_urem_6ns_3ns_2_10_1_divider_25 is
  signal \dividend_tmp_reg[0][4]_srl2_n_0\ : STD_LOGIC;
  signal \dividend_tmp_reg[0][5]_srl2_n_0\ : STD_LOGIC;
  signal \loop[0].dividend_tmp_reg[1][4]_srl3_n_0\ : STD_LOGIC;
  signal \loop[0].dividend_tmp_reg[1][5]__0_n_0\ : STD_LOGIC;
  signal \loop[0].remd_tmp_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \loop[1].dividend_tmp_reg[2][4]_srl4_n_0\ : STD_LOGIC;
  signal \loop[1].dividend_tmp_reg[2][5]__0_n_0\ : STD_LOGIC;
  signal \loop[1].remd_tmp[2][0]_i_1_n_0\ : STD_LOGIC;
  signal \loop[1].remd_tmp[2][1]_i_2_n_0\ : STD_LOGIC;
  signal \loop[1].remd_tmp_reg[2]_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \loop[2].dividend_tmp_reg[3][4]_srl5_n_0\ : STD_LOGIC;
  signal \loop[2].dividend_tmp_reg[3][5]__0_n_0\ : STD_LOGIC;
  signal \loop[2].remd_tmp[3][0]_i_1_n_0\ : STD_LOGIC;
  signal \loop[2].remd_tmp[3][1]_i_1_n_0\ : STD_LOGIC;
  signal \loop[2].remd_tmp[3][2]_i_1_n_0\ : STD_LOGIC;
  signal \loop[2].remd_tmp_reg[3]_2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \loop[3].dividend_tmp_reg[4][4]_srl6_n_0\ : STD_LOGIC;
  signal \loop[3].dividend_tmp_reg[4][5]__0_n_0\ : STD_LOGIC;
  signal \loop[3].remd_tmp[4][0]_i_1_n_0\ : STD_LOGIC;
  signal \loop[3].remd_tmp[4][1]_i_1_n_0\ : STD_LOGIC;
  signal \loop[3].remd_tmp[4][2]_i_1_n_0\ : STD_LOGIC;
  signal \loop[3].remd_tmp[4][3]_i_1_n_0\ : STD_LOGIC;
  signal \loop[3].remd_tmp_reg[4]_3\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \loop[4].dividend_tmp_reg[5][5]__0_n_0\ : STD_LOGIC;
  signal \loop[4].remd_tmp[5][0]_i_1_n_0\ : STD_LOGIC;
  signal \loop[4].remd_tmp[5][1]_i_1_n_0\ : STD_LOGIC;
  signal \loop[4].remd_tmp[5][2]_i_1_n_0\ : STD_LOGIC;
  signal \loop[4].remd_tmp[5][3]_i_1_n_0\ : STD_LOGIC;
  signal \loop[4].remd_tmp[5][4]_i_1_n_0\ : STD_LOGIC;
  signal \loop[4].remd_tmp_reg[5]_4\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \dividend_tmp_reg[0][4]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/urem_6ns_3ns_2_10_1_U2/depthwise_conv_urem_6ns_3ns_2_10_1_divider_u/dividend_tmp_reg[0] ";
  attribute srl_name : string;
  attribute srl_name of \dividend_tmp_reg[0][4]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/urem_6ns_3ns_2_10_1_U2/depthwise_conv_urem_6ns_3ns_2_10_1_divider_u/dividend_tmp_reg[0][4]_srl2 ";
  attribute srl_bus_name of \dividend_tmp_reg[0][5]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/urem_6ns_3ns_2_10_1_U2/depthwise_conv_urem_6ns_3ns_2_10_1_divider_u/dividend_tmp_reg[0] ";
  attribute srl_name of \dividend_tmp_reg[0][5]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/urem_6ns_3ns_2_10_1_U2/depthwise_conv_urem_6ns_3ns_2_10_1_divider_u/dividend_tmp_reg[0][5]_srl2 ";
  attribute srl_bus_name of \loop[0].dividend_tmp_reg[1][4]_srl3\ : label is "inst/\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/urem_6ns_3ns_2_10_1_U2/depthwise_conv_urem_6ns_3ns_2_10_1_divider_u/loop[0].dividend_tmp_reg[1] ";
  attribute srl_name of \loop[0].dividend_tmp_reg[1][4]_srl3\ : label is "inst/\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/urem_6ns_3ns_2_10_1_U2/depthwise_conv_urem_6ns_3ns_2_10_1_divider_u/loop[0].dividend_tmp_reg[1][4]_srl3 ";
  attribute srl_bus_name of \loop[1].dividend_tmp_reg[2][4]_srl4\ : label is "inst/\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/urem_6ns_3ns_2_10_1_U2/depthwise_conv_urem_6ns_3ns_2_10_1_divider_u/loop[1].dividend_tmp_reg[2] ";
  attribute srl_name of \loop[1].dividend_tmp_reg[2][4]_srl4\ : label is "inst/\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/urem_6ns_3ns_2_10_1_U2/depthwise_conv_urem_6ns_3ns_2_10_1_divider_u/loop[1].dividend_tmp_reg[2][4]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \loop[1].remd_tmp[2][0]_i_1\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \loop[1].remd_tmp[2][1]_i_2\ : label is "soft_lutpair447";
  attribute srl_bus_name of \loop[2].dividend_tmp_reg[3][4]_srl5\ : label is "inst/\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/urem_6ns_3ns_2_10_1_U2/depthwise_conv_urem_6ns_3ns_2_10_1_divider_u/loop[2].dividend_tmp_reg[3] ";
  attribute srl_name of \loop[2].dividend_tmp_reg[3][4]_srl5\ : label is "inst/\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/urem_6ns_3ns_2_10_1_U2/depthwise_conv_urem_6ns_3ns_2_10_1_divider_u/loop[2].dividend_tmp_reg[3][4]_srl5 ";
  attribute SOFT_HLUTNM of \loop[2].remd_tmp[3][0]_i_1\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \loop[2].remd_tmp[3][1]_i_1\ : label is "soft_lutpair446";
  attribute srl_bus_name of \loop[3].dividend_tmp_reg[4][4]_srl6\ : label is "inst/\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/urem_6ns_3ns_2_10_1_U2/depthwise_conv_urem_6ns_3ns_2_10_1_divider_u/loop[3].dividend_tmp_reg[4] ";
  attribute srl_name of \loop[3].dividend_tmp_reg[4][4]_srl6\ : label is "inst/\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/urem_6ns_3ns_2_10_1_U2/depthwise_conv_urem_6ns_3ns_2_10_1_divider_u/loop[3].dividend_tmp_reg[4][4]_srl6 ";
  attribute SOFT_HLUTNM of \loop[3].remd_tmp[4][0]_i_1\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \loop[3].remd_tmp[4][1]_i_1\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \loop[3].remd_tmp[4][2]_i_1\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \loop[3].remd_tmp[4][3]_i_1\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \loop[4].remd_tmp[5][0]_i_1\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \loop[4].remd_tmp[5][1]_i_1\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \loop[4].remd_tmp[5][3]_i_1\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \loop[4].remd_tmp[5][4]_i_1\ : label is "soft_lutpair443";
begin
\dividend_tmp_reg[0][4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      CLK => ap_clk,
      D => Q(4),
      Q => \dividend_tmp_reg[0][4]_srl2_n_0\
    );
\dividend_tmp_reg[0][5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      CLK => ap_clk,
      D => Q(5),
      Q => \dividend_tmp_reg[0][5]_srl2_n_0\
    );
\loop[0].dividend_tmp_reg[1][4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      CLK => ap_clk,
      D => Q(3),
      Q => \loop[0].dividend_tmp_reg[1][4]_srl3_n_0\
    );
\loop[0].dividend_tmp_reg[1][5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => \dividend_tmp_reg[0][4]_srl2_n_0\,
      Q => \loop[0].dividend_tmp_reg[1][5]__0_n_0\,
      R => '0'
    );
\loop[0].remd_tmp_reg[1][0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => \dividend_tmp_reg[0][5]_srl2_n_0\,
      Q => \loop[0].remd_tmp_reg[1]_0\(0),
      R => '0'
    );
\loop[1].dividend_tmp_reg[2][4]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      CLK => ap_clk,
      D => Q(2),
      Q => \loop[1].dividend_tmp_reg[2][4]_srl4_n_0\
    );
\loop[1].dividend_tmp_reg[2][5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => \loop[0].dividend_tmp_reg[1][4]_srl3_n_0\,
      Q => \loop[1].dividend_tmp_reg[2][5]__0_n_0\,
      R => '0'
    );
\loop[1].remd_tmp[2][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \loop[0].remd_tmp_reg[1]_0\(0),
      I1 => \loop[0].dividend_tmp_reg[1][5]__0_n_0\,
      O => \loop[1].remd_tmp[2][0]_i_1_n_0\
    );
\loop[1].remd_tmp[2][1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \loop[0].remd_tmp_reg[1]_0\(0),
      I1 => \loop[0].dividend_tmp_reg[1][5]__0_n_0\,
      O => \loop[1].remd_tmp[2][1]_i_2_n_0\
    );
\loop[1].remd_tmp_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => \loop[1].remd_tmp[2][0]_i_1_n_0\,
      Q => \loop[1].remd_tmp_reg[2]_1\(0),
      R => '0'
    );
\loop[1].remd_tmp_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => \loop[1].remd_tmp[2][1]_i_2_n_0\,
      Q => \loop[1].remd_tmp_reg[2]_1\(1),
      R => '0'
    );
\loop[2].dividend_tmp_reg[3][4]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      CLK => ap_clk,
      D => Q(1),
      Q => \loop[2].dividend_tmp_reg[3][4]_srl5_n_0\
    );
\loop[2].dividend_tmp_reg[3][5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => \loop[1].dividend_tmp_reg[2][4]_srl4_n_0\,
      Q => \loop[2].dividend_tmp_reg[3][5]__0_n_0\,
      R => '0'
    );
\loop[2].remd_tmp[3][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1C"
    )
        port map (
      I0 => \loop[1].remd_tmp_reg[2]_1\(0),
      I1 => \loop[1].remd_tmp_reg[2]_1\(1),
      I2 => \loop[1].dividend_tmp_reg[2][5]__0_n_0\,
      O => \loop[2].remd_tmp[3][0]_i_1_n_0\
    );
\loop[2].remd_tmp[3][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2C"
    )
        port map (
      I0 => \loop[1].remd_tmp_reg[2]_1\(1),
      I1 => \loop[1].remd_tmp_reg[2]_1\(0),
      I2 => \loop[1].dividend_tmp_reg[2][5]__0_n_0\,
      O => \loop[2].remd_tmp[3][1]_i_1_n_0\
    );
\loop[2].remd_tmp[3][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \loop[1].remd_tmp_reg[2]_1\(1),
      I1 => \loop[1].remd_tmp_reg[2]_1\(0),
      I2 => \loop[1].dividend_tmp_reg[2][5]__0_n_0\,
      O => \loop[2].remd_tmp[3][2]_i_1_n_0\
    );
\loop[2].remd_tmp_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => \loop[2].remd_tmp[3][0]_i_1_n_0\,
      Q => \loop[2].remd_tmp_reg[3]_2\(0),
      R => '0'
    );
\loop[2].remd_tmp_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => \loop[2].remd_tmp[3][1]_i_1_n_0\,
      Q => \loop[2].remd_tmp_reg[3]_2\(1),
      R => '0'
    );
\loop[2].remd_tmp_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => \loop[2].remd_tmp[3][2]_i_1_n_0\,
      Q => \loop[2].remd_tmp_reg[3]_2\(2),
      R => '0'
    );
\loop[3].dividend_tmp_reg[4][4]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      CLK => ap_clk,
      D => Q(0),
      Q => \loop[3].dividend_tmp_reg[4][4]_srl6_n_0\
    );
\loop[3].dividend_tmp_reg[4][5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => \loop[2].dividend_tmp_reg[3][4]_srl5_n_0\,
      Q => \loop[3].dividend_tmp_reg[4][5]__0_n_0\,
      R => '0'
    );
\loop[3].remd_tmp[4][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01EE"
    )
        port map (
      I0 => \loop[2].remd_tmp_reg[3]_2\(2),
      I1 => \loop[2].remd_tmp_reg[3]_2\(1),
      I2 => \loop[2].remd_tmp_reg[3]_2\(0),
      I3 => \loop[2].dividend_tmp_reg[3][5]__0_n_0\,
      O => \loop[3].remd_tmp[4][0]_i_1_n_0\
    );
\loop[3].remd_tmp[4][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6664"
    )
        port map (
      I0 => \loop[2].dividend_tmp_reg[3][5]__0_n_0\,
      I1 => \loop[2].remd_tmp_reg[3]_2\(0),
      I2 => \loop[2].remd_tmp_reg[3]_2\(1),
      I3 => \loop[2].remd_tmp_reg[3]_2\(2),
      O => \loop[3].remd_tmp[4][1]_i_1_n_0\
    );
\loop[3].remd_tmp[4][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8780"
    )
        port map (
      I0 => \loop[2].dividend_tmp_reg[3][5]__0_n_0\,
      I1 => \loop[2].remd_tmp_reg[3]_2\(0),
      I2 => \loop[2].remd_tmp_reg[3]_2\(1),
      I3 => \loop[2].remd_tmp_reg[3]_2\(2),
      O => \loop[3].remd_tmp[4][2]_i_1_n_0\
    );
\loop[3].remd_tmp[4][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => \loop[2].dividend_tmp_reg[3][5]__0_n_0\,
      I1 => \loop[2].remd_tmp_reg[3]_2\(0),
      I2 => \loop[2].remd_tmp_reg[3]_2\(1),
      I3 => \loop[2].remd_tmp_reg[3]_2\(2),
      O => \loop[3].remd_tmp[4][3]_i_1_n_0\
    );
\loop[3].remd_tmp_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => \loop[3].remd_tmp[4][0]_i_1_n_0\,
      Q => \loop[3].remd_tmp_reg[4]_3\(0),
      R => '0'
    );
\loop[3].remd_tmp_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => \loop[3].remd_tmp[4][1]_i_1_n_0\,
      Q => \loop[3].remd_tmp_reg[4]_3\(1),
      R => '0'
    );
\loop[3].remd_tmp_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => \loop[3].remd_tmp[4][2]_i_1_n_0\,
      Q => \loop[3].remd_tmp_reg[4]_3\(2),
      R => '0'
    );
\loop[3].remd_tmp_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => \loop[3].remd_tmp[4][3]_i_1_n_0\,
      Q => \loop[3].remd_tmp_reg[4]_3\(3),
      R => '0'
    );
\loop[4].dividend_tmp_reg[5][5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => \loop[3].dividend_tmp_reg[4][4]_srl6_n_0\,
      Q => \loop[4].dividend_tmp_reg[5][5]__0_n_0\,
      R => '0'
    );
\loop[4].remd_tmp[5][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFA"
    )
        port map (
      I0 => \loop[3].remd_tmp_reg[4]_3\(3),
      I1 => \loop[3].remd_tmp_reg[4]_3\(0),
      I2 => \loop[3].remd_tmp_reg[4]_3\(1),
      I3 => \loop[3].remd_tmp_reg[4]_3\(2),
      I4 => \loop[3].dividend_tmp_reg[4][5]__0_n_0\,
      O => \loop[4].remd_tmp[5][0]_i_1_n_0\
    );
\loop[4].remd_tmp[5][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF00EF0"
    )
        port map (
      I0 => \loop[3].remd_tmp_reg[4]_3\(2),
      I1 => \loop[3].remd_tmp_reg[4]_3\(1),
      I2 => \loop[3].remd_tmp_reg[4]_3\(0),
      I3 => \loop[3].dividend_tmp_reg[4][5]__0_n_0\,
      I4 => \loop[3].remd_tmp_reg[4]_3\(3),
      O => \loop[4].remd_tmp[5][1]_i_1_n_0\
    );
\loop[4].remd_tmp[5][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C333C222"
    )
        port map (
      I0 => \loop[3].remd_tmp_reg[4]_3\(2),
      I1 => \loop[3].remd_tmp_reg[4]_3\(1),
      I2 => \loop[3].remd_tmp_reg[4]_3\(0),
      I3 => \loop[3].dividend_tmp_reg[4][5]__0_n_0\,
      I4 => \loop[3].remd_tmp_reg[4]_3\(3),
      O => \loop[4].remd_tmp[5][2]_i_1_n_0\
    );
\loop[4].remd_tmp[5][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A999A888"
    )
        port map (
      I0 => \loop[3].remd_tmp_reg[4]_3\(2),
      I1 => \loop[3].remd_tmp_reg[4]_3\(1),
      I2 => \loop[3].remd_tmp_reg[4]_3\(0),
      I3 => \loop[3].dividend_tmp_reg[4][5]__0_n_0\,
      I4 => \loop[3].remd_tmp_reg[4]_3\(3),
      O => \loop[4].remd_tmp[5][3]_i_1_n_0\
    );
\loop[4].remd_tmp[5][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEE0000"
    )
        port map (
      I0 => \loop[3].remd_tmp_reg[4]_3\(2),
      I1 => \loop[3].remd_tmp_reg[4]_3\(1),
      I2 => \loop[3].remd_tmp_reg[4]_3\(0),
      I3 => \loop[3].dividend_tmp_reg[4][5]__0_n_0\,
      I4 => \loop[3].remd_tmp_reg[4]_3\(3),
      O => \loop[4].remd_tmp[5][4]_i_1_n_0\
    );
\loop[4].remd_tmp_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => \loop[4].remd_tmp[5][0]_i_1_n_0\,
      Q => \loop[4].remd_tmp_reg[5]_4\(0),
      R => '0'
    );
\loop[4].remd_tmp_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => \loop[4].remd_tmp[5][1]_i_1_n_0\,
      Q => \loop[4].remd_tmp_reg[5]_4\(1),
      R => '0'
    );
\loop[4].remd_tmp_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => \loop[4].remd_tmp[5][2]_i_1_n_0\,
      Q => \loop[4].remd_tmp_reg[5]_4\(2),
      R => '0'
    );
\loop[4].remd_tmp_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => \loop[4].remd_tmp[5][3]_i_1_n_0\,
      Q => \loop[4].remd_tmp_reg[5]_4\(3),
      R => '0'
    );
\loop[4].remd_tmp_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => \loop[4].remd_tmp[5][4]_i_1_n_0\,
      Q => \loop[4].remd_tmp_reg[5]_4\(4),
      R => '0'
    );
\remd_reg[0]_srl2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFEFE"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5]_4\(4),
      I1 => \loop[4].remd_tmp_reg[5]_4\(2),
      I2 => \loop[4].remd_tmp_reg[5]_4\(1),
      I3 => \loop[4].remd_tmp_reg[5]_4\(0),
      I4 => \loop[4].remd_tmp_reg[5]_4\(3),
      I5 => \loop[4].dividend_tmp_reg[5][5]__0_n_0\,
      O => \loop[4].remd_tmp_reg[5][4]_0\
    );
\remd_reg[1]_srl2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C3C3C3C3C3C3C38"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5]_4\(3),
      I1 => \loop[4].dividend_tmp_reg[5][5]__0_n_0\,
      I2 => \loop[4].remd_tmp_reg[5]_4\(0),
      I3 => \loop[4].remd_tmp_reg[5]_4\(1),
      I4 => \loop[4].remd_tmp_reg[5]_4\(2),
      I5 => \loop[4].remd_tmp_reg[5]_4\(4),
      O => \loop[4].remd_tmp_reg[5][3]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W is
  port (
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    w_buf_15_d0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_in__9\ : in STD_LOGIC;
    w_buf_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    w_buf_10_address1_local : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W is
  signal q00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal q10 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 72;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "depthwise_conv/w_buf_10_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg_0_15_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 8;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "depthwise_conv/w_buf_10_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 8;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "depthwise_conv/w_buf_10_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 8;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "depthwise_conv/w_buf_10_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 8;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_15_4_4 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_4_4 : label is "depthwise_conv/w_buf_10_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_4_4 : label is 8;
  attribute ram_offset of ram_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_15_5_5 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_5_5 : label is "depthwise_conv/w_buf_10_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_5_5 : label is 8;
  attribute ram_offset of ram_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_15_6_6 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_6_6 : label is "depthwise_conv/w_buf_10_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_6_6 : label is 8;
  attribute ram_offset of ram_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_15_7_7 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_7_7 : label is "depthwise_conv/w_buf_10_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_7_7 : label is 8;
  attribute ram_offset of ram_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_15_7_7 : label is 7;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(0),
      Q => q0(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(1),
      Q => q0(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(2),
      Q => q0(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(3),
      Q => q0(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(4),
      Q => q0(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(5),
      Q => q0(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(6),
      Q => q0(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(7),
      Q => q0(7),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(0),
      Q => q1(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(1),
      Q => q1(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(2),
      Q => q1(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(3),
      Q => q1(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(4),
      Q => q1(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(5),
      Q => q1(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(6),
      Q => q1(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(7),
      Q => q1(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_15_d0(0),
      DPO => q10(0),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(0),
      WCLK => ap_clk,
      WE => \p_0_in__9\
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_15_d0(1),
      DPO => q10(1),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(1),
      WCLK => ap_clk,
      WE => \p_0_in__9\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_15_d0(2),
      DPO => q10(2),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(2),
      WCLK => ap_clk,
      WE => \p_0_in__9\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_15_d0(3),
      DPO => q10(3),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(3),
      WCLK => ap_clk,
      WE => \p_0_in__9\
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_15_d0(4),
      DPO => q10(4),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(4),
      WCLK => ap_clk,
      WE => \p_0_in__9\
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_15_d0(5),
      DPO => q10(5),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(5),
      WCLK => ap_clk,
      WE => \p_0_in__9\
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_15_d0(6),
      DPO => q10(6),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(6),
      WCLK => ap_clk,
      WE => \p_0_in__9\
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_15_d0(7),
      DPO => q10(7),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(7),
      WCLK => ap_clk,
      WE => \p_0_in__9\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_10 is
  port (
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    w_buf_d0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_in__12\ : in STD_LOGIC;
    w_buf_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    w_buf_10_address1_local : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_10 : entity is "depthwise_conv_w_buf_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_10 is
  signal q00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal q10 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 72;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "depthwise_conv/w_buf_13_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg_0_15_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 8;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "depthwise_conv/w_buf_13_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 8;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "depthwise_conv/w_buf_13_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 8;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "depthwise_conv/w_buf_13_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 8;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_15_4_4 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_4_4 : label is "depthwise_conv/w_buf_13_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_4_4 : label is 8;
  attribute ram_offset of ram_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_15_5_5 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_5_5 : label is "depthwise_conv/w_buf_13_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_5_5 : label is 8;
  attribute ram_offset of ram_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_15_6_6 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_6_6 : label is "depthwise_conv/w_buf_13_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_6_6 : label is 8;
  attribute ram_offset of ram_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_15_7_7 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_7_7 : label is "depthwise_conv/w_buf_13_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_7_7 : label is 8;
  attribute ram_offset of ram_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_15_7_7 : label is 7;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(0),
      Q => q0(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(1),
      Q => q0(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(2),
      Q => q0(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(3),
      Q => q0(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(4),
      Q => q0(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(5),
      Q => q0(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(6),
      Q => q0(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(7),
      Q => q0(7),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(0),
      Q => q1(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(1),
      Q => q1(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(2),
      Q => q1(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(3),
      Q => q1(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(4),
      Q => q1(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(5),
      Q => q1(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(6),
      Q => q1(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(7),
      Q => q1(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(0),
      DPO => q10(0),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(0),
      WCLK => ap_clk,
      WE => \p_0_in__12\
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(1),
      DPO => q10(1),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(1),
      WCLK => ap_clk,
      WE => \p_0_in__12\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(2),
      DPO => q10(2),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(2),
      WCLK => ap_clk,
      WE => \p_0_in__12\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(3),
      DPO => q10(3),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(3),
      WCLK => ap_clk,
      WE => \p_0_in__12\
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(4),
      DPO => q10(4),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(4),
      WCLK => ap_clk,
      WE => \p_0_in__12\
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(5),
      DPO => q10(5),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(5),
      WCLK => ap_clk,
      WE => \p_0_in__12\
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(6),
      DPO => q10(6),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(6),
      WCLK => ap_clk,
      WE => \p_0_in__12\
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(7),
      DPO => q10(7),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(7),
      WCLK => ap_clk,
      WE => \p_0_in__12\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_11 is
  port (
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    w_buf_d0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_in__13\ : in STD_LOGIC;
    w_buf_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    w_buf_10_address1_local : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_11 : entity is "depthwise_conv_w_buf_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_11 is
  signal q00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal q10 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 72;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "depthwise_conv/w_buf_14_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg_0_15_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 8;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "depthwise_conv/w_buf_14_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 8;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "depthwise_conv/w_buf_14_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 8;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "depthwise_conv/w_buf_14_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 8;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_15_4_4 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_4_4 : label is "depthwise_conv/w_buf_14_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_4_4 : label is 8;
  attribute ram_offset of ram_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_15_5_5 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_5_5 : label is "depthwise_conv/w_buf_14_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_5_5 : label is 8;
  attribute ram_offset of ram_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_15_6_6 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_6_6 : label is "depthwise_conv/w_buf_14_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_6_6 : label is 8;
  attribute ram_offset of ram_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_15_7_7 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_7_7 : label is "depthwise_conv/w_buf_14_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_7_7 : label is 8;
  attribute ram_offset of ram_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_15_7_7 : label is 7;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(0),
      Q => q0(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(1),
      Q => q0(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(2),
      Q => q0(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(3),
      Q => q0(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(4),
      Q => q0(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(5),
      Q => q0(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(6),
      Q => q0(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(7),
      Q => q0(7),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(0),
      Q => q1(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(1),
      Q => q1(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(2),
      Q => q1(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(3),
      Q => q1(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(4),
      Q => q1(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(5),
      Q => q1(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(6),
      Q => q1(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(7),
      Q => q1(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(0),
      DPO => q10(0),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(0),
      WCLK => ap_clk,
      WE => \p_0_in__13\
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(1),
      DPO => q10(1),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(1),
      WCLK => ap_clk,
      WE => \p_0_in__13\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(2),
      DPO => q10(2),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(2),
      WCLK => ap_clk,
      WE => \p_0_in__13\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(3),
      DPO => q10(3),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(3),
      WCLK => ap_clk,
      WE => \p_0_in__13\
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(4),
      DPO => q10(4),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(4),
      WCLK => ap_clk,
      WE => \p_0_in__13\
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(5),
      DPO => q10(5),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(5),
      WCLK => ap_clk,
      WE => \p_0_in__13\
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(6),
      DPO => q10(6),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(6),
      WCLK => ap_clk,
      WE => \p_0_in__13\
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(7),
      DPO => q10(7),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(7),
      WCLK => ap_clk,
      WE => \p_0_in__13\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_12 is
  port (
    w_buf_10_address1_local : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[23]\ : out STD_LOGIC;
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    w_buf_d0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_in__14\ : in STD_LOGIC;
    w_buf_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_12 : entity is "depthwise_conv_w_buf_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_12 is
  signal q00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal q10 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^w_buf_10_address1_local\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 72;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "depthwise_conv/w_buf_15_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg_0_15_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 8;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "depthwise_conv/w_buf_15_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 8;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "depthwise_conv/w_buf_15_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 8;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "depthwise_conv/w_buf_15_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 8;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_15_4_4 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_4_4 : label is "depthwise_conv/w_buf_15_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_4_4 : label is 8;
  attribute ram_offset of ram_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_15_5_5 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_5_5 : label is "depthwise_conv/w_buf_15_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_5_5 : label is 8;
  attribute ram_offset of ram_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_15_6_6 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_6_6 : label is "depthwise_conv/w_buf_15_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_6_6 : label is 8;
  attribute ram_offset of ram_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_15_7_7 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_7_7 : label is "depthwise_conv/w_buf_15_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_7_7 : label is 8;
  attribute ram_offset of ram_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_15_7_7 : label is 7;
begin
  w_buf_10_address1_local(2 downto 0) <= \^w_buf_10_address1_local\(2 downto 0);
\q0[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \ap_CS_fsm_reg[23]\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(0),
      Q => q0(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(1),
      Q => q0(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(2),
      Q => q0(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(3),
      Q => q0(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(4),
      Q => q0(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(5),
      Q => q0(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(6),
      Q => q0(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(7),
      Q => q0(7),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(0),
      Q => q1(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(1),
      Q => q1(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(2),
      Q => q1(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(3),
      Q => q1(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(4),
      Q => q1(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(5),
      Q => q1(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(6),
      Q => q1(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(7),
      Q => q1(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(0),
      DPO => q10(0),
      DPRA0 => \^w_buf_10_address1_local\(0),
      DPRA1 => \^w_buf_10_address1_local\(1),
      DPRA2 => \^w_buf_10_address1_local\(2),
      DPRA3 => Q(2),
      DPRA4 => '0',
      SPO => q00(0),
      WCLK => ap_clk,
      WE => \p_0_in__14\
    );
ram_reg_0_15_0_0_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      O => \^w_buf_10_address1_local\(0)
    );
ram_reg_0_15_0_0_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => \^w_buf_10_address1_local\(1)
    );
ram_reg_0_15_0_0_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      O => \^w_buf_10_address1_local\(2)
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(1),
      DPO => q10(1),
      DPRA0 => \^w_buf_10_address1_local\(0),
      DPRA1 => \^w_buf_10_address1_local\(1),
      DPRA2 => \^w_buf_10_address1_local\(2),
      DPRA3 => Q(2),
      DPRA4 => '0',
      SPO => q00(1),
      WCLK => ap_clk,
      WE => \p_0_in__14\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(2),
      DPO => q10(2),
      DPRA0 => \^w_buf_10_address1_local\(0),
      DPRA1 => \^w_buf_10_address1_local\(1),
      DPRA2 => \^w_buf_10_address1_local\(2),
      DPRA3 => Q(2),
      DPRA4 => '0',
      SPO => q00(2),
      WCLK => ap_clk,
      WE => \p_0_in__14\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(3),
      DPO => q10(3),
      DPRA0 => \^w_buf_10_address1_local\(0),
      DPRA1 => \^w_buf_10_address1_local\(1),
      DPRA2 => \^w_buf_10_address1_local\(2),
      DPRA3 => Q(2),
      DPRA4 => '0',
      SPO => q00(3),
      WCLK => ap_clk,
      WE => \p_0_in__14\
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(4),
      DPO => q10(4),
      DPRA0 => \^w_buf_10_address1_local\(0),
      DPRA1 => \^w_buf_10_address1_local\(1),
      DPRA2 => \^w_buf_10_address1_local\(2),
      DPRA3 => Q(2),
      DPRA4 => '0',
      SPO => q00(4),
      WCLK => ap_clk,
      WE => \p_0_in__14\
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(5),
      DPO => q10(5),
      DPRA0 => \^w_buf_10_address1_local\(0),
      DPRA1 => \^w_buf_10_address1_local\(1),
      DPRA2 => \^w_buf_10_address1_local\(2),
      DPRA3 => Q(2),
      DPRA4 => '0',
      SPO => q00(5),
      WCLK => ap_clk,
      WE => \p_0_in__14\
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(6),
      DPO => q10(6),
      DPRA0 => \^w_buf_10_address1_local\(0),
      DPRA1 => \^w_buf_10_address1_local\(1),
      DPRA2 => \^w_buf_10_address1_local\(2),
      DPRA3 => Q(2),
      DPRA4 => '0',
      SPO => q00(6),
      WCLK => ap_clk,
      WE => \p_0_in__14\
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(7),
      DPO => q10(7),
      DPRA0 => \^w_buf_10_address1_local\(0),
      DPRA1 => \^w_buf_10_address1_local\(1),
      DPRA2 => \^w_buf_10_address1_local\(2),
      DPRA3 => Q(2),
      DPRA4 => '0',
      SPO => q00(7),
      WCLK => ap_clk,
      WE => \p_0_in__14\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_13 is
  port (
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    w_buf_d0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_in__0\ : in STD_LOGIC;
    w_buf_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    w_buf_10_address1_local : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_13 : entity is "depthwise_conv_w_buf_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_13 is
  signal q00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal q10 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 72;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "depthwise_conv/w_buf_1_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg_0_15_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 8;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "depthwise_conv/w_buf_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 8;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "depthwise_conv/w_buf_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 8;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "depthwise_conv/w_buf_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 8;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_15_4_4 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_4_4 : label is "depthwise_conv/w_buf_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_4_4 : label is 8;
  attribute ram_offset of ram_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_15_5_5 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_5_5 : label is "depthwise_conv/w_buf_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_5_5 : label is 8;
  attribute ram_offset of ram_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_15_6_6 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_6_6 : label is "depthwise_conv/w_buf_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_6_6 : label is 8;
  attribute ram_offset of ram_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_15_7_7 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_7_7 : label is "depthwise_conv/w_buf_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_7_7 : label is 8;
  attribute ram_offset of ram_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_15_7_7 : label is 7;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(0),
      Q => q0(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(1),
      Q => q0(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(2),
      Q => q0(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(3),
      Q => q0(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(4),
      Q => q0(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(5),
      Q => q0(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(6),
      Q => q0(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(7),
      Q => q0(7),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(0),
      Q => q1(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(1),
      Q => q1(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(2),
      Q => q1(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(3),
      Q => q1(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(4),
      Q => q1(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(5),
      Q => q1(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(6),
      Q => q1(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(7),
      Q => q1(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(0),
      DPO => q10(0),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(0),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(1),
      DPO => q10(1),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(1),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(2),
      DPO => q10(2),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(2),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(3),
      DPO => q10(3),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(3),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(4),
      DPO => q10(4),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(4),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(5),
      DPO => q10(5),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(5),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(6),
      DPO => q10(6),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(6),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(7),
      DPO => q10(7),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(7),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_14 is
  port (
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    w_buf_d0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_in__1\ : in STD_LOGIC;
    w_buf_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    w_buf_10_address1_local : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_14 : entity is "depthwise_conv_w_buf_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_14 is
  signal q00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal q10 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 72;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "depthwise_conv/w_buf_2_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg_0_15_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 8;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "depthwise_conv/w_buf_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 8;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "depthwise_conv/w_buf_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 8;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "depthwise_conv/w_buf_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 8;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_15_4_4 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_4_4 : label is "depthwise_conv/w_buf_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_4_4 : label is 8;
  attribute ram_offset of ram_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_15_5_5 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_5_5 : label is "depthwise_conv/w_buf_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_5_5 : label is 8;
  attribute ram_offset of ram_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_15_6_6 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_6_6 : label is "depthwise_conv/w_buf_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_6_6 : label is 8;
  attribute ram_offset of ram_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_15_7_7 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_7_7 : label is "depthwise_conv/w_buf_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_7_7 : label is 8;
  attribute ram_offset of ram_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_15_7_7 : label is 7;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(0),
      Q => q0(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(1),
      Q => q0(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(2),
      Q => q0(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(3),
      Q => q0(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(4),
      Q => q0(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(5),
      Q => q0(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(6),
      Q => q0(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(7),
      Q => q0(7),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(0),
      Q => q1(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(1),
      Q => q1(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(2),
      Q => q1(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(3),
      Q => q1(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(4),
      Q => q1(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(5),
      Q => q1(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(6),
      Q => q1(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(7),
      Q => q1(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(0),
      DPO => q10(0),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(0),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(1),
      DPO => q10(1),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(1),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(2),
      DPO => q10(2),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(2),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(3),
      DPO => q10(3),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(3),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(4),
      DPO => q10(4),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(4),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(5),
      DPO => q10(5),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(5),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(6),
      DPO => q10(6),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(6),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(7),
      DPO => q10(7),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(7),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_15 is
  port (
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    w_buf_d0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_in__2\ : in STD_LOGIC;
    w_buf_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    w_buf_10_address1_local : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_15 : entity is "depthwise_conv_w_buf_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_15 is
  signal q00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal q10 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 72;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "depthwise_conv/w_buf_3_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg_0_15_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 8;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "depthwise_conv/w_buf_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 8;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "depthwise_conv/w_buf_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 8;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "depthwise_conv/w_buf_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 8;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_15_4_4 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_4_4 : label is "depthwise_conv/w_buf_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_4_4 : label is 8;
  attribute ram_offset of ram_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_15_5_5 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_5_5 : label is "depthwise_conv/w_buf_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_5_5 : label is 8;
  attribute ram_offset of ram_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_15_6_6 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_6_6 : label is "depthwise_conv/w_buf_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_6_6 : label is 8;
  attribute ram_offset of ram_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_15_7_7 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_7_7 : label is "depthwise_conv/w_buf_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_7_7 : label is 8;
  attribute ram_offset of ram_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_15_7_7 : label is 7;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(0),
      Q => q0(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(1),
      Q => q0(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(2),
      Q => q0(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(3),
      Q => q0(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(4),
      Q => q0(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(5),
      Q => q0(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(6),
      Q => q0(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(7),
      Q => q0(7),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(0),
      Q => q1(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(1),
      Q => q1(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(2),
      Q => q1(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(3),
      Q => q1(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(4),
      Q => q1(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(5),
      Q => q1(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(6),
      Q => q1(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(7),
      Q => q1(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(0),
      DPO => q10(0),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(0),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(1),
      DPO => q10(1),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(1),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(2),
      DPO => q10(2),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(2),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(3),
      DPO => q10(3),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(3),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(4),
      DPO => q10(4),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(4),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(5),
      DPO => q10(5),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(5),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(6),
      DPO => q10(6),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(6),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(7),
      DPO => q10(7),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(7),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_16 is
  port (
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    w_buf_d0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_in__3\ : in STD_LOGIC;
    w_buf_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    w_buf_10_address1_local : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_16 : entity is "depthwise_conv_w_buf_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_16 is
  signal q00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal q10 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 72;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "depthwise_conv/w_buf_4_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg_0_15_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 8;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "depthwise_conv/w_buf_4_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 8;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "depthwise_conv/w_buf_4_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 8;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "depthwise_conv/w_buf_4_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 8;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_15_4_4 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_4_4 : label is "depthwise_conv/w_buf_4_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_4_4 : label is 8;
  attribute ram_offset of ram_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_15_5_5 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_5_5 : label is "depthwise_conv/w_buf_4_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_5_5 : label is 8;
  attribute ram_offset of ram_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_15_6_6 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_6_6 : label is "depthwise_conv/w_buf_4_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_6_6 : label is 8;
  attribute ram_offset of ram_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_15_7_7 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_7_7 : label is "depthwise_conv/w_buf_4_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_7_7 : label is 8;
  attribute ram_offset of ram_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_15_7_7 : label is 7;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(0),
      Q => q0(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(1),
      Q => q0(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(2),
      Q => q0(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(3),
      Q => q0(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(4),
      Q => q0(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(5),
      Q => q0(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(6),
      Q => q0(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(7),
      Q => q0(7),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(0),
      Q => q1(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(1),
      Q => q1(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(2),
      Q => q1(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(3),
      Q => q1(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(4),
      Q => q1(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(5),
      Q => q1(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(6),
      Q => q1(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(7),
      Q => q1(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(0),
      DPO => q10(0),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(0),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(1),
      DPO => q10(1),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(1),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(2),
      DPO => q10(2),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(2),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(3),
      DPO => q10(3),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(3),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(4),
      DPO => q10(4),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(4),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(5),
      DPO => q10(5),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(5),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(6),
      DPO => q10(6),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(6),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(7),
      DPO => q10(7),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(7),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_17 is
  port (
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    w_buf_d0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_in__4\ : in STD_LOGIC;
    w_buf_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    w_buf_10_address1_local : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_17 : entity is "depthwise_conv_w_buf_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_17 is
  signal q00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal q10 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 72;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "depthwise_conv/w_buf_5_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg_0_15_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 8;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "depthwise_conv/w_buf_5_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 8;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "depthwise_conv/w_buf_5_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 8;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "depthwise_conv/w_buf_5_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 8;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_15_4_4 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_4_4 : label is "depthwise_conv/w_buf_5_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_4_4 : label is 8;
  attribute ram_offset of ram_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_15_5_5 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_5_5 : label is "depthwise_conv/w_buf_5_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_5_5 : label is 8;
  attribute ram_offset of ram_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_15_6_6 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_6_6 : label is "depthwise_conv/w_buf_5_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_6_6 : label is 8;
  attribute ram_offset of ram_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_15_7_7 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_7_7 : label is "depthwise_conv/w_buf_5_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_7_7 : label is 8;
  attribute ram_offset of ram_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_15_7_7 : label is 7;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(0),
      Q => q0(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(1),
      Q => q0(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(2),
      Q => q0(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(3),
      Q => q0(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(4),
      Q => q0(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(5),
      Q => q0(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(6),
      Q => q0(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(7),
      Q => q0(7),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(0),
      Q => q1(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(1),
      Q => q1(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(2),
      Q => q1(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(3),
      Q => q1(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(4),
      Q => q1(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(5),
      Q => q1(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(6),
      Q => q1(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(7),
      Q => q1(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(0),
      DPO => q10(0),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(0),
      WCLK => ap_clk,
      WE => \p_0_in__4\
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(1),
      DPO => q10(1),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(1),
      WCLK => ap_clk,
      WE => \p_0_in__4\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(2),
      DPO => q10(2),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(2),
      WCLK => ap_clk,
      WE => \p_0_in__4\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(3),
      DPO => q10(3),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(3),
      WCLK => ap_clk,
      WE => \p_0_in__4\
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(4),
      DPO => q10(4),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(4),
      WCLK => ap_clk,
      WE => \p_0_in__4\
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(5),
      DPO => q10(5),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(5),
      WCLK => ap_clk,
      WE => \p_0_in__4\
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(6),
      DPO => q10(6),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(6),
      WCLK => ap_clk,
      WE => \p_0_in__4\
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(7),
      DPO => q10(7),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(7),
      WCLK => ap_clk,
      WE => \p_0_in__4\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_18 is
  port (
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    w_buf_d0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_in__5\ : in STD_LOGIC;
    w_buf_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    w_buf_10_address1_local : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_18 : entity is "depthwise_conv_w_buf_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_18 is
  signal q00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal q10 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 72;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "depthwise_conv/w_buf_6_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg_0_15_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 8;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "depthwise_conv/w_buf_6_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 8;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "depthwise_conv/w_buf_6_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 8;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "depthwise_conv/w_buf_6_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 8;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_15_4_4 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_4_4 : label is "depthwise_conv/w_buf_6_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_4_4 : label is 8;
  attribute ram_offset of ram_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_15_5_5 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_5_5 : label is "depthwise_conv/w_buf_6_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_5_5 : label is 8;
  attribute ram_offset of ram_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_15_6_6 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_6_6 : label is "depthwise_conv/w_buf_6_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_6_6 : label is 8;
  attribute ram_offset of ram_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_15_7_7 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_7_7 : label is "depthwise_conv/w_buf_6_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_7_7 : label is 8;
  attribute ram_offset of ram_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_15_7_7 : label is 7;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(0),
      Q => q0(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(1),
      Q => q0(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(2),
      Q => q0(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(3),
      Q => q0(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(4),
      Q => q0(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(5),
      Q => q0(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(6),
      Q => q0(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(7),
      Q => q0(7),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(0),
      Q => q1(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(1),
      Q => q1(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(2),
      Q => q1(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(3),
      Q => q1(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(4),
      Q => q1(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(5),
      Q => q1(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(6),
      Q => q1(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(7),
      Q => q1(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(0),
      DPO => q10(0),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(0),
      WCLK => ap_clk,
      WE => \p_0_in__5\
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(1),
      DPO => q10(1),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(1),
      WCLK => ap_clk,
      WE => \p_0_in__5\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(2),
      DPO => q10(2),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(2),
      WCLK => ap_clk,
      WE => \p_0_in__5\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(3),
      DPO => q10(3),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(3),
      WCLK => ap_clk,
      WE => \p_0_in__5\
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(4),
      DPO => q10(4),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(4),
      WCLK => ap_clk,
      WE => \p_0_in__5\
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(5),
      DPO => q10(5),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(5),
      WCLK => ap_clk,
      WE => \p_0_in__5\
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(6),
      DPO => q10(6),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(6),
      WCLK => ap_clk,
      WE => \p_0_in__5\
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(7),
      DPO => q10(7),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(7),
      WCLK => ap_clk,
      WE => \p_0_in__5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_19 is
  port (
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    w_buf_d0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_in__6\ : in STD_LOGIC;
    w_buf_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    w_buf_10_address1_local : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_19 : entity is "depthwise_conv_w_buf_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_19 is
  signal q00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal q10 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 72;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "depthwise_conv/w_buf_7_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg_0_15_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 8;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "depthwise_conv/w_buf_7_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 8;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "depthwise_conv/w_buf_7_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 8;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "depthwise_conv/w_buf_7_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 8;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_15_4_4 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_4_4 : label is "depthwise_conv/w_buf_7_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_4_4 : label is 8;
  attribute ram_offset of ram_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_15_5_5 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_5_5 : label is "depthwise_conv/w_buf_7_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_5_5 : label is 8;
  attribute ram_offset of ram_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_15_6_6 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_6_6 : label is "depthwise_conv/w_buf_7_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_6_6 : label is 8;
  attribute ram_offset of ram_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_15_7_7 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_7_7 : label is "depthwise_conv/w_buf_7_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_7_7 : label is 8;
  attribute ram_offset of ram_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_15_7_7 : label is 7;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(0),
      Q => q0(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(1),
      Q => q0(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(2),
      Q => q0(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(3),
      Q => q0(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(4),
      Q => q0(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(5),
      Q => q0(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(6),
      Q => q0(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(7),
      Q => q0(7),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(0),
      Q => q1(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(1),
      Q => q1(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(2),
      Q => q1(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(3),
      Q => q1(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(4),
      Q => q1(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(5),
      Q => q1(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(6),
      Q => q1(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(7),
      Q => q1(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(0),
      DPO => q10(0),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(0),
      WCLK => ap_clk,
      WE => \p_0_in__6\
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(1),
      DPO => q10(1),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(1),
      WCLK => ap_clk,
      WE => \p_0_in__6\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(2),
      DPO => q10(2),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(2),
      WCLK => ap_clk,
      WE => \p_0_in__6\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(3),
      DPO => q10(3),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(3),
      WCLK => ap_clk,
      WE => \p_0_in__6\
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(4),
      DPO => q10(4),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(4),
      WCLK => ap_clk,
      WE => \p_0_in__6\
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(5),
      DPO => q10(5),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(5),
      WCLK => ap_clk,
      WE => \p_0_in__6\
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(6),
      DPO => q10(6),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(6),
      WCLK => ap_clk,
      WE => \p_0_in__6\
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(7),
      DPO => q10(7),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(7),
      WCLK => ap_clk,
      WE => \p_0_in__6\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_20 is
  port (
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    w_buf_d0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_in__7\ : in STD_LOGIC;
    w_buf_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    w_buf_10_address1_local : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_20 : entity is "depthwise_conv_w_buf_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_20 is
  signal q00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal q10 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 72;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "depthwise_conv/w_buf_8_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg_0_15_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 8;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "depthwise_conv/w_buf_8_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 8;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "depthwise_conv/w_buf_8_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 8;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "depthwise_conv/w_buf_8_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 8;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_15_4_4 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_4_4 : label is "depthwise_conv/w_buf_8_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_4_4 : label is 8;
  attribute ram_offset of ram_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_15_5_5 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_5_5 : label is "depthwise_conv/w_buf_8_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_5_5 : label is 8;
  attribute ram_offset of ram_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_15_6_6 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_6_6 : label is "depthwise_conv/w_buf_8_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_6_6 : label is 8;
  attribute ram_offset of ram_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_15_7_7 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_7_7 : label is "depthwise_conv/w_buf_8_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_7_7 : label is 8;
  attribute ram_offset of ram_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_15_7_7 : label is 7;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(0),
      Q => q0(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(1),
      Q => q0(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(2),
      Q => q0(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(3),
      Q => q0(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(4),
      Q => q0(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(5),
      Q => q0(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(6),
      Q => q0(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(7),
      Q => q0(7),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(0),
      Q => q1(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(1),
      Q => q1(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(2),
      Q => q1(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(3),
      Q => q1(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(4),
      Q => q1(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(5),
      Q => q1(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(6),
      Q => q1(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(7),
      Q => q1(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(0),
      DPO => q10(0),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(0),
      WCLK => ap_clk,
      WE => \p_0_in__7\
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(1),
      DPO => q10(1),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(1),
      WCLK => ap_clk,
      WE => \p_0_in__7\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(2),
      DPO => q10(2),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(2),
      WCLK => ap_clk,
      WE => \p_0_in__7\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(3),
      DPO => q10(3),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(3),
      WCLK => ap_clk,
      WE => \p_0_in__7\
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(4),
      DPO => q10(4),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(4),
      WCLK => ap_clk,
      WE => \p_0_in__7\
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(5),
      DPO => q10(5),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(5),
      WCLK => ap_clk,
      WE => \p_0_in__7\
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(6),
      DPO => q10(6),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(6),
      WCLK => ap_clk,
      WE => \p_0_in__7\
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(7),
      DPO => q10(7),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(7),
      WCLK => ap_clk,
      WE => \p_0_in__7\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_21 is
  port (
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    w_buf_d0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_in__8\ : in STD_LOGIC;
    w_buf_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    w_buf_10_address1_local : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_21 : entity is "depthwise_conv_w_buf_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_21 is
  signal q00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal q10 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 72;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "depthwise_conv/w_buf_9_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg_0_15_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 8;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "depthwise_conv/w_buf_9_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 8;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "depthwise_conv/w_buf_9_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 8;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "depthwise_conv/w_buf_9_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 8;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_15_4_4 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_4_4 : label is "depthwise_conv/w_buf_9_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_4_4 : label is 8;
  attribute ram_offset of ram_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_15_5_5 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_5_5 : label is "depthwise_conv/w_buf_9_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_5_5 : label is 8;
  attribute ram_offset of ram_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_15_6_6 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_6_6 : label is "depthwise_conv/w_buf_9_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_6_6 : label is 8;
  attribute ram_offset of ram_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_15_7_7 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_7_7 : label is "depthwise_conv/w_buf_9_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_7_7 : label is 8;
  attribute ram_offset of ram_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_15_7_7 : label is 7;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(0),
      Q => q0(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(1),
      Q => q0(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(2),
      Q => q0(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(3),
      Q => q0(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(4),
      Q => q0(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(5),
      Q => q0(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(6),
      Q => q0(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(7),
      Q => q0(7),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(0),
      Q => q1(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(1),
      Q => q1(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(2),
      Q => q1(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(3),
      Q => q1(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(4),
      Q => q1(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(5),
      Q => q1(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(6),
      Q => q1(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(7),
      Q => q1(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(0),
      DPO => q10(0),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(0),
      WCLK => ap_clk,
      WE => \p_0_in__8\
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(1),
      DPO => q10(1),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(1),
      WCLK => ap_clk,
      WE => \p_0_in__8\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(2),
      DPO => q10(2),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(2),
      WCLK => ap_clk,
      WE => \p_0_in__8\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(3),
      DPO => q10(3),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(3),
      WCLK => ap_clk,
      WE => \p_0_in__8\
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(4),
      DPO => q10(4),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(4),
      WCLK => ap_clk,
      WE => \p_0_in__8\
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(5),
      DPO => q10(5),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(5),
      WCLK => ap_clk,
      WE => \p_0_in__8\
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(6),
      DPO => q10(6),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(6),
      WCLK => ap_clk,
      WE => \p_0_in__8\
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(7),
      DPO => q10(7),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(7),
      WCLK => ap_clk,
      WE => \p_0_in__8\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_22 is
  port (
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    w_buf_d0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_0_in : in STD_LOGIC;
    w_buf_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    w_buf_10_address1_local : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_22 : entity is "depthwise_conv_w_buf_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_22 is
  signal q00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal q10 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 72;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "depthwise_conv/w_buf_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg_0_15_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 8;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "depthwise_conv/w_buf_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 8;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "depthwise_conv/w_buf_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 8;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "depthwise_conv/w_buf_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 8;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_15_4_4 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_4_4 : label is "depthwise_conv/w_buf_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_4_4 : label is 8;
  attribute ram_offset of ram_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_15_5_5 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_5_5 : label is "depthwise_conv/w_buf_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_5_5 : label is 8;
  attribute ram_offset of ram_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_15_6_6 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_6_6 : label is "depthwise_conv/w_buf_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_6_6 : label is 8;
  attribute ram_offset of ram_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_15_7_7 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_7_7 : label is "depthwise_conv/w_buf_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_7_7 : label is 8;
  attribute ram_offset of ram_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_15_7_7 : label is 7;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(0),
      Q => q0(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(1),
      Q => q0(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(2),
      Q => q0(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(3),
      Q => q0(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(4),
      Q => q0(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(5),
      Q => q0(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(6),
      Q => q0(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(7),
      Q => q0(7),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(0),
      Q => q1(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(1),
      Q => q1(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(2),
      Q => q1(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(3),
      Q => q1(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(4),
      Q => q1(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(5),
      Q => q1(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(6),
      Q => q1(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(7),
      Q => q1(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(0),
      DPO => q10(0),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(1),
      DPO => q10(1),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(2),
      DPO => q10(2),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(3),
      DPO => q10(3),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(3),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(4),
      DPO => q10(4),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(4),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(5),
      DPO => q10(5),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(5),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(6),
      DPO => q10(6),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(6),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_d0(7),
      DPO => q10(7),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(7),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_8 is
  port (
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    w_buf_15_d0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_in__10\ : in STD_LOGIC;
    w_buf_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    w_buf_10_address1_local : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_8 : entity is "depthwise_conv_w_buf_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_8 is
  signal q00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal q10 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 72;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "depthwise_conv/w_buf_11_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg_0_15_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 8;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "depthwise_conv/w_buf_11_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 8;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "depthwise_conv/w_buf_11_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 8;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "depthwise_conv/w_buf_11_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 8;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_15_4_4 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_4_4 : label is "depthwise_conv/w_buf_11_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_4_4 : label is 8;
  attribute ram_offset of ram_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_15_5_5 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_5_5 : label is "depthwise_conv/w_buf_11_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_5_5 : label is 8;
  attribute ram_offset of ram_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_15_6_6 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_6_6 : label is "depthwise_conv/w_buf_11_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_6_6 : label is 8;
  attribute ram_offset of ram_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_15_7_7 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_7_7 : label is "depthwise_conv/w_buf_11_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_7_7 : label is 8;
  attribute ram_offset of ram_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_15_7_7 : label is 7;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(0),
      Q => q0(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(1),
      Q => q0(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(2),
      Q => q0(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(3),
      Q => q0(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(4),
      Q => q0(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(5),
      Q => q0(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(6),
      Q => q0(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(7),
      Q => q0(7),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(0),
      Q => q1(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(1),
      Q => q1(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(2),
      Q => q1(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(3),
      Q => q1(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(4),
      Q => q1(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(5),
      Q => q1(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(6),
      Q => q1(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(7),
      Q => q1(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_15_d0(0),
      DPO => q10(0),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(0),
      WCLK => ap_clk,
      WE => \p_0_in__10\
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_15_d0(1),
      DPO => q10(1),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(1),
      WCLK => ap_clk,
      WE => \p_0_in__10\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_15_d0(2),
      DPO => q10(2),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(2),
      WCLK => ap_clk,
      WE => \p_0_in__10\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_15_d0(3),
      DPO => q10(3),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(3),
      WCLK => ap_clk,
      WE => \p_0_in__10\
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_15_d0(4),
      DPO => q10(4),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(4),
      WCLK => ap_clk,
      WE => \p_0_in__10\
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_15_d0(5),
      DPO => q10(5),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(5),
      WCLK => ap_clk,
      WE => \p_0_in__10\
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_15_d0(6),
      DPO => q10(6),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(6),
      WCLK => ap_clk,
      WE => \p_0_in__10\
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_15_d0(7),
      DPO => q10(7),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(7),
      WCLK => ap_clk,
      WE => \p_0_in__10\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_9 is
  port (
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    w_buf_15_d0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_in__11\ : in STD_LOGIC;
    w_buf_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    w_buf_10_address1_local : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_9 : entity is "depthwise_conv_w_buf_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_9 is
  signal q00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal q10 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 72;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "depthwise_conv/w_buf_12_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg_0_15_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 8;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "depthwise_conv/w_buf_12_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 8;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "depthwise_conv/w_buf_12_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 8;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "depthwise_conv/w_buf_12_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 8;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_15_4_4 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_4_4 : label is "depthwise_conv/w_buf_12_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_4_4 : label is 8;
  attribute ram_offset of ram_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_15_5_5 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_5_5 : label is "depthwise_conv/w_buf_12_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_5_5 : label is 8;
  attribute ram_offset of ram_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_15_6_6 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_6_6 : label is "depthwise_conv/w_buf_12_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_6_6 : label is 8;
  attribute ram_offset of ram_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_15_7_7 : label is 72;
  attribute RTL_RAM_NAME of ram_reg_0_15_7_7 : label is "depthwise_conv/w_buf_12_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_7_7 : label is 8;
  attribute ram_offset of ram_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_15_7_7 : label is 7;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(0),
      Q => q0(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(1),
      Q => q0(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(2),
      Q => q0(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(3),
      Q => q0(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(4),
      Q => q0(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(5),
      Q => q0(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(6),
      Q => q0(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(7),
      Q => q0(7),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(0),
      Q => q1(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(1),
      Q => q1(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(2),
      Q => q1(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(3),
      Q => q1(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(4),
      Q => q1(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(5),
      Q => q1(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(6),
      Q => q1(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(7),
      Q => q1(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_15_d0(0),
      DPO => q10(0),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(0),
      WCLK => ap_clk,
      WE => \p_0_in__11\
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_15_d0(1),
      DPO => q10(1),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(1),
      WCLK => ap_clk,
      WE => \p_0_in__11\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_15_d0(2),
      DPO => q10(2),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(2),
      WCLK => ap_clk,
      WE => \p_0_in__11\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_15_d0(3),
      DPO => q10(3),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(3),
      WCLK => ap_clk,
      WE => \p_0_in__11\
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_15_d0(4),
      DPO => q10(4),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(4),
      WCLK => ap_clk,
      WE => \p_0_in__11\
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_15_d0(5),
      DPO => q10(5),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(5),
      WCLK => ap_clk,
      WE => \p_0_in__11\
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_15_d0(6),
      DPO => q10(6),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(6),
      WCLK => ap_clk,
      WE => \p_0_in__11\
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => w_buf_address0(0),
      A1 => w_buf_address0(1),
      A2 => w_buf_address0(2),
      A3 => \q1_reg[0]_0\(0),
      A4 => '0',
      D => w_buf_15_d0(7),
      DPO => q10(7),
      DPRA0 => w_buf_10_address1_local(0),
      DPRA1 => w_buf_10_address1_local(1),
      DPRA2 => w_buf_10_address1_local(2),
      DPRA3 => Q(0),
      DPRA4 => '0',
      SPO => q00(7),
      WCLK => ap_clk,
      WE => \p_0_in__11\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0_in : out STD_LOGIC;
    \p_0_in__0\ : out STD_LOGIC;
    \p_0_in__1\ : out STD_LOGIC;
    \p_0_in__2\ : out STD_LOGIC;
    \p_0_in__3\ : out STD_LOGIC;
    \p_0_in__4\ : out STD_LOGIC;
    \p_0_in__5\ : out STD_LOGIC;
    \p_0_in__6\ : out STD_LOGIC;
    \p_0_in__7\ : out STD_LOGIC;
    \p_0_in__8\ : out STD_LOGIC;
    \p_0_in__9\ : out STD_LOGIC;
    \p_0_in__10\ : out STD_LOGIC;
    \p_0_in__11\ : out STD_LOGIC;
    \p_0_in__12\ : out STD_LOGIC;
    \p_0_in__13\ : out STD_LOGIC;
    \p_0_in__14\ : out STD_LOGIC;
    w_buf_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[19]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[20]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    w_buf_d0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \q0_reg[7]\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    gmem_0_RVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    m_axi_gmem_0_RDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4 is
  signal add_ln41_1_fu_395_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln43_fu_536_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_block_pp0_stage0_11001 : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone_grp0_done_reg : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_i_1_n_0 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal c_fu_134_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_3 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_4 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_ready : STD_LOGIC;
  signal i_fu_126 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal icmp_ln41_fu_389_p2 : STD_LOGIC;
  signal \icmp_ln41_reg_656_reg_n_0_[0]\ : STD_LOGIC;
  signal \indvar_flatten19_fu_130[0]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten19_fu_130[1]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten19_fu_130[2]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten19_fu_130[3]_i_1_n_0\ : STD_LOGIC;
  signal indvar_flatten19_fu_130_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal indvar_flatten32_fu_13811_out : STD_LOGIC;
  signal \indvar_flatten32_fu_138_reg_n_0_[0]\ : STD_LOGIC;
  signal \indvar_flatten32_fu_138_reg_n_0_[1]\ : STD_LOGIC;
  signal \indvar_flatten32_fu_138_reg_n_0_[2]\ : STD_LOGIC;
  signal \indvar_flatten32_fu_138_reg_n_0_[3]\ : STD_LOGIC;
  signal \indvar_flatten32_fu_138_reg_n_0_[4]\ : STD_LOGIC;
  signal \indvar_flatten32_fu_138_reg_n_0_[5]\ : STD_LOGIC;
  signal \indvar_flatten32_fu_138_reg_n_0_[6]\ : STD_LOGIC;
  signal \indvar_flatten32_fu_138_reg_n_0_[7]\ : STD_LOGIC;
  signal j_1_mid2_fu_482_p3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal j_1_mid2_reg_665 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal j_fu_122 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \j_fu_122[1]_i_2_n_0\ : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC;
  signal p_shl_fu_579_p3 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \q0[7]_i_2_n_0\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_10_n_0 : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_11_n_0 : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_9_n_0 : STD_LOGIC;
  signal select_ln41_1_fu_462_p3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal select_ln42_fu_490_p3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal trunc_ln41_reg_676 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter2_i_1 : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[31]_i_4\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \i_fu_126[0]_i_1\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \i_fu_126[1]_i_1\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \i_fu_126[1]_i_2\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \indvar_flatten19_fu_130[0]_i_1\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \indvar_flatten19_fu_130[1]_i_1\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \indvar_flatten19_fu_130[2]_i_1\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \indvar_flatten19_fu_130[3]_i_1\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \q0[7]_i_2\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of ram_reg_0_15_0_0_i_9 : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \trunc_ln41_reg_676[0]_i_1\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \trunc_ln41_reg_676[2]_i_1\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \trunc_ln41_reg_676[3]_i_1\ : label is "soft_lutpair465";
begin
ap_block_pp0_stage0_subdone_grp0_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_block_pp0_stage0_11001,
      Q => ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_start_reg,
      I1 => gmem_0_RVALID,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln41_reg_656_reg_n_0_[0]\,
      O => ap_enable_reg_pp0_iter1_i_1_n_0
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_i_1_n_0,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_rst_n,
      I2 => gmem_0_RVALID,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \icmp_ln41_reg_656_reg_n_0_[0]\,
      O => ap_enable_reg_pp0_iter2_i_1_n_0
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2_i_1_n_0,
      Q => ap_enable_reg_pp0_iter2,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten32_fu_13811_out,
      D => grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
\bus_wide_gen.data_buf[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \icmp_ln41_reg_656_reg_n_0_[0]\,
      O => ap_enable_reg_pp0_iter1_reg_0
    );
\c_fu_134_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \j_fu_122[1]_i_2_n_0\,
      D => select_ln41_1_fu_462_p3(0),
      Q => c_fu_134_reg(0),
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\c_fu_134_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \j_fu_122[1]_i_2_n_0\,
      D => select_ln41_1_fu_462_p3(1),
      Q => c_fu_134_reg(1),
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\c_fu_134_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \j_fu_122[1]_i_2_n_0\,
      D => select_ln41_1_fu_462_p3(2),
      Q => c_fu_134_reg(2),
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\c_fu_134_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \j_fu_122[1]_i_2_n_0\,
      D => select_ln41_1_fu_462_p3(3),
      Q => c_fu_134_reg(3),
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_flow_control_loop_pipe_sequential_init
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => flow_control_loop_pipe_sequential_init_U_n_4,
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_3,
      \ap_CS_fsm_reg[19]\ => \ap_CS_fsm_reg[19]\,
      ap_block_pp0_stage0_11001 => ap_block_pp0_stage0_11001,
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => \icmp_ln41_reg_656_reg_n_0_[0]\,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      gmem_0_RVALID => gmem_0_RVALID,
      grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_ready => grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_ready,
      grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_start_reg => grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_start_reg,
      grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_start_reg_reg(0) => flow_control_loop_pipe_sequential_init_U_n_6,
      icmp_ln41_fu_389_p2 => icmp_ln41_fu_389_p2,
      \indvar_flatten19_fu_130_reg[0]\ => ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0,
      \indvar_flatten32_fu_138_reg[5]\(7 downto 0) => add_ln41_1_fu_395_p2(7 downto 0),
      \indvar_flatten32_fu_138_reg[7]\(7) => \indvar_flatten32_fu_138_reg_n_0_[7]\,
      \indvar_flatten32_fu_138_reg[7]\(6) => \indvar_flatten32_fu_138_reg_n_0_[6]\,
      \indvar_flatten32_fu_138_reg[7]\(5) => \indvar_flatten32_fu_138_reg_n_0_[5]\,
      \indvar_flatten32_fu_138_reg[7]\(4) => \indvar_flatten32_fu_138_reg_n_0_[4]\,
      \indvar_flatten32_fu_138_reg[7]\(3) => \indvar_flatten32_fu_138_reg_n_0_[3]\,
      \indvar_flatten32_fu_138_reg[7]\(2) => \indvar_flatten32_fu_138_reg_n_0_[2]\,
      \indvar_flatten32_fu_138_reg[7]\(1) => \indvar_flatten32_fu_138_reg_n_0_[1]\,
      \indvar_flatten32_fu_138_reg[7]\(0) => \indvar_flatten32_fu_138_reg_n_0_[0]\
    );
\gmem_addr_read_reg_680_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten32_fu_13811_out,
      D => m_axi_gmem_0_RDATA(0),
      Q => w_buf_d0(0),
      R => '0'
    );
\gmem_addr_read_reg_680_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten32_fu_13811_out,
      D => m_axi_gmem_0_RDATA(1),
      Q => w_buf_d0(1),
      R => '0'
    );
\gmem_addr_read_reg_680_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten32_fu_13811_out,
      D => m_axi_gmem_0_RDATA(2),
      Q => w_buf_d0(2),
      R => '0'
    );
\gmem_addr_read_reg_680_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten32_fu_13811_out,
      D => m_axi_gmem_0_RDATA(3),
      Q => w_buf_d0(3),
      R => '0'
    );
\gmem_addr_read_reg_680_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten32_fu_13811_out,
      D => m_axi_gmem_0_RDATA(4),
      Q => w_buf_d0(4),
      R => '0'
    );
\gmem_addr_read_reg_680_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten32_fu_13811_out,
      D => m_axi_gmem_0_RDATA(5),
      Q => w_buf_d0(5),
      R => '0'
    );
\gmem_addr_read_reg_680_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten32_fu_13811_out,
      D => m_axi_gmem_0_RDATA(6),
      Q => w_buf_d0(6),
      R => '0'
    );
\gmem_addr_read_reg_680_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten32_fu_13811_out,
      D => m_axi_gmem_0_RDATA(7),
      Q => w_buf_d0(7),
      R => '0'
    );
\i_fu_126[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1222"
    )
        port map (
      I0 => i_fu_126(0),
      I1 => p_0_in_0,
      I2 => j_fu_122(0),
      I3 => j_fu_122(1),
      O => select_ln42_fu_490_p3(0)
    );
\i_fu_126[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => i_fu_126(0),
      I1 => j_fu_122(1),
      I2 => j_fu_122(0),
      I3 => p_0_in_0,
      I4 => i_fu_126(1),
      O => select_ln42_fu_490_p3(1)
    );
\i_fu_126[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => indvar_flatten19_fu_130_reg(2),
      I1 => indvar_flatten19_fu_130_reg(1),
      I2 => indvar_flatten19_fu_130_reg(3),
      I3 => indvar_flatten19_fu_130_reg(0),
      O => p_0_in_0
    );
\i_fu_126_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \j_fu_122[1]_i_2_n_0\,
      D => select_ln42_fu_490_p3(0),
      Q => i_fu_126(0),
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\i_fu_126_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \j_fu_122[1]_i_2_n_0\,
      D => select_ln42_fu_490_p3(1),
      Q => i_fu_126(1),
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\icmp_ln41_reg_656[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => gmem_0_RVALID,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \icmp_ln41_reg_656_reg_n_0_[0]\,
      O => indvar_flatten32_fu_13811_out
    );
\icmp_ln41_reg_656_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten32_fu_13811_out,
      D => icmp_ln41_fu_389_p2,
      Q => \icmp_ln41_reg_656_reg_n_0_[0]\,
      R => '0'
    );
\indvar_flatten19_fu_130[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02FF"
    )
        port map (
      I0 => indvar_flatten19_fu_130_reg(3),
      I1 => indvar_flatten19_fu_130_reg(1),
      I2 => indvar_flatten19_fu_130_reg(2),
      I3 => indvar_flatten19_fu_130_reg(0),
      O => \indvar_flatten19_fu_130[0]_i_1_n_0\
    );
\indvar_flatten19_fu_130[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5A52"
    )
        port map (
      I0 => indvar_flatten19_fu_130_reg(0),
      I1 => indvar_flatten19_fu_130_reg(3),
      I2 => indvar_flatten19_fu_130_reg(1),
      I3 => indvar_flatten19_fu_130_reg(2),
      O => \indvar_flatten19_fu_130[1]_i_1_n_0\
    );
\indvar_flatten19_fu_130[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => indvar_flatten19_fu_130_reg(0),
      I1 => indvar_flatten19_fu_130_reg(1),
      I2 => indvar_flatten19_fu_130_reg(2),
      O => \indvar_flatten19_fu_130[2]_i_1_n_0\
    );
\indvar_flatten19_fu_130[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6CC4"
    )
        port map (
      I0 => indvar_flatten19_fu_130_reg(0),
      I1 => indvar_flatten19_fu_130_reg(3),
      I2 => indvar_flatten19_fu_130_reg(1),
      I3 => indvar_flatten19_fu_130_reg(2),
      O => \indvar_flatten19_fu_130[3]_i_1_n_0\
    );
\indvar_flatten19_fu_130_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \j_fu_122[1]_i_2_n_0\,
      D => \indvar_flatten19_fu_130[0]_i_1_n_0\,
      Q => indvar_flatten19_fu_130_reg(0),
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\indvar_flatten19_fu_130_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \j_fu_122[1]_i_2_n_0\,
      D => \indvar_flatten19_fu_130[1]_i_1_n_0\,
      Q => indvar_flatten19_fu_130_reg(1),
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\indvar_flatten19_fu_130_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \j_fu_122[1]_i_2_n_0\,
      D => \indvar_flatten19_fu_130[2]_i_1_n_0\,
      Q => indvar_flatten19_fu_130_reg(2),
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\indvar_flatten19_fu_130_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \j_fu_122[1]_i_2_n_0\,
      D => \indvar_flatten19_fu_130[3]_i_1_n_0\,
      Q => indvar_flatten19_fu_130_reg(3),
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\indvar_flatten32_fu_138_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_4,
      D => add_ln41_1_fu_395_p2(0),
      Q => \indvar_flatten32_fu_138_reg_n_0_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\indvar_flatten32_fu_138_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_4,
      D => add_ln41_1_fu_395_p2(1),
      Q => \indvar_flatten32_fu_138_reg_n_0_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\indvar_flatten32_fu_138_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_4,
      D => add_ln41_1_fu_395_p2(2),
      Q => \indvar_flatten32_fu_138_reg_n_0_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\indvar_flatten32_fu_138_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_4,
      D => add_ln41_1_fu_395_p2(3),
      Q => \indvar_flatten32_fu_138_reg_n_0_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\indvar_flatten32_fu_138_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_4,
      D => add_ln41_1_fu_395_p2(4),
      Q => \indvar_flatten32_fu_138_reg_n_0_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\indvar_flatten32_fu_138_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_4,
      D => add_ln41_1_fu_395_p2(5),
      Q => \indvar_flatten32_fu_138_reg_n_0_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\indvar_flatten32_fu_138_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_4,
      D => add_ln41_1_fu_395_p2(6),
      Q => \indvar_flatten32_fu_138_reg_n_0_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\indvar_flatten32_fu_138_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_4,
      D => add_ln41_1_fu_395_p2(7),
      Q => \indvar_flatten32_fu_138_reg_n_0_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\j_1_mid2_reg_665[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444440444"
    )
        port map (
      I0 => j_fu_122(1),
      I1 => j_fu_122(0),
      I2 => indvar_flatten19_fu_130_reg(0),
      I3 => indvar_flatten19_fu_130_reg(3),
      I4 => indvar_flatten19_fu_130_reg(1),
      I5 => indvar_flatten19_fu_130_reg(2),
      O => j_1_mid2_fu_482_p3(0)
    );
\j_1_mid2_reg_665[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222222220222"
    )
        port map (
      I0 => j_fu_122(1),
      I1 => j_fu_122(0),
      I2 => indvar_flatten19_fu_130_reg(0),
      I3 => indvar_flatten19_fu_130_reg(3),
      I4 => indvar_flatten19_fu_130_reg(1),
      I5 => indvar_flatten19_fu_130_reg(2),
      O => j_1_mid2_fu_482_p3(1)
    );
\j_1_mid2_reg_665_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => j_1_mid2_fu_482_p3(0),
      Q => j_1_mid2_reg_665(0),
      R => '0'
    );
\j_1_mid2_reg_665_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => j_1_mid2_fu_482_p3(1),
      Q => j_1_mid2_reg_665(1),
      R => '0'
    );
\j_fu_122[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1000FFFF"
    )
        port map (
      I0 => indvar_flatten19_fu_130_reg(2),
      I1 => indvar_flatten19_fu_130_reg(1),
      I2 => indvar_flatten19_fu_130_reg(3),
      I3 => indvar_flatten19_fu_130_reg(0),
      I4 => j_fu_122(0),
      I5 => j_fu_122(1),
      O => add_ln43_fu_536_p2(0)
    );
\j_fu_122[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \icmp_ln41_reg_656_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0,
      O => \j_fu_122[1]_i_2_n_0\
    );
\j_fu_122[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EFFFEFFF0000"
    )
        port map (
      I0 => indvar_flatten19_fu_130_reg(2),
      I1 => indvar_flatten19_fu_130_reg(1),
      I2 => indvar_flatten19_fu_130_reg(3),
      I3 => indvar_flatten19_fu_130_reg(0),
      I4 => j_fu_122(0),
      I5 => j_fu_122(1),
      O => add_ln43_fu_536_p2(1)
    );
\j_fu_122_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \j_fu_122[1]_i_2_n_0\,
      D => add_ln43_fu_536_p2(0),
      Q => j_fu_122(0),
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\j_fu_122_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \j_fu_122[1]_i_2_n_0\,
      D => add_ln43_fu_536_p2(1),
      Q => j_fu_122(1),
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\q0[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFAAFFAAFFAAFE"
    )
        port map (
      I0 => \q0[7]_i_2_n_0\,
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \q0_reg[7]\,
      I5 => \q0_reg[7]_0\(0),
      O => E(0)
    );
\q0[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => Q(1),
      O => \q0[7]_i_2_n_0\
    );
ram_reg_0_15_0_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => Q(1),
      I1 => ram_reg_0_15_0_0_i_9_n_0,
      I2 => trunc_ln41_reg_676(1),
      I3 => trunc_ln41_reg_676(3),
      I4 => trunc_ln41_reg_676(2),
      I5 => trunc_ln41_reg_676(0),
      O => p_0_in
    );
ram_reg_0_15_0_0_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2DD2FFFF2DD20000"
    )
        port map (
      I0 => p_shl_fu_579_p3(2),
      I1 => j_1_mid2_reg_665(0),
      I2 => p_shl_fu_579_p3(3),
      I3 => j_1_mid2_reg_665(1),
      I4 => Q(1),
      I5 => Q(6),
      O => ram_reg_0_15_0_0_i_10_n_0
    );
ram_reg_0_15_0_0_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DD4D"
    )
        port map (
      I0 => p_shl_fu_579_p3(3),
      I1 => j_1_mid2_reg_665(1),
      I2 => p_shl_fu_579_p3(2),
      I3 => j_1_mid2_reg_665(0),
      O => ram_reg_0_15_0_0_i_11_n_0
    );
\ram_reg_0_15_0_0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => Q(1),
      I1 => ram_reg_0_15_0_0_i_9_n_0,
      I2 => trunc_ln41_reg_676(0),
      I3 => trunc_ln41_reg_676(1),
      I4 => trunc_ln41_reg_676(3),
      I5 => trunc_ln41_reg_676(2),
      O => \p_0_in__0\
    );
\ram_reg_0_15_0_0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => Q(1),
      I1 => ram_reg_0_15_0_0_i_9_n_0,
      I2 => trunc_ln41_reg_676(3),
      I3 => trunc_ln41_reg_676(2),
      I4 => trunc_ln41_reg_676(1),
      I5 => trunc_ln41_reg_676(0),
      O => \p_0_in__1\
    );
\ram_reg_0_15_0_0_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => Q(1),
      I1 => ram_reg_0_15_0_0_i_9_n_0,
      I2 => trunc_ln41_reg_676(0),
      I3 => trunc_ln41_reg_676(1),
      I4 => trunc_ln41_reg_676(2),
      I5 => trunc_ln41_reg_676(3),
      O => \p_0_in__10\
    );
\ram_reg_0_15_0_0_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => Q(1),
      I1 => ram_reg_0_15_0_0_i_9_n_0,
      I2 => trunc_ln41_reg_676(3),
      I3 => trunc_ln41_reg_676(2),
      I4 => trunc_ln41_reg_676(1),
      I5 => trunc_ln41_reg_676(0),
      O => \p_0_in__11\
    );
\ram_reg_0_15_0_0_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => Q(1),
      I1 => ram_reg_0_15_0_0_i_9_n_0,
      I2 => trunc_ln41_reg_676(0),
      I3 => trunc_ln41_reg_676(3),
      I4 => trunc_ln41_reg_676(2),
      I5 => trunc_ln41_reg_676(1),
      O => \p_0_in__12\
    );
\ram_reg_0_15_0_0_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => Q(1),
      I1 => ram_reg_0_15_0_0_i_9_n_0,
      I2 => trunc_ln41_reg_676(3),
      I3 => trunc_ln41_reg_676(2),
      I4 => trunc_ln41_reg_676(1),
      I5 => trunc_ln41_reg_676(0),
      O => \p_0_in__13\
    );
\ram_reg_0_15_0_0_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => Q(1),
      I1 => ram_reg_0_15_0_0_i_9_n_0,
      I2 => trunc_ln41_reg_676(0),
      I3 => trunc_ln41_reg_676(3),
      I4 => trunc_ln41_reg_676(2),
      I5 => trunc_ln41_reg_676(1),
      O => \p_0_in__14\
    );
\ram_reg_0_15_0_0_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => Q(1),
      I1 => ram_reg_0_15_0_0_i_9_n_0,
      I2 => trunc_ln41_reg_676(0),
      I3 => trunc_ln41_reg_676(1),
      I4 => trunc_ln41_reg_676(2),
      I5 => trunc_ln41_reg_676(3),
      O => \p_0_in__2\
    );
\ram_reg_0_15_0_0_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => Q(1),
      I1 => ram_reg_0_15_0_0_i_9_n_0,
      I2 => trunc_ln41_reg_676(1),
      I3 => trunc_ln41_reg_676(2),
      I4 => trunc_ln41_reg_676(3),
      I5 => trunc_ln41_reg_676(0),
      O => \p_0_in__3\
    );
\ram_reg_0_15_0_0_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => Q(1),
      I1 => ram_reg_0_15_0_0_i_9_n_0,
      I2 => trunc_ln41_reg_676(0),
      I3 => trunc_ln41_reg_676(1),
      I4 => trunc_ln41_reg_676(2),
      I5 => trunc_ln41_reg_676(3),
      O => \p_0_in__4\
    );
\ram_reg_0_15_0_0_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => Q(1),
      I1 => ram_reg_0_15_0_0_i_9_n_0,
      I2 => trunc_ln41_reg_676(2),
      I3 => trunc_ln41_reg_676(3),
      I4 => trunc_ln41_reg_676(1),
      I5 => trunc_ln41_reg_676(0),
      O => \p_0_in__5\
    );
\ram_reg_0_15_0_0_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => Q(1),
      I1 => ram_reg_0_15_0_0_i_9_n_0,
      I2 => trunc_ln41_reg_676(0),
      I3 => trunc_ln41_reg_676(1),
      I4 => trunc_ln41_reg_676(3),
      I5 => trunc_ln41_reg_676(2),
      O => \p_0_in__6\
    );
\ram_reg_0_15_0_0_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => Q(1),
      I1 => ram_reg_0_15_0_0_i_9_n_0,
      I2 => trunc_ln41_reg_676(1),
      I3 => trunc_ln41_reg_676(3),
      I4 => trunc_ln41_reg_676(2),
      I5 => trunc_ln41_reg_676(0),
      O => \p_0_in__7\
    );
\ram_reg_0_15_0_0_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => Q(1),
      I1 => ram_reg_0_15_0_0_i_9_n_0,
      I2 => trunc_ln41_reg_676(0),
      I3 => trunc_ln41_reg_676(1),
      I4 => trunc_ln41_reg_676(3),
      I5 => trunc_ln41_reg_676(2),
      O => \p_0_in__8\
    );
\ram_reg_0_15_0_0_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => Q(1),
      I1 => ram_reg_0_15_0_0_i_9_n_0,
      I2 => trunc_ln41_reg_676(3),
      I3 => trunc_ln41_reg_676(2),
      I4 => trunc_ln41_reg_676(1),
      I5 => trunc_ln41_reg_676(0),
      O => \p_0_in__9\
    );
ram_reg_0_15_0_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F6F6F6F6F6F6F60"
    )
        port map (
      I0 => j_1_mid2_reg_665(0),
      I1 => p_shl_fu_579_p3(2),
      I2 => Q(1),
      I3 => Q(5),
      I4 => Q(4),
      I5 => Q(6),
      O => w_buf_address0(0)
    );
ram_reg_0_15_0_0_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAFE"
    )
        port map (
      I0 => ram_reg_0_15_0_0_i_10_n_0,
      I1 => Q(3),
      I2 => Q(4),
      I3 => Q(1),
      I4 => Q(5),
      O => w_buf_address0(1)
    );
ram_reg_0_15_0_0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00FEEEE"
    )
        port map (
      I0 => Q(6),
      I1 => Q(5),
      I2 => ram_reg_0_15_0_0_i_11_n_0,
      I3 => p_shl_fu_579_p3(2),
      I4 => Q(1),
      O => w_buf_address0(2)
    );
ram_reg_0_15_0_0_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => Q(1),
      I1 => p_shl_fu_579_p3(3),
      I2 => j_1_mid2_reg_665(1),
      I3 => p_shl_fu_579_p3(2),
      O => \ap_CS_fsm_reg[20]\(0)
    );
ram_reg_0_15_0_0_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0,
      O => ram_reg_0_15_0_0_i_9_n_0
    );
\select_ln42_reg_670[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0,
      O => ap_block_pp0_stage0_subdone_grp0_done_reg
    );
\select_ln42_reg_670_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => select_ln42_fu_490_p3(0),
      Q => p_shl_fu_579_p3(2),
      R => '0'
    );
\select_ln42_reg_670_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => select_ln42_fu_490_p3(1),
      Q => p_shl_fu_579_p3(3),
      R => '0'
    );
\trunc_ln41_reg_676[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA6A"
    )
        port map (
      I0 => c_fu_134_reg(0),
      I1 => indvar_flatten19_fu_130_reg(0),
      I2 => indvar_flatten19_fu_130_reg(3),
      I3 => indvar_flatten19_fu_130_reg(1),
      I4 => indvar_flatten19_fu_130_reg(2),
      O => select_ln41_1_fu_462_p3(0)
    );
\trunc_ln41_reg_676[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFF02000000"
    )
        port map (
      I0 => c_fu_134_reg(0),
      I1 => indvar_flatten19_fu_130_reg(2),
      I2 => indvar_flatten19_fu_130_reg(1),
      I3 => indvar_flatten19_fu_130_reg(3),
      I4 => indvar_flatten19_fu_130_reg(0),
      I5 => c_fu_134_reg(1),
      O => select_ln41_1_fu_462_p3(1)
    );
\trunc_ln41_reg_676[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_0_in_0,
      I1 => c_fu_134_reg(0),
      I2 => c_fu_134_reg(1),
      I3 => c_fu_134_reg(2),
      O => select_ln41_1_fu_462_p3(2)
    );
\trunc_ln41_reg_676[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => c_fu_134_reg(1),
      I1 => c_fu_134_reg(0),
      I2 => p_0_in_0,
      I3 => c_fu_134_reg(2),
      I4 => c_fu_134_reg(3),
      O => select_ln41_1_fu_462_p3(3)
    );
\trunc_ln41_reg_676_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => select_ln41_1_fu_462_p3(0),
      Q => trunc_ln41_reg_676(0),
      R => '0'
    );
\trunc_ln41_reg_676_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => select_ln41_1_fu_462_p3(1),
      Q => trunc_ln41_reg_676(1),
      R => '0'
    );
\trunc_ln41_reg_676_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => select_ln41_1_fu_462_p3(2),
      Q => trunc_ln41_reg_676(2),
      R => '0'
    );
\trunc_ln41_reg_676_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => select_ln41_1_fu_462_p3(3),
      Q => trunc_ln41_reg_676(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_burst_sequential is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : out STD_LOGIC_VECTOR ( 61 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_ready_t_reg : out STD_LOGIC;
    \could_multi_bursts.burst_valid_reg_0\ : out STD_LOGIC;
    push : out STD_LOGIC;
    ost_ctrl_info : out STD_LOGIC;
    \could_multi_bursts.burst_len_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \data_p1_reg[0]\ : in STD_LOGIC;
    \bus_wide_gen.offset_full_n\ : in STD_LOGIC;
    ost_ctrl_ready : in STD_LOGIC;
    local_BURST_AWREADY : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \data_p2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_burst_sequential;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_burst_sequential is
  signal B : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal beat_len : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal beat_len1 : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \could_multi_bursts.burst_addr[13]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[13]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[13]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[13]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[17]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[17]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[17]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[17]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[21]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[21]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[21]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[21]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[25]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[25]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[25]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[25]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[29]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[29]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[29]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[29]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[2]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[2]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[2]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[2]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[2]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[2]_i_7_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[33]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[33]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[33]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[33]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[37]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[37]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[37]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[37]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[41]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[41]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[41]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[41]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[45]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[45]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[45]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[45]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[49]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[49]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[49]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[49]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[53]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[53]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[53]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[53]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[57]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[57]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[57]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[57]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[5]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[5]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[5]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[5]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[5]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[5]_i_7_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[61]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[61]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[61]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[9]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[9]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[9]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[9]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[13]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[13]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[13]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[17]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[17]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[17]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[17]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[17]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[21]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[21]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[21]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[21]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[21]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[21]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[21]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[25]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[25]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[25]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[25]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[25]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[25]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[29]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[29]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[29]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[29]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[29]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[29]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[29]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[2]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[33]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[33]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[33]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[33]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[33]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[33]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[33]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[33]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[37]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[37]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[37]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[37]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[37]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[37]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[37]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[37]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[41]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[41]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[41]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[41]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[41]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[41]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[41]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[41]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[45]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[45]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[45]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[45]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[45]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[45]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[45]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[45]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[49]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[49]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[49]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[49]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[49]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[49]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[49]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[49]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[53]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[53]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[53]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[53]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[53]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[53]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[53]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[53]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[57]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[57]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[57]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[57]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[57]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[57]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[57]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[57]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[5]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[61]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[61]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[61]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[61]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[61]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[9]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.burst_len_next\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \could_multi_bursts.burst_len_plus1[0]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_len_plus1[1]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_len_plus1[2]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_len_plus1[3]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_len_plus1[4]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_valid_i_1_n_0\ : STD_LOGIC;
  signal \^could_multi_bursts.burst_valid_reg_0\ : STD_LOGIC;
  signal \could_multi_bursts.first_loop\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_reg_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_reg_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[5]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \could_multi_bursts.sect_handling_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.sect_handling_reg_n_0\ : STD_LOGIC;
  signal end_from_4k : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal end_from_4k1 : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \end_from_4k1_carry__0_n_0\ : STD_LOGIC;
  signal \end_from_4k1_carry__0_n_1\ : STD_LOGIC;
  signal \end_from_4k1_carry__0_n_2\ : STD_LOGIC;
  signal \end_from_4k1_carry__0_n_3\ : STD_LOGIC;
  signal \end_from_4k1_carry__1_n_1\ : STD_LOGIC;
  signal \end_from_4k1_carry__1_n_2\ : STD_LOGIC;
  signal \end_from_4k1_carry__1_n_3\ : STD_LOGIC;
  signal end_from_4k1_carry_n_0 : STD_LOGIC;
  signal end_from_4k1_carry_n_1 : STD_LOGIC;
  signal end_from_4k1_carry_n_2 : STD_LOGIC;
  signal end_from_4k1_carry_n_3 : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal first_sect_reg_n_0 : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal last_sect_buf : STD_LOGIC;
  signal last_sect_i_10_n_0 : STD_LOGIC;
  signal last_sect_i_11_n_0 : STD_LOGIC;
  signal last_sect_i_12_n_0 : STD_LOGIC;
  signal last_sect_i_13_n_0 : STD_LOGIC;
  signal last_sect_i_2_n_0 : STD_LOGIC;
  signal last_sect_i_3_n_0 : STD_LOGIC;
  signal last_sect_i_4_n_0 : STD_LOGIC;
  signal last_sect_i_5_n_0 : STD_LOGIC;
  signal last_sect_i_6_n_0 : STD_LOGIC;
  signal last_sect_i_7_n_0 : STD_LOGIC;
  signal last_sect_i_8_n_0 : STD_LOGIC;
  signal last_sect_i_9_n_0 : STD_LOGIC;
  signal last_sect_reg_n_0 : STD_LOGIC;
  signal last_sect_tmp : STD_LOGIC;
  signal next_req : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_15_in : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 11 downto 5 );
  signal req_handling_reg_n_0 : STD_LOGIC;
  signal rs_req_n_10 : STD_LOGIC;
  signal rs_req_n_100 : STD_LOGIC;
  signal rs_req_n_101 : STD_LOGIC;
  signal rs_req_n_102 : STD_LOGIC;
  signal rs_req_n_103 : STD_LOGIC;
  signal rs_req_n_104 : STD_LOGIC;
  signal rs_req_n_105 : STD_LOGIC;
  signal rs_req_n_106 : STD_LOGIC;
  signal rs_req_n_107 : STD_LOGIC;
  signal rs_req_n_108 : STD_LOGIC;
  signal rs_req_n_109 : STD_LOGIC;
  signal rs_req_n_11 : STD_LOGIC;
  signal rs_req_n_110 : STD_LOGIC;
  signal rs_req_n_111 : STD_LOGIC;
  signal rs_req_n_112 : STD_LOGIC;
  signal rs_req_n_113 : STD_LOGIC;
  signal rs_req_n_114 : STD_LOGIC;
  signal rs_req_n_115 : STD_LOGIC;
  signal rs_req_n_116 : STD_LOGIC;
  signal rs_req_n_117 : STD_LOGIC;
  signal rs_req_n_118 : STD_LOGIC;
  signal rs_req_n_119 : STD_LOGIC;
  signal rs_req_n_12 : STD_LOGIC;
  signal rs_req_n_120 : STD_LOGIC;
  signal rs_req_n_121 : STD_LOGIC;
  signal rs_req_n_122 : STD_LOGIC;
  signal rs_req_n_123 : STD_LOGIC;
  signal rs_req_n_126 : STD_LOGIC;
  signal rs_req_n_13 : STD_LOGIC;
  signal rs_req_n_14 : STD_LOGIC;
  signal rs_req_n_15 : STD_LOGIC;
  signal rs_req_n_157 : STD_LOGIC;
  signal rs_req_n_158 : STD_LOGIC;
  signal rs_req_n_159 : STD_LOGIC;
  signal rs_req_n_16 : STD_LOGIC;
  signal rs_req_n_160 : STD_LOGIC;
  signal rs_req_n_161 : STD_LOGIC;
  signal rs_req_n_162 : STD_LOGIC;
  signal rs_req_n_163 : STD_LOGIC;
  signal rs_req_n_164 : STD_LOGIC;
  signal rs_req_n_165 : STD_LOGIC;
  signal rs_req_n_166 : STD_LOGIC;
  signal rs_req_n_167 : STD_LOGIC;
  signal rs_req_n_168 : STD_LOGIC;
  signal rs_req_n_17 : STD_LOGIC;
  signal rs_req_n_18 : STD_LOGIC;
  signal rs_req_n_19 : STD_LOGIC;
  signal rs_req_n_2 : STD_LOGIC;
  signal rs_req_n_20 : STD_LOGIC;
  signal rs_req_n_21 : STD_LOGIC;
  signal rs_req_n_22 : STD_LOGIC;
  signal rs_req_n_23 : STD_LOGIC;
  signal rs_req_n_24 : STD_LOGIC;
  signal rs_req_n_25 : STD_LOGIC;
  signal rs_req_n_26 : STD_LOGIC;
  signal rs_req_n_27 : STD_LOGIC;
  signal rs_req_n_28 : STD_LOGIC;
  signal rs_req_n_29 : STD_LOGIC;
  signal rs_req_n_30 : STD_LOGIC;
  signal rs_req_n_31 : STD_LOGIC;
  signal rs_req_n_32 : STD_LOGIC;
  signal rs_req_n_33 : STD_LOGIC;
  signal rs_req_n_34 : STD_LOGIC;
  signal rs_req_n_35 : STD_LOGIC;
  signal rs_req_n_36 : STD_LOGIC;
  signal rs_req_n_37 : STD_LOGIC;
  signal rs_req_n_38 : STD_LOGIC;
  signal rs_req_n_39 : STD_LOGIC;
  signal rs_req_n_40 : STD_LOGIC;
  signal rs_req_n_41 : STD_LOGIC;
  signal rs_req_n_42 : STD_LOGIC;
  signal rs_req_n_43 : STD_LOGIC;
  signal rs_req_n_44 : STD_LOGIC;
  signal rs_req_n_45 : STD_LOGIC;
  signal rs_req_n_46 : STD_LOGIC;
  signal rs_req_n_47 : STD_LOGIC;
  signal rs_req_n_48 : STD_LOGIC;
  signal rs_req_n_49 : STD_LOGIC;
  signal rs_req_n_5 : STD_LOGIC;
  signal rs_req_n_50 : STD_LOGIC;
  signal rs_req_n_51 : STD_LOGIC;
  signal rs_req_n_52 : STD_LOGIC;
  signal rs_req_n_53 : STD_LOGIC;
  signal rs_req_n_54 : STD_LOGIC;
  signal rs_req_n_55 : STD_LOGIC;
  signal rs_req_n_56 : STD_LOGIC;
  signal rs_req_n_6 : STD_LOGIC;
  signal rs_req_n_60 : STD_LOGIC;
  signal rs_req_n_61 : STD_LOGIC;
  signal rs_req_n_62 : STD_LOGIC;
  signal rs_req_n_63 : STD_LOGIC;
  signal rs_req_n_64 : STD_LOGIC;
  signal rs_req_n_65 : STD_LOGIC;
  signal rs_req_n_66 : STD_LOGIC;
  signal rs_req_n_67 : STD_LOGIC;
  signal rs_req_n_68 : STD_LOGIC;
  signal rs_req_n_69 : STD_LOGIC;
  signal rs_req_n_7 : STD_LOGIC;
  signal rs_req_n_70 : STD_LOGIC;
  signal rs_req_n_71 : STD_LOGIC;
  signal rs_req_n_72 : STD_LOGIC;
  signal rs_req_n_73 : STD_LOGIC;
  signal rs_req_n_74 : STD_LOGIC;
  signal rs_req_n_75 : STD_LOGIC;
  signal rs_req_n_76 : STD_LOGIC;
  signal rs_req_n_77 : STD_LOGIC;
  signal rs_req_n_78 : STD_LOGIC;
  signal rs_req_n_79 : STD_LOGIC;
  signal rs_req_n_8 : STD_LOGIC;
  signal rs_req_n_80 : STD_LOGIC;
  signal rs_req_n_81 : STD_LOGIC;
  signal rs_req_n_82 : STD_LOGIC;
  signal rs_req_n_83 : STD_LOGIC;
  signal rs_req_n_84 : STD_LOGIC;
  signal rs_req_n_85 : STD_LOGIC;
  signal rs_req_n_86 : STD_LOGIC;
  signal rs_req_n_87 : STD_LOGIC;
  signal rs_req_n_88 : STD_LOGIC;
  signal rs_req_n_89 : STD_LOGIC;
  signal rs_req_n_9 : STD_LOGIC;
  signal rs_req_n_90 : STD_LOGIC;
  signal rs_req_n_91 : STD_LOGIC;
  signal rs_req_n_92 : STD_LOGIC;
  signal rs_req_n_93 : STD_LOGIC;
  signal rs_req_n_94 : STD_LOGIC;
  signal rs_req_n_95 : STD_LOGIC;
  signal rs_req_n_96 : STD_LOGIC;
  signal rs_req_n_97 : STD_LOGIC;
  signal rs_req_n_98 : STD_LOGIC;
  signal rs_req_n_99 : STD_LOGIC;
  signal sect_addr : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal sect_addr_buf : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \sect_addr_buf[11]_i_1_n_0\ : STD_LOGIC;
  signal sect_cnt : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal sect_cnt0 : STD_LOGIC_VECTOR ( 51 downto 1 );
  signal \sect_cnt0_carry__0_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__11_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__11_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_3\ : STD_LOGIC;
  signal sect_cnt0_carry_n_0 : STD_LOGIC;
  signal sect_cnt0_carry_n_1 : STD_LOGIC;
  signal sect_cnt0_carry_n_2 : STD_LOGIC;
  signal sect_cnt0_carry_n_3 : STD_LOGIC;
  signal \sect_len_buf[0]_i_1_n_0\ : STD_LOGIC;
  signal \sect_len_buf[1]_i_1_n_0\ : STD_LOGIC;
  signal \sect_len_buf[2]_i_1_n_0\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_1_n_0\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal sect_total : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal sect_total1 : STD_LOGIC_VECTOR ( 31 downto 12 );
  signal \sect_total[3]_i_10_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_11_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_12_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_13_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_14_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_4_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_5_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_6_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_7_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_9_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_2_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_3_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_4_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_5_n_0\ : STD_LOGIC;
  signal \sect_total_buf[12]_i_2_n_0\ : STD_LOGIC;
  signal \sect_total_buf[12]_i_3_n_0\ : STD_LOGIC;
  signal \sect_total_buf[12]_i_4_n_0\ : STD_LOGIC;
  signal \sect_total_buf[12]_i_5_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_2_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_3_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_4_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_5_n_0\ : STD_LOGIC;
  signal \sect_total_buf[4]_i_2_n_0\ : STD_LOGIC;
  signal \sect_total_buf[4]_i_3_n_0\ : STD_LOGIC;
  signal \sect_total_buf[4]_i_4_n_0\ : STD_LOGIC;
  signal \sect_total_buf[4]_i_5_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_2_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_3_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_4_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_5_n_0\ : STD_LOGIC;
  signal sect_total_buf_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \sect_total_buf_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \single_sect__18\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[12]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[13]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[14]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[15]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[16]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[17]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[18]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[19]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[20]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[21]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[22]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[23]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[24]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[25]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[26]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[27]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[28]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[29]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[30]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[31]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[32]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[33]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[34]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[35]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[36]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[37]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[38]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[39]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[40]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[41]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[42]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[43]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[44]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[45]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[46]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[47]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[48]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[49]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[50]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[51]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[52]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[53]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[54]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[55]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[56]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[57]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[58]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[59]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[60]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[61]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[62]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[63]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[9]\ : STD_LOGIC;
  signal start_to_4k : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal start_to_4k0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \NLW_could_multi_bursts.burst_addr_reg[2]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_could_multi_bursts.burst_addr_reg[61]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_could_multi_bursts.burst_addr_reg[61]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_end_from_4k1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_end_from_4k1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sect_cnt0_carry__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sect_cnt0_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sect_total_buf_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \could_multi_bursts.burst_addr_reg[13]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.burst_addr_reg[13]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.burst_addr_reg[17]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.burst_addr_reg[17]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.burst_addr_reg[21]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.burst_addr_reg[21]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.burst_addr_reg[25]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.burst_addr_reg[25]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.burst_addr_reg[29]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.burst_addr_reg[29]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.burst_addr_reg[2]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.burst_addr_reg[2]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.burst_addr_reg[33]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.burst_addr_reg[33]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.burst_addr_reg[37]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.burst_addr_reg[37]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.burst_addr_reg[41]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.burst_addr_reg[41]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.burst_addr_reg[45]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.burst_addr_reg[45]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.burst_addr_reg[49]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.burst_addr_reg[49]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.burst_addr_reg[53]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.burst_addr_reg[53]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.burst_addr_reg[57]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.burst_addr_reg[57]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.burst_addr_reg[5]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.burst_addr_reg[5]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.burst_addr_reg[61]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.burst_addr_reg[61]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.burst_addr_reg[9]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.burst_addr_reg[9]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_len[0]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_len[1]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_len[2]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_len[3]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_len_plus1[0]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_len_plus1[1]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_len_plus1[2]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_len_plus1[3]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_len_plus1[4]_i_2\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_valid_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[0]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1\ : label is "soft_lutpair213";
  attribute ADDER_THRESHOLD of end_from_4k1_carry : label is 35;
  attribute ADDER_THRESHOLD of \end_from_4k1_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \end_from_4k1_carry__1\ : label is 35;
  attribute SOFT_HLUTNM of \mem_reg[14][0]_srl15_i_1__4\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \mem_reg[14][0]_srl15_i_2\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \sect_addr_buf[2]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \sect_addr_buf[32]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \sect_addr_buf[33]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \sect_addr_buf[34]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \sect_addr_buf[35]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \sect_addr_buf[36]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \sect_addr_buf[37]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \sect_addr_buf[38]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \sect_addr_buf[39]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \sect_addr_buf[40]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \sect_addr_buf[41]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \sect_addr_buf[42]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \sect_addr_buf[43]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \sect_addr_buf[44]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \sect_addr_buf[45]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \sect_addr_buf[46]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \sect_addr_buf[47]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \sect_addr_buf[48]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \sect_addr_buf[49]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \sect_addr_buf[50]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \sect_addr_buf[51]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \sect_addr_buf[52]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \sect_addr_buf[53]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \sect_addr_buf[54]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \sect_addr_buf[55]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \sect_addr_buf[56]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \sect_addr_buf[57]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \sect_addr_buf[58]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \sect_addr_buf[59]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \sect_addr_buf[60]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \sect_addr_buf[61]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \sect_addr_buf[62]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \sect_addr_buf[63]_i_2\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \sect_addr_buf[6]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1\ : label is "soft_lutpair245";
  attribute ADDER_THRESHOLD of sect_cnt0_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS of sect_cnt0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__10\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__10\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__11\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__11\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__7\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__7\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__8\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__8\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__9\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__9\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[0]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \sect_total_buf_reg[0]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[12]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \sect_total_buf_reg[12]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[16]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \sect_total_buf_reg[16]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[4]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \sect_total_buf_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[8]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \sect_total_buf_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  E(0) <= \^e\(0);
  SR(0) <= \^sr\(0);
  \could_multi_bursts.burst_valid_reg_0\ <= \^could_multi_bursts.burst_valid_reg_0\;
  \in\(61 downto 0) <= \^in\(61 downto 0);
\beat_len_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => beat_len1(2),
      Q => beat_len(0),
      R => \^sr\(0)
    );
\beat_len_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => beat_len1(3),
      Q => beat_len(1),
      R => \^sr\(0)
    );
\beat_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => beat_len1(4),
      Q => beat_len(2),
      R => \^sr\(0)
    );
\beat_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => beat_len1(5),
      Q => beat_len(3),
      R => \^sr\(0)
    );
\beat_len_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => beat_len1(6),
      Q => beat_len(4),
      R => \^sr\(0)
    );
\beat_len_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => beat_len1(7),
      Q => beat_len(5),
      R => \^sr\(0)
    );
\beat_len_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => beat_len1(8),
      Q => beat_len(6),
      R => \^sr\(0)
    );
\beat_len_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => beat_len1(9),
      Q => beat_len(7),
      R => \^sr\(0)
    );
\beat_len_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => beat_len1(10),
      Q => beat_len(8),
      R => \^sr\(0)
    );
\beat_len_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => beat_len1(11),
      Q => beat_len(9),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(16),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(14),
      O => \could_multi_bursts.burst_addr[13]_i_2_n_0\
    );
\could_multi_bursts.burst_addr[13]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(15),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(13),
      O => \could_multi_bursts.burst_addr[13]_i_3_n_0\
    );
\could_multi_bursts.burst_addr[13]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(14),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(12),
      O => \could_multi_bursts.burst_addr[13]_i_4_n_0\
    );
\could_multi_bursts.burst_addr[13]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(13),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(11),
      O => \could_multi_bursts.burst_addr[13]_i_5_n_0\
    );
\could_multi_bursts.burst_addr[17]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(20),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(18),
      O => \could_multi_bursts.burst_addr[17]_i_2_n_0\
    );
\could_multi_bursts.burst_addr[17]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(19),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(17),
      O => \could_multi_bursts.burst_addr[17]_i_3_n_0\
    );
\could_multi_bursts.burst_addr[17]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(18),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(16),
      O => \could_multi_bursts.burst_addr[17]_i_4_n_0\
    );
\could_multi_bursts.burst_addr[17]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(17),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(15),
      O => \could_multi_bursts.burst_addr[17]_i_5_n_0\
    );
\could_multi_bursts.burst_addr[21]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(24),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(22),
      O => \could_multi_bursts.burst_addr[21]_i_2_n_0\
    );
\could_multi_bursts.burst_addr[21]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(23),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(21),
      O => \could_multi_bursts.burst_addr[21]_i_3_n_0\
    );
\could_multi_bursts.burst_addr[21]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(22),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(20),
      O => \could_multi_bursts.burst_addr[21]_i_4_n_0\
    );
\could_multi_bursts.burst_addr[21]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(21),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(19),
      O => \could_multi_bursts.burst_addr[21]_i_5_n_0\
    );
\could_multi_bursts.burst_addr[25]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(28),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(26),
      O => \could_multi_bursts.burst_addr[25]_i_2_n_0\
    );
\could_multi_bursts.burst_addr[25]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(27),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(25),
      O => \could_multi_bursts.burst_addr[25]_i_3_n_0\
    );
\could_multi_bursts.burst_addr[25]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(26),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(24),
      O => \could_multi_bursts.burst_addr[25]_i_4_n_0\
    );
\could_multi_bursts.burst_addr[25]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(25),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(23),
      O => \could_multi_bursts.burst_addr[25]_i_5_n_0\
    );
\could_multi_bursts.burst_addr[29]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(32),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(30),
      O => \could_multi_bursts.burst_addr[29]_i_2_n_0\
    );
\could_multi_bursts.burst_addr[29]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(31),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(29),
      O => \could_multi_bursts.burst_addr[29]_i_3_n_0\
    );
\could_multi_bursts.burst_addr[29]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(30),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(28),
      O => \could_multi_bursts.burst_addr[29]_i_4_n_0\
    );
\could_multi_bursts.burst_addr[29]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(29),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(27),
      O => \could_multi_bursts.burst_addr[29]_i_5_n_0\
    );
\could_multi_bursts.burst_addr[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => B(4),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.burst_addr[2]_i_2_n_0\
    );
\could_multi_bursts.burst_addr[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => B(3),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.burst_addr[2]_i_3_n_0\
    );
\could_multi_bursts.burst_addr[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => B(2),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.burst_addr[2]_i_4_n_0\
    );
\could_multi_bursts.burst_addr[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => B(4),
      I1 => \^in\(2),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(4),
      O => \could_multi_bursts.burst_addr[2]_i_5_n_0\
    );
\could_multi_bursts.burst_addr[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => B(3),
      I1 => \^in\(1),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(3),
      O => \could_multi_bursts.burst_addr[2]_i_6_n_0\
    );
\could_multi_bursts.burst_addr[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => B(2),
      I1 => \^in\(0),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(2),
      O => \could_multi_bursts.burst_addr[2]_i_7_n_0\
    );
\could_multi_bursts.burst_addr[33]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(36),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(34),
      O => \could_multi_bursts.burst_addr[33]_i_2_n_0\
    );
\could_multi_bursts.burst_addr[33]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(35),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(33),
      O => \could_multi_bursts.burst_addr[33]_i_3_n_0\
    );
\could_multi_bursts.burst_addr[33]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(34),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(32),
      O => \could_multi_bursts.burst_addr[33]_i_4_n_0\
    );
\could_multi_bursts.burst_addr[33]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(33),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(31),
      O => \could_multi_bursts.burst_addr[33]_i_5_n_0\
    );
\could_multi_bursts.burst_addr[37]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(40),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(38),
      O => \could_multi_bursts.burst_addr[37]_i_2_n_0\
    );
\could_multi_bursts.burst_addr[37]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(39),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(37),
      O => \could_multi_bursts.burst_addr[37]_i_3_n_0\
    );
\could_multi_bursts.burst_addr[37]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(38),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(36),
      O => \could_multi_bursts.burst_addr[37]_i_4_n_0\
    );
\could_multi_bursts.burst_addr[37]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(37),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(35),
      O => \could_multi_bursts.burst_addr[37]_i_5_n_0\
    );
\could_multi_bursts.burst_addr[41]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(44),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(42),
      O => \could_multi_bursts.burst_addr[41]_i_2_n_0\
    );
\could_multi_bursts.burst_addr[41]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(43),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(41),
      O => \could_multi_bursts.burst_addr[41]_i_3_n_0\
    );
\could_multi_bursts.burst_addr[41]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(42),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(40),
      O => \could_multi_bursts.burst_addr[41]_i_4_n_0\
    );
\could_multi_bursts.burst_addr[41]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(41),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(39),
      O => \could_multi_bursts.burst_addr[41]_i_5_n_0\
    );
\could_multi_bursts.burst_addr[45]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(48),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(46),
      O => \could_multi_bursts.burst_addr[45]_i_2_n_0\
    );
\could_multi_bursts.burst_addr[45]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(47),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(45),
      O => \could_multi_bursts.burst_addr[45]_i_3_n_0\
    );
\could_multi_bursts.burst_addr[45]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(46),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(44),
      O => \could_multi_bursts.burst_addr[45]_i_4_n_0\
    );
\could_multi_bursts.burst_addr[45]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(45),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(43),
      O => \could_multi_bursts.burst_addr[45]_i_5_n_0\
    );
\could_multi_bursts.burst_addr[49]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(52),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(50),
      O => \could_multi_bursts.burst_addr[49]_i_2_n_0\
    );
\could_multi_bursts.burst_addr[49]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(51),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(49),
      O => \could_multi_bursts.burst_addr[49]_i_3_n_0\
    );
\could_multi_bursts.burst_addr[49]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(50),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(48),
      O => \could_multi_bursts.burst_addr[49]_i_4_n_0\
    );
\could_multi_bursts.burst_addr[49]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(49),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(47),
      O => \could_multi_bursts.burst_addr[49]_i_5_n_0\
    );
\could_multi_bursts.burst_addr[53]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(56),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(54),
      O => \could_multi_bursts.burst_addr[53]_i_2_n_0\
    );
\could_multi_bursts.burst_addr[53]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(55),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(53),
      O => \could_multi_bursts.burst_addr[53]_i_3_n_0\
    );
\could_multi_bursts.burst_addr[53]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(54),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(52),
      O => \could_multi_bursts.burst_addr[53]_i_4_n_0\
    );
\could_multi_bursts.burst_addr[53]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(53),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(51),
      O => \could_multi_bursts.burst_addr[53]_i_5_n_0\
    );
\could_multi_bursts.burst_addr[57]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(60),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(58),
      O => \could_multi_bursts.burst_addr[57]_i_2_n_0\
    );
\could_multi_bursts.burst_addr[57]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(59),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(57),
      O => \could_multi_bursts.burst_addr[57]_i_3_n_0\
    );
\could_multi_bursts.burst_addr[57]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(58),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(56),
      O => \could_multi_bursts.burst_addr[57]_i_4_n_0\
    );
\could_multi_bursts.burst_addr[57]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(57),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(55),
      O => \could_multi_bursts.burst_addr[57]_i_5_n_0\
    );
\could_multi_bursts.burst_addr[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => B(6),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.burst_addr[5]_i_2_n_0\
    );
\could_multi_bursts.burst_addr[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => B(5),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.burst_addr[5]_i_3_n_0\
    );
\could_multi_bursts.burst_addr[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(8),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(6),
      O => \could_multi_bursts.burst_addr[5]_i_4_n_0\
    );
\could_multi_bursts.burst_addr[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(7),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(5),
      O => \could_multi_bursts.burst_addr[5]_i_5_n_0\
    );
\could_multi_bursts.burst_addr[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => B(6),
      I1 => \^in\(4),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(6),
      O => \could_multi_bursts.burst_addr[5]_i_6_n_0\
    );
\could_multi_bursts.burst_addr[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => B(5),
      I1 => \^in\(3),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(5),
      O => \could_multi_bursts.burst_addr[5]_i_7_n_0\
    );
\could_multi_bursts.burst_addr[61]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(63),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(61),
      O => \could_multi_bursts.burst_addr[61]_i_2_n_0\
    );
\could_multi_bursts.burst_addr[61]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(62),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(60),
      O => \could_multi_bursts.burst_addr[61]_i_3_n_0\
    );
\could_multi_bursts.burst_addr[61]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(61),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(59),
      O => \could_multi_bursts.burst_addr[61]_i_4_n_0\
    );
\could_multi_bursts.burst_addr[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(12),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(10),
      O => \could_multi_bursts.burst_addr[9]_i_2_n_0\
    );
\could_multi_bursts.burst_addr[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(11),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(9),
      O => \could_multi_bursts.burst_addr[9]_i_3_n_0\
    );
\could_multi_bursts.burst_addr[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(10),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(8),
      O => \could_multi_bursts.burst_addr[9]_i_4_n_0\
    );
\could_multi_bursts.burst_addr[9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(9),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(7),
      O => \could_multi_bursts.burst_addr[9]_i_5_n_0\
    );
\could_multi_bursts.burst_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[9]_i_1_n_6\,
      Q => \^in\(8),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[9]_i_1_n_5\,
      Q => \^in\(9),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[9]_i_1_n_4\,
      Q => \^in\(10),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[13]_i_1_n_7\,
      Q => \^in\(11),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.burst_addr_reg[9]_i_1_n_0\,
      CO(3) => \could_multi_bursts.burst_addr_reg[13]_i_1_n_0\,
      CO(2) => \could_multi_bursts.burst_addr_reg[13]_i_1_n_1\,
      CO(1) => \could_multi_bursts.burst_addr_reg[13]_i_1_n_2\,
      CO(0) => \could_multi_bursts.burst_addr_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.burst_addr_reg[13]_i_1_n_4\,
      O(2) => \could_multi_bursts.burst_addr_reg[13]_i_1_n_5\,
      O(1) => \could_multi_bursts.burst_addr_reg[13]_i_1_n_6\,
      O(0) => \could_multi_bursts.burst_addr_reg[13]_i_1_n_7\,
      S(3) => \could_multi_bursts.burst_addr[13]_i_2_n_0\,
      S(2) => \could_multi_bursts.burst_addr[13]_i_3_n_0\,
      S(1) => \could_multi_bursts.burst_addr[13]_i_4_n_0\,
      S(0) => \could_multi_bursts.burst_addr[13]_i_5_n_0\
    );
\could_multi_bursts.burst_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[13]_i_1_n_6\,
      Q => \^in\(12),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[13]_i_1_n_5\,
      Q => \^in\(13),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[13]_i_1_n_4\,
      Q => \^in\(14),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[17]_i_1_n_7\,
      Q => \^in\(15),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.burst_addr_reg[13]_i_1_n_0\,
      CO(3) => \could_multi_bursts.burst_addr_reg[17]_i_1_n_0\,
      CO(2) => \could_multi_bursts.burst_addr_reg[17]_i_1_n_1\,
      CO(1) => \could_multi_bursts.burst_addr_reg[17]_i_1_n_2\,
      CO(0) => \could_multi_bursts.burst_addr_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.burst_addr_reg[17]_i_1_n_4\,
      O(2) => \could_multi_bursts.burst_addr_reg[17]_i_1_n_5\,
      O(1) => \could_multi_bursts.burst_addr_reg[17]_i_1_n_6\,
      O(0) => \could_multi_bursts.burst_addr_reg[17]_i_1_n_7\,
      S(3) => \could_multi_bursts.burst_addr[17]_i_2_n_0\,
      S(2) => \could_multi_bursts.burst_addr[17]_i_3_n_0\,
      S(1) => \could_multi_bursts.burst_addr[17]_i_4_n_0\,
      S(0) => \could_multi_bursts.burst_addr[17]_i_5_n_0\
    );
\could_multi_bursts.burst_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[17]_i_1_n_6\,
      Q => \^in\(16),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[17]_i_1_n_5\,
      Q => \^in\(17),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[17]_i_1_n_4\,
      Q => \^in\(18),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[21]_i_1_n_7\,
      Q => \^in\(19),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.burst_addr_reg[17]_i_1_n_0\,
      CO(3) => \could_multi_bursts.burst_addr_reg[21]_i_1_n_0\,
      CO(2) => \could_multi_bursts.burst_addr_reg[21]_i_1_n_1\,
      CO(1) => \could_multi_bursts.burst_addr_reg[21]_i_1_n_2\,
      CO(0) => \could_multi_bursts.burst_addr_reg[21]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.burst_addr_reg[21]_i_1_n_4\,
      O(2) => \could_multi_bursts.burst_addr_reg[21]_i_1_n_5\,
      O(1) => \could_multi_bursts.burst_addr_reg[21]_i_1_n_6\,
      O(0) => \could_multi_bursts.burst_addr_reg[21]_i_1_n_7\,
      S(3) => \could_multi_bursts.burst_addr[21]_i_2_n_0\,
      S(2) => \could_multi_bursts.burst_addr[21]_i_3_n_0\,
      S(1) => \could_multi_bursts.burst_addr[21]_i_4_n_0\,
      S(0) => \could_multi_bursts.burst_addr[21]_i_5_n_0\
    );
\could_multi_bursts.burst_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[21]_i_1_n_6\,
      Q => \^in\(20),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[21]_i_1_n_5\,
      Q => \^in\(21),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[21]_i_1_n_4\,
      Q => \^in\(22),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[25]_i_1_n_7\,
      Q => \^in\(23),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.burst_addr_reg[21]_i_1_n_0\,
      CO(3) => \could_multi_bursts.burst_addr_reg[25]_i_1_n_0\,
      CO(2) => \could_multi_bursts.burst_addr_reg[25]_i_1_n_1\,
      CO(1) => \could_multi_bursts.burst_addr_reg[25]_i_1_n_2\,
      CO(0) => \could_multi_bursts.burst_addr_reg[25]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.burst_addr_reg[25]_i_1_n_4\,
      O(2) => \could_multi_bursts.burst_addr_reg[25]_i_1_n_5\,
      O(1) => \could_multi_bursts.burst_addr_reg[25]_i_1_n_6\,
      O(0) => \could_multi_bursts.burst_addr_reg[25]_i_1_n_7\,
      S(3) => \could_multi_bursts.burst_addr[25]_i_2_n_0\,
      S(2) => \could_multi_bursts.burst_addr[25]_i_3_n_0\,
      S(1) => \could_multi_bursts.burst_addr[25]_i_4_n_0\,
      S(0) => \could_multi_bursts.burst_addr[25]_i_5_n_0\
    );
\could_multi_bursts.burst_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[25]_i_1_n_6\,
      Q => \^in\(24),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[25]_i_1_n_5\,
      Q => \^in\(25),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[25]_i_1_n_4\,
      Q => \^in\(26),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[29]_i_1_n_7\,
      Q => \^in\(27),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[29]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.burst_addr_reg[25]_i_1_n_0\,
      CO(3) => \could_multi_bursts.burst_addr_reg[29]_i_1_n_0\,
      CO(2) => \could_multi_bursts.burst_addr_reg[29]_i_1_n_1\,
      CO(1) => \could_multi_bursts.burst_addr_reg[29]_i_1_n_2\,
      CO(0) => \could_multi_bursts.burst_addr_reg[29]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.burst_addr_reg[29]_i_1_n_4\,
      O(2) => \could_multi_bursts.burst_addr_reg[29]_i_1_n_5\,
      O(1) => \could_multi_bursts.burst_addr_reg[29]_i_1_n_6\,
      O(0) => \could_multi_bursts.burst_addr_reg[29]_i_1_n_7\,
      S(3) => \could_multi_bursts.burst_addr[29]_i_2_n_0\,
      S(2) => \could_multi_bursts.burst_addr[29]_i_3_n_0\,
      S(1) => \could_multi_bursts.burst_addr[29]_i_4_n_0\,
      S(0) => \could_multi_bursts.burst_addr[29]_i_5_n_0\
    );
\could_multi_bursts.burst_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[2]_i_1_n_6\,
      Q => \^in\(0),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.burst_addr_reg[2]_i_1_n_0\,
      CO(2) => \could_multi_bursts.burst_addr_reg[2]_i_1_n_1\,
      CO(1) => \could_multi_bursts.burst_addr_reg[2]_i_1_n_2\,
      CO(0) => \could_multi_bursts.burst_addr_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \could_multi_bursts.burst_addr[2]_i_2_n_0\,
      DI(2) => \could_multi_bursts.burst_addr[2]_i_3_n_0\,
      DI(1) => \could_multi_bursts.burst_addr[2]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \could_multi_bursts.burst_addr_reg[2]_i_1_n_4\,
      O(2) => \could_multi_bursts.burst_addr_reg[2]_i_1_n_5\,
      O(1) => \could_multi_bursts.burst_addr_reg[2]_i_1_n_6\,
      O(0) => \NLW_could_multi_bursts.burst_addr_reg[2]_i_1_O_UNCONNECTED\(0),
      S(3) => \could_multi_bursts.burst_addr[2]_i_5_n_0\,
      S(2) => \could_multi_bursts.burst_addr[2]_i_6_n_0\,
      S(1) => \could_multi_bursts.burst_addr[2]_i_7_n_0\,
      S(0) => '0'
    );
\could_multi_bursts.burst_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[29]_i_1_n_6\,
      Q => \^in\(28),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[29]_i_1_n_5\,
      Q => \^in\(29),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[29]_i_1_n_4\,
      Q => \^in\(30),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[33]_i_1_n_7\,
      Q => \^in\(31),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[33]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.burst_addr_reg[29]_i_1_n_0\,
      CO(3) => \could_multi_bursts.burst_addr_reg[33]_i_1_n_0\,
      CO(2) => \could_multi_bursts.burst_addr_reg[33]_i_1_n_1\,
      CO(1) => \could_multi_bursts.burst_addr_reg[33]_i_1_n_2\,
      CO(0) => \could_multi_bursts.burst_addr_reg[33]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.burst_addr_reg[33]_i_1_n_4\,
      O(2) => \could_multi_bursts.burst_addr_reg[33]_i_1_n_5\,
      O(1) => \could_multi_bursts.burst_addr_reg[33]_i_1_n_6\,
      O(0) => \could_multi_bursts.burst_addr_reg[33]_i_1_n_7\,
      S(3) => \could_multi_bursts.burst_addr[33]_i_2_n_0\,
      S(2) => \could_multi_bursts.burst_addr[33]_i_3_n_0\,
      S(1) => \could_multi_bursts.burst_addr[33]_i_4_n_0\,
      S(0) => \could_multi_bursts.burst_addr[33]_i_5_n_0\
    );
\could_multi_bursts.burst_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[33]_i_1_n_6\,
      Q => \^in\(32),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[33]_i_1_n_5\,
      Q => \^in\(33),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[33]_i_1_n_4\,
      Q => \^in\(34),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[37]_i_1_n_7\,
      Q => \^in\(35),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[37]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.burst_addr_reg[33]_i_1_n_0\,
      CO(3) => \could_multi_bursts.burst_addr_reg[37]_i_1_n_0\,
      CO(2) => \could_multi_bursts.burst_addr_reg[37]_i_1_n_1\,
      CO(1) => \could_multi_bursts.burst_addr_reg[37]_i_1_n_2\,
      CO(0) => \could_multi_bursts.burst_addr_reg[37]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.burst_addr_reg[37]_i_1_n_4\,
      O(2) => \could_multi_bursts.burst_addr_reg[37]_i_1_n_5\,
      O(1) => \could_multi_bursts.burst_addr_reg[37]_i_1_n_6\,
      O(0) => \could_multi_bursts.burst_addr_reg[37]_i_1_n_7\,
      S(3) => \could_multi_bursts.burst_addr[37]_i_2_n_0\,
      S(2) => \could_multi_bursts.burst_addr[37]_i_3_n_0\,
      S(1) => \could_multi_bursts.burst_addr[37]_i_4_n_0\,
      S(0) => \could_multi_bursts.burst_addr[37]_i_5_n_0\
    );
\could_multi_bursts.burst_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[37]_i_1_n_6\,
      Q => \^in\(36),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[37]_i_1_n_5\,
      Q => \^in\(37),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[2]_i_1_n_5\,
      Q => \^in\(1),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[37]_i_1_n_4\,
      Q => \^in\(38),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[41]_i_1_n_7\,
      Q => \^in\(39),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[41]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.burst_addr_reg[37]_i_1_n_0\,
      CO(3) => \could_multi_bursts.burst_addr_reg[41]_i_1_n_0\,
      CO(2) => \could_multi_bursts.burst_addr_reg[41]_i_1_n_1\,
      CO(1) => \could_multi_bursts.burst_addr_reg[41]_i_1_n_2\,
      CO(0) => \could_multi_bursts.burst_addr_reg[41]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.burst_addr_reg[41]_i_1_n_4\,
      O(2) => \could_multi_bursts.burst_addr_reg[41]_i_1_n_5\,
      O(1) => \could_multi_bursts.burst_addr_reg[41]_i_1_n_6\,
      O(0) => \could_multi_bursts.burst_addr_reg[41]_i_1_n_7\,
      S(3) => \could_multi_bursts.burst_addr[41]_i_2_n_0\,
      S(2) => \could_multi_bursts.burst_addr[41]_i_3_n_0\,
      S(1) => \could_multi_bursts.burst_addr[41]_i_4_n_0\,
      S(0) => \could_multi_bursts.burst_addr[41]_i_5_n_0\
    );
\could_multi_bursts.burst_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[41]_i_1_n_6\,
      Q => \^in\(40),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[41]_i_1_n_5\,
      Q => \^in\(41),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[41]_i_1_n_4\,
      Q => \^in\(42),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[45]_i_1_n_7\,
      Q => \^in\(43),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[45]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.burst_addr_reg[41]_i_1_n_0\,
      CO(3) => \could_multi_bursts.burst_addr_reg[45]_i_1_n_0\,
      CO(2) => \could_multi_bursts.burst_addr_reg[45]_i_1_n_1\,
      CO(1) => \could_multi_bursts.burst_addr_reg[45]_i_1_n_2\,
      CO(0) => \could_multi_bursts.burst_addr_reg[45]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.burst_addr_reg[45]_i_1_n_4\,
      O(2) => \could_multi_bursts.burst_addr_reg[45]_i_1_n_5\,
      O(1) => \could_multi_bursts.burst_addr_reg[45]_i_1_n_6\,
      O(0) => \could_multi_bursts.burst_addr_reg[45]_i_1_n_7\,
      S(3) => \could_multi_bursts.burst_addr[45]_i_2_n_0\,
      S(2) => \could_multi_bursts.burst_addr[45]_i_3_n_0\,
      S(1) => \could_multi_bursts.burst_addr[45]_i_4_n_0\,
      S(0) => \could_multi_bursts.burst_addr[45]_i_5_n_0\
    );
\could_multi_bursts.burst_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[45]_i_1_n_6\,
      Q => \^in\(44),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[45]_i_1_n_5\,
      Q => \^in\(45),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[45]_i_1_n_4\,
      Q => \^in\(46),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[49]_i_1_n_7\,
      Q => \^in\(47),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[49]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.burst_addr_reg[45]_i_1_n_0\,
      CO(3) => \could_multi_bursts.burst_addr_reg[49]_i_1_n_0\,
      CO(2) => \could_multi_bursts.burst_addr_reg[49]_i_1_n_1\,
      CO(1) => \could_multi_bursts.burst_addr_reg[49]_i_1_n_2\,
      CO(0) => \could_multi_bursts.burst_addr_reg[49]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.burst_addr_reg[49]_i_1_n_4\,
      O(2) => \could_multi_bursts.burst_addr_reg[49]_i_1_n_5\,
      O(1) => \could_multi_bursts.burst_addr_reg[49]_i_1_n_6\,
      O(0) => \could_multi_bursts.burst_addr_reg[49]_i_1_n_7\,
      S(3) => \could_multi_bursts.burst_addr[49]_i_2_n_0\,
      S(2) => \could_multi_bursts.burst_addr[49]_i_3_n_0\,
      S(1) => \could_multi_bursts.burst_addr[49]_i_4_n_0\,
      S(0) => \could_multi_bursts.burst_addr[49]_i_5_n_0\
    );
\could_multi_bursts.burst_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[2]_i_1_n_4\,
      Q => \^in\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[49]_i_1_n_6\,
      Q => \^in\(48),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[49]_i_1_n_5\,
      Q => \^in\(49),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[49]_i_1_n_4\,
      Q => \^in\(50),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[53]_i_1_n_7\,
      Q => \^in\(51),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[53]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.burst_addr_reg[49]_i_1_n_0\,
      CO(3) => \could_multi_bursts.burst_addr_reg[53]_i_1_n_0\,
      CO(2) => \could_multi_bursts.burst_addr_reg[53]_i_1_n_1\,
      CO(1) => \could_multi_bursts.burst_addr_reg[53]_i_1_n_2\,
      CO(0) => \could_multi_bursts.burst_addr_reg[53]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.burst_addr_reg[53]_i_1_n_4\,
      O(2) => \could_multi_bursts.burst_addr_reg[53]_i_1_n_5\,
      O(1) => \could_multi_bursts.burst_addr_reg[53]_i_1_n_6\,
      O(0) => \could_multi_bursts.burst_addr_reg[53]_i_1_n_7\,
      S(3) => \could_multi_bursts.burst_addr[53]_i_2_n_0\,
      S(2) => \could_multi_bursts.burst_addr[53]_i_3_n_0\,
      S(1) => \could_multi_bursts.burst_addr[53]_i_4_n_0\,
      S(0) => \could_multi_bursts.burst_addr[53]_i_5_n_0\
    );
\could_multi_bursts.burst_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[53]_i_1_n_6\,
      Q => \^in\(52),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[53]_i_1_n_5\,
      Q => \^in\(53),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[53]_i_1_n_4\,
      Q => \^in\(54),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[57]_i_1_n_7\,
      Q => \^in\(55),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[57]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.burst_addr_reg[53]_i_1_n_0\,
      CO(3) => \could_multi_bursts.burst_addr_reg[57]_i_1_n_0\,
      CO(2) => \could_multi_bursts.burst_addr_reg[57]_i_1_n_1\,
      CO(1) => \could_multi_bursts.burst_addr_reg[57]_i_1_n_2\,
      CO(0) => \could_multi_bursts.burst_addr_reg[57]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.burst_addr_reg[57]_i_1_n_4\,
      O(2) => \could_multi_bursts.burst_addr_reg[57]_i_1_n_5\,
      O(1) => \could_multi_bursts.burst_addr_reg[57]_i_1_n_6\,
      O(0) => \could_multi_bursts.burst_addr_reg[57]_i_1_n_7\,
      S(3) => \could_multi_bursts.burst_addr[57]_i_2_n_0\,
      S(2) => \could_multi_bursts.burst_addr[57]_i_3_n_0\,
      S(1) => \could_multi_bursts.burst_addr[57]_i_4_n_0\,
      S(0) => \could_multi_bursts.burst_addr[57]_i_5_n_0\
    );
\could_multi_bursts.burst_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[57]_i_1_n_6\,
      Q => \^in\(56),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[57]_i_1_n_5\,
      Q => \^in\(57),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[5]_i_1_n_7\,
      Q => \^in\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.burst_addr_reg[2]_i_1_n_0\,
      CO(3) => \could_multi_bursts.burst_addr_reg[5]_i_1_n_0\,
      CO(2) => \could_multi_bursts.burst_addr_reg[5]_i_1_n_1\,
      CO(1) => \could_multi_bursts.burst_addr_reg[5]_i_1_n_2\,
      CO(0) => \could_multi_bursts.burst_addr_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \could_multi_bursts.burst_addr[5]_i_2_n_0\,
      DI(0) => \could_multi_bursts.burst_addr[5]_i_3_n_0\,
      O(3) => \could_multi_bursts.burst_addr_reg[5]_i_1_n_4\,
      O(2) => \could_multi_bursts.burst_addr_reg[5]_i_1_n_5\,
      O(1) => \could_multi_bursts.burst_addr_reg[5]_i_1_n_6\,
      O(0) => \could_multi_bursts.burst_addr_reg[5]_i_1_n_7\,
      S(3) => \could_multi_bursts.burst_addr[5]_i_4_n_0\,
      S(2) => \could_multi_bursts.burst_addr[5]_i_5_n_0\,
      S(1) => \could_multi_bursts.burst_addr[5]_i_6_n_0\,
      S(0) => \could_multi_bursts.burst_addr[5]_i_7_n_0\
    );
\could_multi_bursts.burst_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[57]_i_1_n_4\,
      Q => \^in\(58),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[61]_i_1_n_7\,
      Q => \^in\(59),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[61]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.burst_addr_reg[57]_i_1_n_0\,
      CO(3 downto 2) => \NLW_could_multi_bursts.burst_addr_reg[61]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \could_multi_bursts.burst_addr_reg[61]_i_1_n_2\,
      CO(0) => \could_multi_bursts.burst_addr_reg[61]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_could_multi_bursts.burst_addr_reg[61]_i_1_O_UNCONNECTED\(3),
      O(2) => \could_multi_bursts.burst_addr_reg[61]_i_1_n_5\,
      O(1) => \could_multi_bursts.burst_addr_reg[61]_i_1_n_6\,
      O(0) => \could_multi_bursts.burst_addr_reg[61]_i_1_n_7\,
      S(3) => '0',
      S(2) => \could_multi_bursts.burst_addr[61]_i_2_n_0\,
      S(1) => \could_multi_bursts.burst_addr[61]_i_3_n_0\,
      S(0) => \could_multi_bursts.burst_addr[61]_i_4_n_0\
    );
\could_multi_bursts.burst_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[61]_i_1_n_6\,
      Q => \^in\(60),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[61]_i_1_n_5\,
      Q => \^in\(61),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[5]_i_1_n_6\,
      Q => \^in\(4),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[5]_i_1_n_5\,
      Q => \^in\(5),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[5]_i_1_n_4\,
      Q => \^in\(6),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[9]_i_1_n_7\,
      Q => \^in\(7),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.burst_addr_reg[5]_i_1_n_0\,
      CO(3) => \could_multi_bursts.burst_addr_reg[9]_i_1_n_0\,
      CO(2) => \could_multi_bursts.burst_addr_reg[9]_i_1_n_1\,
      CO(1) => \could_multi_bursts.burst_addr_reg[9]_i_1_n_2\,
      CO(0) => \could_multi_bursts.burst_addr_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.burst_addr_reg[9]_i_1_n_4\,
      O(2) => \could_multi_bursts.burst_addr_reg[9]_i_1_n_5\,
      O(1) => \could_multi_bursts.burst_addr_reg[9]_i_1_n_6\,
      O(0) => \could_multi_bursts.burst_addr_reg[9]_i_1_n_7\,
      S(3) => \could_multi_bursts.burst_addr[9]_i_2_n_0\,
      S(2) => \could_multi_bursts.burst_addr[9]_i_3_n_0\,
      S(1) => \could_multi_bursts.burst_addr[9]_i_4_n_0\,
      S(0) => \could_multi_bursts.burst_addr[9]_i_5_n_0\
    );
\could_multi_bursts.burst_len[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[0]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \could_multi_bursts.burst_len_next\(0)
    );
\could_multi_bursts.burst_len[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[1]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \could_multi_bursts.burst_len_next\(1)
    );
\could_multi_bursts.burst_len[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[2]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \could_multi_bursts.burst_len_next\(2)
    );
\could_multi_bursts.burst_len[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[3]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \could_multi_bursts.burst_len_next\(3)
    );
\could_multi_bursts.burst_len_plus1[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.last_loop_reg_n_0\,
      I1 => \sect_len_buf_reg_n_0_[0]\,
      O => \could_multi_bursts.burst_len_plus1[0]_i_1_n_0\
    );
\could_multi_bursts.burst_len_plus1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[0]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      I2 => \sect_len_buf_reg_n_0_[1]\,
      O => \could_multi_bursts.burst_len_plus1[1]_i_1_n_0\
    );
\could_multi_bursts.burst_len_plus1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[0]\,
      I1 => \sect_len_buf_reg_n_0_[1]\,
      I2 => \could_multi_bursts.last_loop_reg_n_0\,
      I3 => \sect_len_buf_reg_n_0_[2]\,
      O => \could_multi_bursts.burst_len_plus1[2]_i_1_n_0\
    );
\could_multi_bursts.burst_len_plus1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[1]\,
      I1 => \sect_len_buf_reg_n_0_[0]\,
      I2 => \sect_len_buf_reg_n_0_[2]\,
      I3 => \could_multi_bursts.last_loop_reg_n_0\,
      I4 => \sect_len_buf_reg_n_0_[3]\,
      O => \could_multi_bursts.burst_len_plus1[3]_i_1_n_0\
    );
\could_multi_bursts.burst_len_plus1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A200"
    )
        port map (
      I0 => \could_multi_bursts.sect_handling_reg_n_0\,
      I1 => \^could_multi_bursts.burst_valid_reg_0\,
      I2 => local_BURST_AWREADY,
      I3 => ost_ctrl_ready,
      O => \^e\(0)
    );
\could_multi_bursts.burst_len_plus1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F0F0F0F"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[3]\,
      I1 => \sect_len_buf_reg_n_0_[1]\,
      I2 => \could_multi_bursts.last_loop_reg_n_0\,
      I3 => \sect_len_buf_reg_n_0_[0]\,
      I4 => \sect_len_buf_reg_n_0_[2]\,
      O => \could_multi_bursts.burst_len_plus1[4]_i_2_n_0\
    );
\could_multi_bursts.burst_len_plus1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_len_plus1[0]_i_1_n_0\,
      Q => B(2),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_len_plus1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_len_plus1[1]_i_1_n_0\,
      Q => B(3),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_len_plus1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_len_plus1[2]_i_1_n_0\,
      Q => B(4),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_len_plus1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_len_plus1[3]_i_1_n_0\,
      Q => B(5),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_len_plus1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_len_plus1[4]_i_2_n_0\,
      Q => B(6),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_len_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_len_next\(0),
      Q => \could_multi_bursts.burst_len_reg[3]_0\(0),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_len_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_len_next\(1),
      Q => \could_multi_bursts.burst_len_reg[3]_0\(1),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_len_next\(2),
      Q => \could_multi_bursts.burst_len_reg[3]_0\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_len_next\(3),
      Q => \could_multi_bursts.burst_len_reg[3]_0\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_valid_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA30"
    )
        port map (
      I0 => ost_ctrl_ready,
      I1 => local_BURST_AWREADY,
      I2 => \^could_multi_bursts.burst_valid_reg_0\,
      I3 => \could_multi_bursts.sect_handling_reg_n_0\,
      O => \could_multi_bursts.burst_valid_i_1_n_0\
    );
\could_multi_bursts.burst_valid_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \could_multi_bursts.burst_valid_i_1_n_0\,
      Q => \^could_multi_bursts.burst_valid_reg_0\,
      R => \^sr\(0)
    );
\could_multi_bursts.first_loop_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => p_15_in,
      Q => \could_multi_bursts.first_loop\,
      R => \^sr\(0)
    );
\could_multi_bursts.last_loop_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[4]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[5]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I4 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I5 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      O => \could_multi_bursts.last_loop_i_2_n_0\
    );
\could_multi_bursts.last_loop_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      I2 => p_0_in(5),
      I3 => p_0_in(0),
      I4 => p_0_in(1),
      I5 => p_0_in(2),
      O => \could_multi_bursts.last_loop_i_3_n_0\
    );
\could_multi_bursts.last_loop_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.last_loop_reg_i_1_n_0\,
      Q => \could_multi_bursts.last_loop_reg_n_0\,
      R => \^sr\(0)
    );
\could_multi_bursts.last_loop_reg_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \could_multi_bursts.last_loop_i_2_n_0\,
      I1 => \could_multi_bursts.last_loop_i_3_n_0\,
      O => \could_multi_bursts.last_loop_reg_i_1_n_0\,
      S => p_15_in
    );
\could_multi_bursts.loop_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_15_in,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      O => \could_multi_bursts.loop_cnt[0]_i_1_n_0\
    );
\could_multi_bursts.loop_cnt[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBBB88B8BB"
    )
        port map (
      I0 => beat_len(4),
      I1 => \single_sect__18\,
      I2 => start_to_4k(4),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => end_from_4k(4),
      O => p_0_in(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_15_in,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      O => \could_multi_bursts.loop_cnt[1]_i_1_n_0\
    );
\could_multi_bursts.loop_cnt[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBBB88B8BB"
    )
        port map (
      I0 => beat_len(5),
      I1 => \single_sect__18\,
      I2 => start_to_4k(5),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => end_from_4k(5),
      O => p_0_in(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8888B"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_15_in,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I4 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      O => \could_multi_bursts.loop_cnt[2]_i_1_n_0\
    );
\could_multi_bursts.loop_cnt[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBBB88B8BB"
    )
        port map (
      I0 => beat_len(6),
      I1 => \single_sect__18\,
      I2 => start_to_4k(6),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => end_from_4k(6),
      O => p_0_in(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB88888888B"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_15_in,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I4 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I5 => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      O => \could_multi_bursts.loop_cnt[3]_i_1_n_0\
    );
\could_multi_bursts.loop_cnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBBB88B8BB"
    )
        port map (
      I0 => beat_len(7),
      I1 => \single_sect__18\,
      I2 => start_to_4k(7),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => end_from_4k(7),
      O => p_0_in(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_15_in,
      I2 => \could_multi_bursts.loop_cnt[5]_i_4_n_0\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[4]\,
      O => \could_multi_bursts.loop_cnt[4]_i_1_n_0\
    );
\could_multi_bursts.loop_cnt[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBBB88B8BB"
    )
        port map (
      I0 => beat_len(8),
      I1 => \single_sect__18\,
      I2 => start_to_4k(8),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => end_from_4k(8),
      O => p_0_in(4)
    );
\could_multi_bursts.loop_cnt[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0FFD000"
    )
        port map (
      I0 => \^could_multi_bursts.burst_valid_reg_0\,
      I1 => local_BURST_AWREADY,
      I2 => ost_ctrl_ready,
      I3 => \could_multi_bursts.sect_handling_reg_n_0\,
      I4 => req_handling_reg_n_0,
      O => \could_multi_bursts.last_loop\
    );
\could_multi_bursts.loop_cnt[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8888B"
    )
        port map (
      I0 => p_0_in(5),
      I1 => p_15_in,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[4]\,
      I3 => \could_multi_bursts.loop_cnt[5]_i_4_n_0\,
      I4 => \could_multi_bursts.loop_cnt_reg_n_0_[5]\,
      O => \could_multi_bursts.loop_cnt[5]_i_2_n_0\
    );
\could_multi_bursts.loop_cnt[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBBB88B8BB"
    )
        port map (
      I0 => beat_len(9),
      I1 => \single_sect__18\,
      I2 => start_to_4k(9),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => end_from_4k(9),
      O => p_0_in(5)
    );
\could_multi_bursts.loop_cnt[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      O => \could_multi_bursts.loop_cnt[5]_i_4_n_0\
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[0]_i_1_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[1]_i_1_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[2]_i_1_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[3]_i_1_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[4]_i_1_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[5]_i_2_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\could_multi_bursts.sect_handling_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBAAAAFFFFAAAA"
    )
        port map (
      I0 => req_handling_reg_n_0,
      I1 => ost_ctrl_ready,
      I2 => local_BURST_AWREADY,
      I3 => \^could_multi_bursts.burst_valid_reg_0\,
      I4 => \could_multi_bursts.sect_handling_reg_n_0\,
      I5 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \could_multi_bursts.sect_handling_i_1_n_0\
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \could_multi_bursts.sect_handling_i_1_n_0\,
      Q => \could_multi_bursts.sect_handling_reg_n_0\,
      R => \^sr\(0)
    );
end_from_4k1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => end_from_4k1_carry_n_0,
      CO(2) => end_from_4k1_carry_n_1,
      CO(1) => end_from_4k1_carry_n_2,
      CO(0) => end_from_4k1_carry_n_3,
      CYINIT => '0',
      DI(3) => rs_req_n_120,
      DI(2) => rs_req_n_121,
      DI(1) => rs_req_n_122,
      DI(0) => rs_req_n_123,
      O(3 downto 2) => end_from_4k1(3 downto 2),
      O(1 downto 0) => NLW_end_from_4k1_carry_O_UNCONNECTED(1 downto 0),
      S(3) => rs_req_n_157,
      S(2) => rs_req_n_158,
      S(1) => rs_req_n_159,
      S(0) => rs_req_n_160
    );
\end_from_4k1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => end_from_4k1_carry_n_0,
      CO(3) => \end_from_4k1_carry__0_n_0\,
      CO(2) => \end_from_4k1_carry__0_n_1\,
      CO(1) => \end_from_4k1_carry__0_n_2\,
      CO(0) => \end_from_4k1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => rs_req_n_116,
      DI(2) => rs_req_n_117,
      DI(1) => rs_req_n_118,
      DI(0) => rs_req_n_119,
      O(3 downto 0) => end_from_4k1(7 downto 4),
      S(3) => rs_req_n_161,
      S(2) => rs_req_n_162,
      S(1) => rs_req_n_163,
      S(0) => rs_req_n_164
    );
\end_from_4k1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_from_4k1_carry__0_n_0\,
      CO(3) => \NLW_end_from_4k1_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \end_from_4k1_carry__1_n_1\,
      CO(1) => \end_from_4k1_carry__1_n_2\,
      CO(0) => \end_from_4k1_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => rs_req_n_113,
      DI(1) => rs_req_n_114,
      DI(0) => rs_req_n_115,
      O(3 downto 0) => end_from_4k1(11 downto 8),
      S(3) => rs_req_n_165,
      S(2) => rs_req_n_166,
      S(1) => rs_req_n_167,
      S(0) => rs_req_n_168
    );
\end_from_4k_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(2),
      Q => end_from_4k(0),
      R => \^sr\(0)
    );
\end_from_4k_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(3),
      Q => end_from_4k(1),
      R => \^sr\(0)
    );
\end_from_4k_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(4),
      Q => end_from_4k(2),
      R => \^sr\(0)
    );
\end_from_4k_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(5),
      Q => end_from_4k(3),
      R => \^sr\(0)
    );
\end_from_4k_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(6),
      Q => end_from_4k(4),
      R => \^sr\(0)
    );
\end_from_4k_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(7),
      Q => end_from_4k(5),
      R => \^sr\(0)
    );
\end_from_4k_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(8),
      Q => end_from_4k(6),
      R => \^sr\(0)
    );
\end_from_4k_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(9),
      Q => end_from_4k(7),
      R => \^sr\(0)
    );
\end_from_4k_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(10),
      Q => end_from_4k(8),
      R => \^sr\(0)
    );
\end_from_4k_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(11),
      Q => end_from_4k(9),
      R => \^sr\(0)
    );
first_sect_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => next_req,
      Q => first_sect_reg_n_0,
      R => \^sr\(0)
    );
last_sect_buf_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \single_sect__18\,
      I1 => last_sect_reg_n_0,
      O => last_sect_tmp
    );
last_sect_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => last_sect_tmp,
      Q => last_sect_buf,
      R => \^sr\(0)
    );
last_sect_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053035"
    )
        port map (
      I0 => sect_total_buf_reg(8),
      I1 => sect_total(8),
      I2 => first_sect_reg_n_0,
      I3 => sect_total_buf_reg(9),
      I4 => sect_total(9),
      O => last_sect_i_10_n_0
    );
last_sect_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053035"
    )
        port map (
      I0 => sect_total_buf_reg(5),
      I1 => sect_total(5),
      I2 => first_sect_reg_n_0,
      I3 => sect_total_buf_reg(6),
      I4 => sect_total(6),
      O => last_sect_i_11_n_0
    );
last_sect_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053035"
    )
        port map (
      I0 => sect_total_buf_reg(10),
      I1 => sect_total(10),
      I2 => first_sect_reg_n_0,
      I3 => sect_total_buf_reg(11),
      I4 => sect_total(11),
      O => last_sect_i_12_n_0
    );
last_sect_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053035"
    )
        port map (
      I0 => sect_total_buf_reg(13),
      I1 => sect_total(13),
      I2 => first_sect_reg_n_0,
      I3 => sect_total_buf_reg(14),
      I4 => sect_total(14),
      O => last_sect_i_13_n_0
    );
last_sect_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4FFFFFFFFFFFFFF"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => sect_total_buf_reg(2),
      I2 => sect_total(2),
      I3 => last_sect_i_4_n_0,
      I4 => last_sect_i_5_n_0,
      I5 => last_sect_i_6_n_0,
      O => last_sect_i_2_n_0
    );
last_sect_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001B000000"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => sect_total_buf_reg(17),
      I2 => sect_total(17),
      I3 => last_sect_i_7_n_0,
      I4 => last_sect_i_8_n_0,
      I5 => last_sect_i_9_n_0,
      O => last_sect_i_3_n_0
    );
last_sect_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000AC0CA"
    )
        port map (
      I0 => sect_total_buf_reg(0),
      I1 => sect_total(0),
      I2 => first_sect_reg_n_0,
      I3 => sect_total_buf_reg(1),
      I4 => sect_total(1),
      O => last_sect_i_4_n_0
    );
last_sect_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053035"
    )
        port map (
      I0 => sect_total_buf_reg(3),
      I1 => sect_total(3),
      I2 => first_sect_reg_n_0,
      I3 => sect_total_buf_reg(4),
      I4 => sect_total(4),
      O => last_sect_i_5_n_0
    );
last_sect_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080088"
    )
        port map (
      I0 => last_sect_i_10_n_0,
      I1 => last_sect_i_11_n_0,
      I2 => sect_total(7),
      I3 => sect_total_buf_reg(7),
      I4 => first_sect_reg_n_0,
      O => last_sect_i_6_n_0
    );
last_sect_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053035"
    )
        port map (
      I0 => sect_total_buf_reg(15),
      I1 => sect_total(15),
      I2 => first_sect_reg_n_0,
      I3 => sect_total_buf_reg(16),
      I4 => sect_total(16),
      O => last_sect_i_7_n_0
    );
last_sect_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053035"
    )
        port map (
      I0 => sect_total_buf_reg(19),
      I1 => sect_total(19),
      I2 => first_sect_reg_n_0,
      I3 => sect_total_buf_reg(18),
      I4 => sect_total(18),
      O => last_sect_i_8_n_0
    );
last_sect_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFFFFF"
    )
        port map (
      I0 => sect_total(12),
      I1 => sect_total_buf_reg(12),
      I2 => first_sect_reg_n_0,
      I3 => last_sect_i_12_n_0,
      I4 => last_sect_i_13_n_0,
      O => last_sect_i_9_n_0
    );
last_sect_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rs_req_n_2,
      Q => last_sect_reg_n_0,
      R => '0'
    );
\mem_reg[14][0]_srl15_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A00"
    )
        port map (
      I0 => ost_ctrl_ready,
      I1 => local_BURST_AWREADY,
      I2 => \^could_multi_bursts.burst_valid_reg_0\,
      I3 => \could_multi_bursts.sect_handling_reg_n_0\,
      O => push
    );
\mem_reg[14][0]_srl15_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \could_multi_bursts.last_loop_reg_n_0\,
      I1 => last_sect_buf,
      O => ost_ctrl_info
    );
req_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rs_req_n_126,
      Q => req_handling_reg_n_0,
      R => \^sr\(0)
    );
rs_req: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_reg_slice__parameterized0\
     port map (
      D(51) => rs_req_n_5,
      D(50) => rs_req_n_6,
      D(49) => rs_req_n_7,
      D(48) => rs_req_n_8,
      D(47) => rs_req_n_9,
      D(46) => rs_req_n_10,
      D(45) => rs_req_n_11,
      D(44) => rs_req_n_12,
      D(43) => rs_req_n_13,
      D(42) => rs_req_n_14,
      D(41) => rs_req_n_15,
      D(40) => rs_req_n_16,
      D(39) => rs_req_n_17,
      D(38) => rs_req_n_18,
      D(37) => rs_req_n_19,
      D(36) => rs_req_n_20,
      D(35) => rs_req_n_21,
      D(34) => rs_req_n_22,
      D(33) => rs_req_n_23,
      D(32) => rs_req_n_24,
      D(31) => rs_req_n_25,
      D(30) => rs_req_n_26,
      D(29) => rs_req_n_27,
      D(28) => rs_req_n_28,
      D(27) => rs_req_n_29,
      D(26) => rs_req_n_30,
      D(25) => rs_req_n_31,
      D(24) => rs_req_n_32,
      D(23) => rs_req_n_33,
      D(22) => rs_req_n_34,
      D(21) => rs_req_n_35,
      D(20) => rs_req_n_36,
      D(19) => rs_req_n_37,
      D(18) => rs_req_n_38,
      D(17) => rs_req_n_39,
      D(16) => rs_req_n_40,
      D(15) => rs_req_n_41,
      D(14) => rs_req_n_42,
      D(13) => rs_req_n_43,
      D(12) => rs_req_n_44,
      D(11) => rs_req_n_45,
      D(10) => rs_req_n_46,
      D(9) => rs_req_n_47,
      D(8) => rs_req_n_48,
      D(7) => rs_req_n_49,
      D(6) => rs_req_n_50,
      D(5) => rs_req_n_51,
      D(4) => rs_req_n_52,
      D(3) => rs_req_n_53,
      D(2) => rs_req_n_54,
      D(1) => rs_req_n_55,
      D(0) => rs_req_n_56,
      E(0) => first_sect,
      Q(66 downto 65) => \p_1_in__0\(11 downto 10),
      Q(64) => \p_1_in__0\(5),
      Q(63) => rs_req_n_60,
      Q(62) => rs_req_n_61,
      Q(61) => rs_req_n_62,
      Q(60) => rs_req_n_63,
      Q(59) => rs_req_n_64,
      Q(58) => rs_req_n_65,
      Q(57) => rs_req_n_66,
      Q(56) => rs_req_n_67,
      Q(55) => rs_req_n_68,
      Q(54) => rs_req_n_69,
      Q(53) => rs_req_n_70,
      Q(52) => rs_req_n_71,
      Q(51) => rs_req_n_72,
      Q(50) => rs_req_n_73,
      Q(49) => rs_req_n_74,
      Q(48) => rs_req_n_75,
      Q(47) => rs_req_n_76,
      Q(46) => rs_req_n_77,
      Q(45) => rs_req_n_78,
      Q(44) => rs_req_n_79,
      Q(43) => rs_req_n_80,
      Q(42) => rs_req_n_81,
      Q(41) => rs_req_n_82,
      Q(40) => rs_req_n_83,
      Q(39) => rs_req_n_84,
      Q(38) => rs_req_n_85,
      Q(37) => rs_req_n_86,
      Q(36) => rs_req_n_87,
      Q(35) => rs_req_n_88,
      Q(34) => rs_req_n_89,
      Q(33) => rs_req_n_90,
      Q(32) => rs_req_n_91,
      Q(31) => rs_req_n_92,
      Q(30) => rs_req_n_93,
      Q(29) => rs_req_n_94,
      Q(28) => rs_req_n_95,
      Q(27) => rs_req_n_96,
      Q(26) => rs_req_n_97,
      Q(25) => rs_req_n_98,
      Q(24) => rs_req_n_99,
      Q(23) => rs_req_n_100,
      Q(22) => rs_req_n_101,
      Q(21) => rs_req_n_102,
      Q(20) => rs_req_n_103,
      Q(19) => rs_req_n_104,
      Q(18) => rs_req_n_105,
      Q(17) => rs_req_n_106,
      Q(16) => rs_req_n_107,
      Q(15) => rs_req_n_108,
      Q(14) => rs_req_n_109,
      Q(13) => rs_req_n_110,
      Q(12) => rs_req_n_111,
      Q(11) => rs_req_n_112,
      Q(10) => rs_req_n_113,
      Q(9) => rs_req_n_114,
      Q(8) => rs_req_n_115,
      Q(7) => rs_req_n_116,
      Q(6) => rs_req_n_117,
      Q(5) => rs_req_n_118,
      Q(4) => rs_req_n_119,
      Q(3) => rs_req_n_120,
      Q(2) => rs_req_n_121,
      Q(1) => rs_req_n_122,
      Q(0) => rs_req_n_123,
      S(1) => \sect_total[3]_i_13_n_0\,
      S(0) => \sect_total[3]_i_14_n_0\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => \^sr\(0),
      \bus_wide_gen.offset_full_n\ => \bus_wide_gen.offset_full_n\,
      \data_p1_reg[0]_0\ => \data_p1_reg[0]\,
      \data_p1_reg[11]_0\(3) => rs_req_n_165,
      \data_p1_reg[11]_0\(2) => rs_req_n_166,
      \data_p1_reg[11]_0\(1) => rs_req_n_167,
      \data_p1_reg[11]_0\(0) => rs_req_n_168,
      \data_p1_reg[3]_0\(3) => rs_req_n_157,
      \data_p1_reg[3]_0\(2) => rs_req_n_158,
      \data_p1_reg[3]_0\(1) => rs_req_n_159,
      \data_p1_reg[3]_0\(0) => rs_req_n_160,
      \data_p1_reg[75]_0\(9 downto 0) => beat_len1(11 downto 2),
      \data_p1_reg[7]_0\(3) => rs_req_n_161,
      \data_p1_reg[7]_0\(2) => rs_req_n_162,
      \data_p1_reg[7]_0\(1) => rs_req_n_163,
      \data_p1_reg[7]_0\(0) => rs_req_n_164,
      \data_p1_reg[81]_0\(19 downto 0) => sect_total1(31 downto 12),
      \data_p2_reg[0]_0\(0) => \data_p2_reg[0]\(0),
      \data_p2_reg[81]_0\(69 downto 0) => D(69 downto 0),
      last_sect_reg => rs_req_n_2,
      last_sect_reg_0 => last_sect_reg_n_0,
      last_sect_reg_1 => last_sect_i_2_n_0,
      last_sect_reg_2 => last_sect_i_3_n_0,
      local_BURST_AWREADY => local_BURST_AWREADY,
      next_req => next_req,
      ost_ctrl_ready => ost_ctrl_ready,
      p_15_in => p_15_in,
      req_handling_reg => req_handling_reg_n_0,
      s_ready_t_reg_0 => s_ready_t_reg,
      sect_cnt0(50 downto 0) => sect_cnt0(51 downto 1),
      \sect_cnt_reg[0]\(0) => sect_cnt(0),
      \sect_len_buf[3]_i_2_0\(19 downto 0) => sect_total(19 downto 0),
      \sect_total_buf_reg[0]\ => \could_multi_bursts.sect_handling_reg_n_0\,
      \sect_total_buf_reg[0]_0\ => \could_multi_bursts.last_loop_reg_n_0\,
      \sect_total_buf_reg[0]_1\ => \^could_multi_bursts.burst_valid_reg_0\,
      \sect_total_reg[3]\(3) => \sect_total[3]_i_4_n_0\,
      \sect_total_reg[3]\(2) => \sect_total[3]_i_5_n_0\,
      \sect_total_reg[3]\(1) => \sect_total[3]_i_6_n_0\,
      \sect_total_reg[3]\(0) => \sect_total[3]_i_7_n_0\,
      \sect_total_reg[3]_i_2_0\(3) => \sect_total[3]_i_9_n_0\,
      \sect_total_reg[3]_i_2_0\(2) => \sect_total[3]_i_10_n_0\,
      \sect_total_reg[3]_i_2_0\(1) => \sect_total[3]_i_11_n_0\,
      \sect_total_reg[3]_i_2_0\(0) => \sect_total[3]_i_12_n_0\,
      \single_sect__18\ => \single_sect__18\,
      \state_reg[0]_0\ => rs_req_n_126
    );
\sect_addr_buf[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[10]\,
      O => sect_addr(10)
    );
\sect_addr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => p_15_in,
      I2 => ap_rst_n,
      O => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[11]\,
      O => sect_addr(11)
    );
\sect_addr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[12]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(0),
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[13]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(1),
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[14]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(2),
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[15]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(3),
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[16]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(4),
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[17]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(5),
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[18]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(6),
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[19]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(7),
      O => sect_addr(19)
    );
\sect_addr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[20]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(8),
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[21]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(9),
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[22]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(10),
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[23]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(11),
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[24]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(12),
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[25]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(13),
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[26]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(14),
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[27]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(15),
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[28]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(16),
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[29]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(17),
      O => sect_addr(29)
    );
\sect_addr_buf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[2]\,
      O => sect_addr(2)
    );
\sect_addr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[30]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(18),
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[31]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(19),
      O => sect_addr(31)
    );
\sect_addr_buf[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[32]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(20),
      O => sect_addr(32)
    );
\sect_addr_buf[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[33]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(21),
      O => sect_addr(33)
    );
\sect_addr_buf[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[34]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(22),
      O => sect_addr(34)
    );
\sect_addr_buf[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[35]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(23),
      O => sect_addr(35)
    );
\sect_addr_buf[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[36]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(24),
      O => sect_addr(36)
    );
\sect_addr_buf[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[37]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(25),
      O => sect_addr(37)
    );
\sect_addr_buf[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[38]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(26),
      O => sect_addr(38)
    );
\sect_addr_buf[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[39]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(27),
      O => sect_addr(39)
    );
\sect_addr_buf[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[3]\,
      O => sect_addr(3)
    );
\sect_addr_buf[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[40]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(28),
      O => sect_addr(40)
    );
\sect_addr_buf[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[41]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(29),
      O => sect_addr(41)
    );
\sect_addr_buf[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[42]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(30),
      O => sect_addr(42)
    );
\sect_addr_buf[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[43]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(31),
      O => sect_addr(43)
    );
\sect_addr_buf[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[44]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(32),
      O => sect_addr(44)
    );
\sect_addr_buf[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[45]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(33),
      O => sect_addr(45)
    );
\sect_addr_buf[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[46]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(34),
      O => sect_addr(46)
    );
\sect_addr_buf[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[47]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(35),
      O => sect_addr(47)
    );
\sect_addr_buf[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[48]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(36),
      O => sect_addr(48)
    );
\sect_addr_buf[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[49]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(37),
      O => sect_addr(49)
    );
\sect_addr_buf[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[4]\,
      O => sect_addr(4)
    );
\sect_addr_buf[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[50]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(38),
      O => sect_addr(50)
    );
\sect_addr_buf[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[51]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(39),
      O => sect_addr(51)
    );
\sect_addr_buf[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[52]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(40),
      O => sect_addr(52)
    );
\sect_addr_buf[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[53]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(41),
      O => sect_addr(53)
    );
\sect_addr_buf[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[54]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(42),
      O => sect_addr(54)
    );
\sect_addr_buf[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[55]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(43),
      O => sect_addr(55)
    );
\sect_addr_buf[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[56]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(44),
      O => sect_addr(56)
    );
\sect_addr_buf[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[57]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(45),
      O => sect_addr(57)
    );
\sect_addr_buf[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[58]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(46),
      O => sect_addr(58)
    );
\sect_addr_buf[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[59]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(47),
      O => sect_addr(59)
    );
\sect_addr_buf[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[5]\,
      O => sect_addr(5)
    );
\sect_addr_buf[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[60]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(48),
      O => sect_addr(60)
    );
\sect_addr_buf[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[61]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(49),
      O => sect_addr(61)
    );
\sect_addr_buf[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[62]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(50),
      O => sect_addr(62)
    );
\sect_addr_buf[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[63]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(51),
      O => sect_addr(63)
    );
\sect_addr_buf[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[6]\,
      O => sect_addr(6)
    );
\sect_addr_buf[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[7]\,
      O => sect_addr(7)
    );
\sect_addr_buf[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[8]\,
      O => sect_addr(8)
    );
\sect_addr_buf[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[9]\,
      O => sect_addr(9)
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(10),
      Q => sect_addr_buf(10),
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(11),
      Q => sect_addr_buf(11),
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(12),
      Q => sect_addr_buf(12),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(13),
      Q => sect_addr_buf(13),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(14),
      Q => sect_addr_buf(14),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(15),
      Q => sect_addr_buf(15),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(16),
      Q => sect_addr_buf(16),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(17),
      Q => sect_addr_buf(17),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(18),
      Q => sect_addr_buf(18),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(19),
      Q => sect_addr_buf(19),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(20),
      Q => sect_addr_buf(20),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(21),
      Q => sect_addr_buf(21),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(22),
      Q => sect_addr_buf(22),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(23),
      Q => sect_addr_buf(23),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(24),
      Q => sect_addr_buf(24),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(25),
      Q => sect_addr_buf(25),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(26),
      Q => sect_addr_buf(26),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(27),
      Q => sect_addr_buf(27),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(28),
      Q => sect_addr_buf(28),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(29),
      Q => sect_addr_buf(29),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(2),
      Q => sect_addr_buf(2),
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(30),
      Q => sect_addr_buf(30),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(31),
      Q => sect_addr_buf(31),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(32),
      Q => sect_addr_buf(32),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(33),
      Q => sect_addr_buf(33),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(34),
      Q => sect_addr_buf(34),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(35),
      Q => sect_addr_buf(35),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(36),
      Q => sect_addr_buf(36),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(37),
      Q => sect_addr_buf(37),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(38),
      Q => sect_addr_buf(38),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(39),
      Q => sect_addr_buf(39),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(3),
      Q => sect_addr_buf(3),
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(40),
      Q => sect_addr_buf(40),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(41),
      Q => sect_addr_buf(41),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(42),
      Q => sect_addr_buf(42),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(43),
      Q => sect_addr_buf(43),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(44),
      Q => sect_addr_buf(44),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(45),
      Q => sect_addr_buf(45),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(46),
      Q => sect_addr_buf(46),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(47),
      Q => sect_addr_buf(47),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(48),
      Q => sect_addr_buf(48),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(49),
      Q => sect_addr_buf(49),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(4),
      Q => sect_addr_buf(4),
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(50),
      Q => sect_addr_buf(50),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(51),
      Q => sect_addr_buf(51),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(52),
      Q => sect_addr_buf(52),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(53),
      Q => sect_addr_buf(53),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(54),
      Q => sect_addr_buf(54),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(55),
      Q => sect_addr_buf(55),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(56),
      Q => sect_addr_buf(56),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(57),
      Q => sect_addr_buf(57),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(58),
      Q => sect_addr_buf(58),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(59),
      Q => sect_addr_buf(59),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(5),
      Q => sect_addr_buf(5),
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(60),
      Q => sect_addr_buf(60),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(61),
      Q => sect_addr_buf(61),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(62),
      Q => sect_addr_buf(62),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(63),
      Q => sect_addr_buf(63),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(6),
      Q => sect_addr_buf(6),
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(7),
      Q => sect_addr_buf(7),
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(8),
      Q => sect_addr_buf(8),
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(9),
      Q => sect_addr_buf(9),
      R => \sect_addr_buf[11]_i_1_n_0\
    );
sect_cnt0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sect_cnt0_carry_n_0,
      CO(2) => sect_cnt0_carry_n_1,
      CO(1) => sect_cnt0_carry_n_2,
      CO(0) => sect_cnt0_carry_n_3,
      CYINIT => sect_cnt(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(4 downto 1),
      S(3 downto 0) => sect_cnt(4 downto 1)
    );
\sect_cnt0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sect_cnt0_carry_n_0,
      CO(3) => \sect_cnt0_carry__0_n_0\,
      CO(2) => \sect_cnt0_carry__0_n_1\,
      CO(1) => \sect_cnt0_carry__0_n_2\,
      CO(0) => \sect_cnt0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(8 downto 5),
      S(3 downto 0) => sect_cnt(8 downto 5)
    );
\sect_cnt0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__0_n_0\,
      CO(3) => \sect_cnt0_carry__1_n_0\,
      CO(2) => \sect_cnt0_carry__1_n_1\,
      CO(1) => \sect_cnt0_carry__1_n_2\,
      CO(0) => \sect_cnt0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(12 downto 9),
      S(3 downto 0) => sect_cnt(12 downto 9)
    );
\sect_cnt0_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__9_n_0\,
      CO(3) => \sect_cnt0_carry__10_n_0\,
      CO(2) => \sect_cnt0_carry__10_n_1\,
      CO(1) => \sect_cnt0_carry__10_n_2\,
      CO(0) => \sect_cnt0_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(48 downto 45),
      S(3 downto 0) => sect_cnt(48 downto 45)
    );
\sect_cnt0_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__10_n_0\,
      CO(3 downto 2) => \NLW_sect_cnt0_carry__11_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sect_cnt0_carry__11_n_2\,
      CO(0) => \sect_cnt0_carry__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sect_cnt0_carry__11_O_UNCONNECTED\(3),
      O(2 downto 0) => sect_cnt0(51 downto 49),
      S(3) => '0',
      S(2 downto 0) => sect_cnt(51 downto 49)
    );
\sect_cnt0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__1_n_0\,
      CO(3) => \sect_cnt0_carry__2_n_0\,
      CO(2) => \sect_cnt0_carry__2_n_1\,
      CO(1) => \sect_cnt0_carry__2_n_2\,
      CO(0) => \sect_cnt0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(16 downto 13),
      S(3 downto 0) => sect_cnt(16 downto 13)
    );
\sect_cnt0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__2_n_0\,
      CO(3) => \sect_cnt0_carry__3_n_0\,
      CO(2) => \sect_cnt0_carry__3_n_1\,
      CO(1) => \sect_cnt0_carry__3_n_2\,
      CO(0) => \sect_cnt0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(20 downto 17),
      S(3 downto 0) => sect_cnt(20 downto 17)
    );
\sect_cnt0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__3_n_0\,
      CO(3) => \sect_cnt0_carry__4_n_0\,
      CO(2) => \sect_cnt0_carry__4_n_1\,
      CO(1) => \sect_cnt0_carry__4_n_2\,
      CO(0) => \sect_cnt0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(24 downto 21),
      S(3 downto 0) => sect_cnt(24 downto 21)
    );
\sect_cnt0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__4_n_0\,
      CO(3) => \sect_cnt0_carry__5_n_0\,
      CO(2) => \sect_cnt0_carry__5_n_1\,
      CO(1) => \sect_cnt0_carry__5_n_2\,
      CO(0) => \sect_cnt0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(28 downto 25),
      S(3 downto 0) => sect_cnt(28 downto 25)
    );
\sect_cnt0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__5_n_0\,
      CO(3) => \sect_cnt0_carry__6_n_0\,
      CO(2) => \sect_cnt0_carry__6_n_1\,
      CO(1) => \sect_cnt0_carry__6_n_2\,
      CO(0) => \sect_cnt0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(32 downto 29),
      S(3 downto 0) => sect_cnt(32 downto 29)
    );
\sect_cnt0_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__6_n_0\,
      CO(3) => \sect_cnt0_carry__7_n_0\,
      CO(2) => \sect_cnt0_carry__7_n_1\,
      CO(1) => \sect_cnt0_carry__7_n_2\,
      CO(0) => \sect_cnt0_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(36 downto 33),
      S(3 downto 0) => sect_cnt(36 downto 33)
    );
\sect_cnt0_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__7_n_0\,
      CO(3) => \sect_cnt0_carry__8_n_0\,
      CO(2) => \sect_cnt0_carry__8_n_1\,
      CO(1) => \sect_cnt0_carry__8_n_2\,
      CO(0) => \sect_cnt0_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(40 downto 37),
      S(3 downto 0) => sect_cnt(40 downto 37)
    );
\sect_cnt0_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__8_n_0\,
      CO(3) => \sect_cnt0_carry__9_n_0\,
      CO(2) => \sect_cnt0_carry__9_n_1\,
      CO(1) => \sect_cnt0_carry__9_n_2\,
      CO(0) => \sect_cnt0_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(44 downto 41),
      S(3 downto 0) => sect_cnt(44 downto 41)
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_56,
      Q => sect_cnt(0),
      R => \^sr\(0)
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_46,
      Q => sect_cnt(10),
      R => \^sr\(0)
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_45,
      Q => sect_cnt(11),
      R => \^sr\(0)
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_44,
      Q => sect_cnt(12),
      R => \^sr\(0)
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_43,
      Q => sect_cnt(13),
      R => \^sr\(0)
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_42,
      Q => sect_cnt(14),
      R => \^sr\(0)
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_41,
      Q => sect_cnt(15),
      R => \^sr\(0)
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_40,
      Q => sect_cnt(16),
      R => \^sr\(0)
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_39,
      Q => sect_cnt(17),
      R => \^sr\(0)
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_38,
      Q => sect_cnt(18),
      R => \^sr\(0)
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_37,
      Q => sect_cnt(19),
      R => \^sr\(0)
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_55,
      Q => sect_cnt(1),
      R => \^sr\(0)
    );
\sect_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_36,
      Q => sect_cnt(20),
      R => \^sr\(0)
    );
\sect_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_35,
      Q => sect_cnt(21),
      R => \^sr\(0)
    );
\sect_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_34,
      Q => sect_cnt(22),
      R => \^sr\(0)
    );
\sect_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_33,
      Q => sect_cnt(23),
      R => \^sr\(0)
    );
\sect_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_32,
      Q => sect_cnt(24),
      R => \^sr\(0)
    );
\sect_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_31,
      Q => sect_cnt(25),
      R => \^sr\(0)
    );
\sect_cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_30,
      Q => sect_cnt(26),
      R => \^sr\(0)
    );
\sect_cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_29,
      Q => sect_cnt(27),
      R => \^sr\(0)
    );
\sect_cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_28,
      Q => sect_cnt(28),
      R => \^sr\(0)
    );
\sect_cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_27,
      Q => sect_cnt(29),
      R => \^sr\(0)
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_54,
      Q => sect_cnt(2),
      R => \^sr\(0)
    );
\sect_cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_26,
      Q => sect_cnt(30),
      R => \^sr\(0)
    );
\sect_cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_25,
      Q => sect_cnt(31),
      R => \^sr\(0)
    );
\sect_cnt_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_24,
      Q => sect_cnt(32),
      R => \^sr\(0)
    );
\sect_cnt_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_23,
      Q => sect_cnt(33),
      R => \^sr\(0)
    );
\sect_cnt_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_22,
      Q => sect_cnt(34),
      R => \^sr\(0)
    );
\sect_cnt_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_21,
      Q => sect_cnt(35),
      R => \^sr\(0)
    );
\sect_cnt_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_20,
      Q => sect_cnt(36),
      R => \^sr\(0)
    );
\sect_cnt_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_19,
      Q => sect_cnt(37),
      R => \^sr\(0)
    );
\sect_cnt_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_18,
      Q => sect_cnt(38),
      R => \^sr\(0)
    );
\sect_cnt_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_17,
      Q => sect_cnt(39),
      R => \^sr\(0)
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_53,
      Q => sect_cnt(3),
      R => \^sr\(0)
    );
\sect_cnt_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_16,
      Q => sect_cnt(40),
      R => \^sr\(0)
    );
\sect_cnt_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_15,
      Q => sect_cnt(41),
      R => \^sr\(0)
    );
\sect_cnt_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_14,
      Q => sect_cnt(42),
      R => \^sr\(0)
    );
\sect_cnt_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_13,
      Q => sect_cnt(43),
      R => \^sr\(0)
    );
\sect_cnt_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_12,
      Q => sect_cnt(44),
      R => \^sr\(0)
    );
\sect_cnt_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_11,
      Q => sect_cnt(45),
      R => \^sr\(0)
    );
\sect_cnt_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_10,
      Q => sect_cnt(46),
      R => \^sr\(0)
    );
\sect_cnt_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_9,
      Q => sect_cnt(47),
      R => \^sr\(0)
    );
\sect_cnt_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_8,
      Q => sect_cnt(48),
      R => \^sr\(0)
    );
\sect_cnt_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_7,
      Q => sect_cnt(49),
      R => \^sr\(0)
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_52,
      Q => sect_cnt(4),
      R => \^sr\(0)
    );
\sect_cnt_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_6,
      Q => sect_cnt(50),
      R => \^sr\(0)
    );
\sect_cnt_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_5,
      Q => sect_cnt(51),
      R => \^sr\(0)
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_51,
      Q => sect_cnt(5),
      R => \^sr\(0)
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_50,
      Q => sect_cnt(6),
      R => \^sr\(0)
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_49,
      Q => sect_cnt(7),
      R => \^sr\(0)
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_48,
      Q => sect_cnt(8),
      R => \^sr\(0)
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_47,
      Q => sect_cnt(9),
      R => \^sr\(0)
    );
\sect_len_buf[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBBB88B8BB"
    )
        port map (
      I0 => beat_len(0),
      I1 => \single_sect__18\,
      I2 => start_to_4k(0),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => end_from_4k(0),
      O => \sect_len_buf[0]_i_1_n_0\
    );
\sect_len_buf[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBBB88B8BB"
    )
        port map (
      I0 => beat_len(1),
      I1 => \single_sect__18\,
      I2 => start_to_4k(1),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => end_from_4k(1),
      O => \sect_len_buf[1]_i_1_n_0\
    );
\sect_len_buf[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBBB88B8BB"
    )
        port map (
      I0 => beat_len(2),
      I1 => \single_sect__18\,
      I2 => start_to_4k(2),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => end_from_4k(2),
      O => \sect_len_buf[2]_i_1_n_0\
    );
\sect_len_buf[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBBB88B8BB"
    )
        port map (
      I0 => beat_len(3),
      I1 => \single_sect__18\,
      I2 => start_to_4k(3),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => end_from_4k(3),
      O => \sect_len_buf[3]_i_1_n_0\
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_len_buf[0]_i_1_n_0\,
      Q => \sect_len_buf_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_len_buf[1]_i_1_n_0\,
      Q => \sect_len_buf_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_len_buf[2]_i_1_n_0\,
      Q => \sect_len_buf_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_len_buf[3]_i_1_n_0\,
      Q => \sect_len_buf_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\sect_total[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_1_in__0\(10),
      I1 => rs_req_n_117,
      O => \sect_total[3]_i_10_n_0\
    );
\sect_total[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_1_in__0\(5),
      I1 => rs_req_n_118,
      O => \sect_total[3]_i_11_n_0\
    );
\sect_total[3]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_1_in__0\(5),
      I1 => rs_req_n_119,
      O => \sect_total[3]_i_12_n_0\
    );
\sect_total[3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_1_in__0\(5),
      I1 => rs_req_n_120,
      O => \sect_total[3]_i_13_n_0\
    );
\sect_total[3]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_1_in__0\(5),
      I1 => rs_req_n_121,
      O => \sect_total[3]_i_14_n_0\
    );
\sect_total[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_1_in__0\(11),
      I1 => rs_req_n_112,
      O => \sect_total[3]_i_4_n_0\
    );
\sect_total[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_1_in__0\(10),
      I1 => rs_req_n_113,
      O => \sect_total[3]_i_5_n_0\
    );
\sect_total[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_1_in__0\(10),
      I1 => rs_req_n_114,
      O => \sect_total[3]_i_6_n_0\
    );
\sect_total[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_1_in__0\(10),
      I1 => rs_req_n_115,
      O => \sect_total[3]_i_7_n_0\
    );
\sect_total[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_1_in__0\(10),
      I1 => rs_req_n_116,
      O => \sect_total[3]_i_9_n_0\
    );
\sect_total_buf[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(3),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(3),
      O => \sect_total_buf[0]_i_2_n_0\
    );
\sect_total_buf[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(2),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(2),
      O => \sect_total_buf[0]_i_3_n_0\
    );
\sect_total_buf[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(1),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(1),
      O => \sect_total_buf[0]_i_4_n_0\
    );
\sect_total_buf[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(0),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(0),
      O => \sect_total_buf[0]_i_5_n_0\
    );
\sect_total_buf[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(15),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(15),
      O => \sect_total_buf[12]_i_2_n_0\
    );
\sect_total_buf[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(14),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(14),
      O => \sect_total_buf[12]_i_3_n_0\
    );
\sect_total_buf[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(13),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(13),
      O => \sect_total_buf[12]_i_4_n_0\
    );
\sect_total_buf[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(12),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(12),
      O => \sect_total_buf[12]_i_5_n_0\
    );
\sect_total_buf[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(19),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(19),
      O => \sect_total_buf[16]_i_2_n_0\
    );
\sect_total_buf[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(18),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(18),
      O => \sect_total_buf[16]_i_3_n_0\
    );
\sect_total_buf[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(17),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(17),
      O => \sect_total_buf[16]_i_4_n_0\
    );
\sect_total_buf[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(16),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(16),
      O => \sect_total_buf[16]_i_5_n_0\
    );
\sect_total_buf[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(7),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(7),
      O => \sect_total_buf[4]_i_2_n_0\
    );
\sect_total_buf[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(6),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(6),
      O => \sect_total_buf[4]_i_3_n_0\
    );
\sect_total_buf[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(5),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(5),
      O => \sect_total_buf[4]_i_4_n_0\
    );
\sect_total_buf[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(4),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(4),
      O => \sect_total_buf[4]_i_5_n_0\
    );
\sect_total_buf[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(11),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(11),
      O => \sect_total_buf[8]_i_2_n_0\
    );
\sect_total_buf[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(10),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(10),
      O => \sect_total_buf[8]_i_3_n_0\
    );
\sect_total_buf[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(9),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(9),
      O => \sect_total_buf[8]_i_4_n_0\
    );
\sect_total_buf[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(8),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(8),
      O => \sect_total_buf[8]_i_5_n_0\
    );
\sect_total_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[0]_i_1_n_7\,
      Q => sect_total_buf_reg(0),
      R => \^sr\(0)
    );
\sect_total_buf_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sect_total_buf_reg[0]_i_1_n_0\,
      CO(2) => \sect_total_buf_reg[0]_i_1_n_1\,
      CO(1) => \sect_total_buf_reg[0]_i_1_n_2\,
      CO(0) => \sect_total_buf_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \sect_total_buf_reg[0]_i_1_n_4\,
      O(2) => \sect_total_buf_reg[0]_i_1_n_5\,
      O(1) => \sect_total_buf_reg[0]_i_1_n_6\,
      O(0) => \sect_total_buf_reg[0]_i_1_n_7\,
      S(3) => \sect_total_buf[0]_i_2_n_0\,
      S(2) => \sect_total_buf[0]_i_3_n_0\,
      S(1) => \sect_total_buf[0]_i_4_n_0\,
      S(0) => \sect_total_buf[0]_i_5_n_0\
    );
\sect_total_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[8]_i_1_n_5\,
      Q => sect_total_buf_reg(10),
      R => \^sr\(0)
    );
\sect_total_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[8]_i_1_n_4\,
      Q => sect_total_buf_reg(11),
      R => \^sr\(0)
    );
\sect_total_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[12]_i_1_n_7\,
      Q => sect_total_buf_reg(12),
      R => \^sr\(0)
    );
\sect_total_buf_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_buf_reg[8]_i_1_n_0\,
      CO(3) => \sect_total_buf_reg[12]_i_1_n_0\,
      CO(2) => \sect_total_buf_reg[12]_i_1_n_1\,
      CO(1) => \sect_total_buf_reg[12]_i_1_n_2\,
      CO(0) => \sect_total_buf_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \sect_total_buf_reg[12]_i_1_n_4\,
      O(2) => \sect_total_buf_reg[12]_i_1_n_5\,
      O(1) => \sect_total_buf_reg[12]_i_1_n_6\,
      O(0) => \sect_total_buf_reg[12]_i_1_n_7\,
      S(3) => \sect_total_buf[12]_i_2_n_0\,
      S(2) => \sect_total_buf[12]_i_3_n_0\,
      S(1) => \sect_total_buf[12]_i_4_n_0\,
      S(0) => \sect_total_buf[12]_i_5_n_0\
    );
\sect_total_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[12]_i_1_n_6\,
      Q => sect_total_buf_reg(13),
      R => \^sr\(0)
    );
\sect_total_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[12]_i_1_n_5\,
      Q => sect_total_buf_reg(14),
      R => \^sr\(0)
    );
\sect_total_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[12]_i_1_n_4\,
      Q => sect_total_buf_reg(15),
      R => \^sr\(0)
    );
\sect_total_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[16]_i_1_n_7\,
      Q => sect_total_buf_reg(16),
      R => \^sr\(0)
    );
\sect_total_buf_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_buf_reg[12]_i_1_n_0\,
      CO(3) => \NLW_sect_total_buf_reg[16]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sect_total_buf_reg[16]_i_1_n_1\,
      CO(1) => \sect_total_buf_reg[16]_i_1_n_2\,
      CO(0) => \sect_total_buf_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \sect_total_buf_reg[16]_i_1_n_4\,
      O(2) => \sect_total_buf_reg[16]_i_1_n_5\,
      O(1) => \sect_total_buf_reg[16]_i_1_n_6\,
      O(0) => \sect_total_buf_reg[16]_i_1_n_7\,
      S(3) => \sect_total_buf[16]_i_2_n_0\,
      S(2) => \sect_total_buf[16]_i_3_n_0\,
      S(1) => \sect_total_buf[16]_i_4_n_0\,
      S(0) => \sect_total_buf[16]_i_5_n_0\
    );
\sect_total_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[16]_i_1_n_6\,
      Q => sect_total_buf_reg(17),
      R => \^sr\(0)
    );
\sect_total_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[16]_i_1_n_5\,
      Q => sect_total_buf_reg(18),
      R => \^sr\(0)
    );
\sect_total_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[16]_i_1_n_4\,
      Q => sect_total_buf_reg(19),
      R => \^sr\(0)
    );
\sect_total_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[0]_i_1_n_6\,
      Q => sect_total_buf_reg(1),
      R => \^sr\(0)
    );
\sect_total_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[0]_i_1_n_5\,
      Q => sect_total_buf_reg(2),
      R => \^sr\(0)
    );
\sect_total_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[0]_i_1_n_4\,
      Q => sect_total_buf_reg(3),
      R => \^sr\(0)
    );
\sect_total_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[4]_i_1_n_7\,
      Q => sect_total_buf_reg(4),
      R => \^sr\(0)
    );
\sect_total_buf_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_buf_reg[0]_i_1_n_0\,
      CO(3) => \sect_total_buf_reg[4]_i_1_n_0\,
      CO(2) => \sect_total_buf_reg[4]_i_1_n_1\,
      CO(1) => \sect_total_buf_reg[4]_i_1_n_2\,
      CO(0) => \sect_total_buf_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \sect_total_buf_reg[4]_i_1_n_4\,
      O(2) => \sect_total_buf_reg[4]_i_1_n_5\,
      O(1) => \sect_total_buf_reg[4]_i_1_n_6\,
      O(0) => \sect_total_buf_reg[4]_i_1_n_7\,
      S(3) => \sect_total_buf[4]_i_2_n_0\,
      S(2) => \sect_total_buf[4]_i_3_n_0\,
      S(1) => \sect_total_buf[4]_i_4_n_0\,
      S(0) => \sect_total_buf[4]_i_5_n_0\
    );
\sect_total_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[4]_i_1_n_6\,
      Q => sect_total_buf_reg(5),
      R => \^sr\(0)
    );
\sect_total_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[4]_i_1_n_5\,
      Q => sect_total_buf_reg(6),
      R => \^sr\(0)
    );
\sect_total_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[4]_i_1_n_4\,
      Q => sect_total_buf_reg(7),
      R => \^sr\(0)
    );
\sect_total_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[8]_i_1_n_7\,
      Q => sect_total_buf_reg(8),
      R => \^sr\(0)
    );
\sect_total_buf_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_buf_reg[4]_i_1_n_0\,
      CO(3) => \sect_total_buf_reg[8]_i_1_n_0\,
      CO(2) => \sect_total_buf_reg[8]_i_1_n_1\,
      CO(1) => \sect_total_buf_reg[8]_i_1_n_2\,
      CO(0) => \sect_total_buf_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \sect_total_buf_reg[8]_i_1_n_4\,
      O(2) => \sect_total_buf_reg[8]_i_1_n_5\,
      O(1) => \sect_total_buf_reg[8]_i_1_n_6\,
      O(0) => \sect_total_buf_reg[8]_i_1_n_7\,
      S(3) => \sect_total_buf[8]_i_2_n_0\,
      S(2) => \sect_total_buf[8]_i_3_n_0\,
      S(1) => \sect_total_buf[8]_i_4_n_0\,
      S(0) => \sect_total_buf[8]_i_5_n_0\
    );
\sect_total_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[8]_i_1_n_6\,
      Q => sect_total_buf_reg(9),
      R => \^sr\(0)
    );
\sect_total_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(12),
      Q => sect_total(0),
      R => \^sr\(0)
    );
\sect_total_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(22),
      Q => sect_total(10),
      R => \^sr\(0)
    );
\sect_total_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(23),
      Q => sect_total(11),
      R => \^sr\(0)
    );
\sect_total_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(24),
      Q => sect_total(12),
      R => \^sr\(0)
    );
\sect_total_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(25),
      Q => sect_total(13),
      R => \^sr\(0)
    );
\sect_total_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(26),
      Q => sect_total(14),
      R => \^sr\(0)
    );
\sect_total_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(27),
      Q => sect_total(15),
      R => \^sr\(0)
    );
\sect_total_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(28),
      Q => sect_total(16),
      R => \^sr\(0)
    );
\sect_total_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(29),
      Q => sect_total(17),
      R => \^sr\(0)
    );
\sect_total_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(30),
      Q => sect_total(18),
      R => \^sr\(0)
    );
\sect_total_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(31),
      Q => sect_total(19),
      R => \^sr\(0)
    );
\sect_total_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(13),
      Q => sect_total(1),
      R => \^sr\(0)
    );
\sect_total_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(14),
      Q => sect_total(2),
      R => \^sr\(0)
    );
\sect_total_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(15),
      Q => sect_total(3),
      R => \^sr\(0)
    );
\sect_total_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(16),
      Q => sect_total(4),
      R => \^sr\(0)
    );
\sect_total_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(17),
      Q => sect_total(5),
      R => \^sr\(0)
    );
\sect_total_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(18),
      Q => sect_total(6),
      R => \^sr\(0)
    );
\sect_total_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(19),
      Q => sect_total(7),
      R => \^sr\(0)
    );
\sect_total_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(20),
      Q => sect_total(8),
      R => \^sr\(0)
    );
\sect_total_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(21),
      Q => sect_total(9),
      R => \^sr\(0)
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_113,
      Q => \start_addr_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_112,
      Q => \start_addr_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_111,
      Q => \start_addr_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_110,
      Q => \start_addr_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_109,
      Q => \start_addr_reg_n_0_[14]\,
      R => \^sr\(0)
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_108,
      Q => \start_addr_reg_n_0_[15]\,
      R => \^sr\(0)
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_107,
      Q => \start_addr_reg_n_0_[16]\,
      R => \^sr\(0)
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_106,
      Q => \start_addr_reg_n_0_[17]\,
      R => \^sr\(0)
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_105,
      Q => \start_addr_reg_n_0_[18]\,
      R => \^sr\(0)
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_104,
      Q => \start_addr_reg_n_0_[19]\,
      R => \^sr\(0)
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_103,
      Q => \start_addr_reg_n_0_[20]\,
      R => \^sr\(0)
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_102,
      Q => \start_addr_reg_n_0_[21]\,
      R => \^sr\(0)
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_101,
      Q => \start_addr_reg_n_0_[22]\,
      R => \^sr\(0)
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_100,
      Q => \start_addr_reg_n_0_[23]\,
      R => \^sr\(0)
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_99,
      Q => \start_addr_reg_n_0_[24]\,
      R => \^sr\(0)
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_98,
      Q => \start_addr_reg_n_0_[25]\,
      R => \^sr\(0)
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_97,
      Q => \start_addr_reg_n_0_[26]\,
      R => \^sr\(0)
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_96,
      Q => \start_addr_reg_n_0_[27]\,
      R => \^sr\(0)
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_95,
      Q => \start_addr_reg_n_0_[28]\,
      R => \^sr\(0)
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_94,
      Q => \start_addr_reg_n_0_[29]\,
      R => \^sr\(0)
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_121,
      Q => \start_addr_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_93,
      Q => \start_addr_reg_n_0_[30]\,
      R => \^sr\(0)
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_92,
      Q => \start_addr_reg_n_0_[31]\,
      R => \^sr\(0)
    );
\start_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_91,
      Q => \start_addr_reg_n_0_[32]\,
      R => \^sr\(0)
    );
\start_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_90,
      Q => \start_addr_reg_n_0_[33]\,
      R => \^sr\(0)
    );
\start_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_89,
      Q => \start_addr_reg_n_0_[34]\,
      R => \^sr\(0)
    );
\start_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_88,
      Q => \start_addr_reg_n_0_[35]\,
      R => \^sr\(0)
    );
\start_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_87,
      Q => \start_addr_reg_n_0_[36]\,
      R => \^sr\(0)
    );
\start_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_86,
      Q => \start_addr_reg_n_0_[37]\,
      R => \^sr\(0)
    );
\start_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_85,
      Q => \start_addr_reg_n_0_[38]\,
      R => \^sr\(0)
    );
\start_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_84,
      Q => \start_addr_reg_n_0_[39]\,
      R => \^sr\(0)
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_120,
      Q => \start_addr_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\start_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_83,
      Q => \start_addr_reg_n_0_[40]\,
      R => \^sr\(0)
    );
\start_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_82,
      Q => \start_addr_reg_n_0_[41]\,
      R => \^sr\(0)
    );
\start_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_81,
      Q => \start_addr_reg_n_0_[42]\,
      R => \^sr\(0)
    );
\start_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_80,
      Q => \start_addr_reg_n_0_[43]\,
      R => \^sr\(0)
    );
\start_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_79,
      Q => \start_addr_reg_n_0_[44]\,
      R => \^sr\(0)
    );
\start_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_78,
      Q => \start_addr_reg_n_0_[45]\,
      R => \^sr\(0)
    );
\start_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_77,
      Q => \start_addr_reg_n_0_[46]\,
      R => \^sr\(0)
    );
\start_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_76,
      Q => \start_addr_reg_n_0_[47]\,
      R => \^sr\(0)
    );
\start_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_75,
      Q => \start_addr_reg_n_0_[48]\,
      R => \^sr\(0)
    );
\start_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_74,
      Q => \start_addr_reg_n_0_[49]\,
      R => \^sr\(0)
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_119,
      Q => \start_addr_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\start_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_73,
      Q => \start_addr_reg_n_0_[50]\,
      R => \^sr\(0)
    );
\start_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_72,
      Q => \start_addr_reg_n_0_[51]\,
      R => \^sr\(0)
    );
\start_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_71,
      Q => \start_addr_reg_n_0_[52]\,
      R => \^sr\(0)
    );
\start_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_70,
      Q => \start_addr_reg_n_0_[53]\,
      R => \^sr\(0)
    );
\start_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_69,
      Q => \start_addr_reg_n_0_[54]\,
      R => \^sr\(0)
    );
\start_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_68,
      Q => \start_addr_reg_n_0_[55]\,
      R => \^sr\(0)
    );
\start_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_67,
      Q => \start_addr_reg_n_0_[56]\,
      R => \^sr\(0)
    );
\start_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_66,
      Q => \start_addr_reg_n_0_[57]\,
      R => \^sr\(0)
    );
\start_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_65,
      Q => \start_addr_reg_n_0_[58]\,
      R => \^sr\(0)
    );
\start_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_64,
      Q => \start_addr_reg_n_0_[59]\,
      R => \^sr\(0)
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_118,
      Q => \start_addr_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\start_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_63,
      Q => \start_addr_reg_n_0_[60]\,
      R => \^sr\(0)
    );
\start_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_62,
      Q => \start_addr_reg_n_0_[61]\,
      R => \^sr\(0)
    );
\start_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_61,
      Q => \start_addr_reg_n_0_[62]\,
      R => \^sr\(0)
    );
\start_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_60,
      Q => \start_addr_reg_n_0_[63]\,
      R => \^sr\(0)
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_117,
      Q => \start_addr_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_116,
      Q => \start_addr_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_115,
      Q => \start_addr_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_114,
      Q => \start_addr_reg_n_0_[9]\,
      R => \^sr\(0)
    );
\start_to_4k[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_121,
      O => start_to_4k0(0)
    );
\start_to_4k[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_120,
      O => start_to_4k0(1)
    );
\start_to_4k[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_119,
      O => start_to_4k0(2)
    );
\start_to_4k[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_118,
      O => start_to_4k0(3)
    );
\start_to_4k[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_117,
      O => start_to_4k0(4)
    );
\start_to_4k[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_116,
      O => start_to_4k0(5)
    );
\start_to_4k[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_115,
      O => start_to_4k0(6)
    );
\start_to_4k[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_114,
      O => start_to_4k0(7)
    );
\start_to_4k[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_113,
      O => start_to_4k0(8)
    );
\start_to_4k[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_112,
      O => start_to_4k0(9)
    );
\start_to_4k_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(0),
      Q => start_to_4k(0),
      R => \^sr\(0)
    );
\start_to_4k_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(1),
      Q => start_to_4k(1),
      R => \^sr\(0)
    );
\start_to_4k_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(2),
      Q => start_to_4k(2),
      R => \^sr\(0)
    );
\start_to_4k_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(3),
      Q => start_to_4k(3),
      R => \^sr\(0)
    );
\start_to_4k_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(4),
      Q => start_to_4k(4),
      R => \^sr\(0)
    );
\start_to_4k_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(5),
      Q => start_to_4k(5),
      R => \^sr\(0)
    );
\start_to_4k_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(6),
      Q => start_to_4k(6),
      R => \^sr\(0)
    );
\start_to_4k_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(7),
      Q => start_to_4k(7),
      R => \^sr\(0)
    );
\start_to_4k_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(8),
      Q => start_to_4k(8),
      R => \^sr\(0)
    );
\start_to_4k_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(9),
      Q => start_to_4k(9),
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_burst_sequential_51 is
  port (
    m_axi_gmem_ARADDR : out STD_LOGIC_VECTOR ( 61 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_ready_t_reg : out STD_LOGIC;
    \could_multi_bursts.burst_valid_reg_0\ : out STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_0\ : out STD_LOGIC;
    \num_data_cnt1__0\ : out STD_LOGIC;
    push : out STD_LOGIC;
    ost_ctrl_info : out STD_LOGIC;
    m_axi_gmem_ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \data_p1_reg[0]\ : in STD_LOGIC;
    \bus_wide_gen.offset_full_n\ : in STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    ost_ctrl_ready : in STD_LOGIC;
    local_BURST_RREADY : in STD_LOGIC;
    ost_ctrl_empty_n : in STD_LOGIC;
    \dout_reg[0]\ : in STD_LOGIC;
    \data_p2_reg[81]\ : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \data_p2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_burst_sequential_51 : entity is "depthwise_conv_gmem_m_axi_burst_sequential";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_burst_sequential_51;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_burst_sequential_51 is
  signal B : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal beat_len : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal beat_len1 : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \could_multi_bursts.burst_addr[12]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[12]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[12]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[12]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[16]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[16]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[16]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[16]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[20]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[20]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[20]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[20]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[24]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[24]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[24]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[24]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[28]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[28]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[28]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[28]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[32]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[32]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[32]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[32]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[36]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[36]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[36]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[36]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[40]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[40]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[40]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[40]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[44]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[44]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[44]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[44]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[48]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[48]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[48]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[48]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[4]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[4]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[4]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[4]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[4]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[4]_i_7_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[52]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[52]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[52]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[52]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[56]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[56]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[56]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[56]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[60]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[60]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[60]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[60]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[63]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[63]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[63]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[8]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[8]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[8]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[8]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[8]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[8]_i_7_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[32]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[32]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[32]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[32]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[36]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[36]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[36]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[36]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[36]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[36]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[36]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[36]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[40]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[40]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[40]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[40]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[40]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[40]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[40]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[40]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[44]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[44]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[44]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[44]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[44]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[44]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[44]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[44]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[48]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[48]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[48]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[48]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[48]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[48]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[48]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[48]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[52]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[52]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[52]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[52]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[52]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[52]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[52]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[52]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[56]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[56]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[56]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[56]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[56]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[56]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[56]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[56]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[60]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[60]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[60]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[60]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[60]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[60]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[60]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[60]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[63]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[63]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[63]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[63]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[63]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.burst_len_next\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \could_multi_bursts.burst_len_plus1[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_len_plus1[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_len_plus1[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_len_plus1[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_len_plus1[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_valid_i_1__0_n_0\ : STD_LOGIC;
  signal \^could_multi_bursts.burst_valid_reg_0\ : STD_LOGIC;
  signal \could_multi_bursts.first_loop\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_2__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_3__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_reg_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[5]_i_4__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \could_multi_bursts.sect_handling_i_1__0_n_0\ : STD_LOGIC;
  signal \^could_multi_bursts.sect_handling_reg_0\ : STD_LOGIC;
  signal end_from_4k : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal end_from_4k1 : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \end_from_4k1_carry__0_n_0\ : STD_LOGIC;
  signal \end_from_4k1_carry__0_n_1\ : STD_LOGIC;
  signal \end_from_4k1_carry__0_n_2\ : STD_LOGIC;
  signal \end_from_4k1_carry__0_n_3\ : STD_LOGIC;
  signal \end_from_4k1_carry__1_n_1\ : STD_LOGIC;
  signal \end_from_4k1_carry__1_n_2\ : STD_LOGIC;
  signal \end_from_4k1_carry__1_n_3\ : STD_LOGIC;
  signal end_from_4k1_carry_n_0 : STD_LOGIC;
  signal end_from_4k1_carry_n_1 : STD_LOGIC;
  signal end_from_4k1_carry_n_2 : STD_LOGIC;
  signal end_from_4k1_carry_n_3 : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal first_sect_reg_n_0 : STD_LOGIC;
  signal last_sect_buf : STD_LOGIC;
  signal \last_sect_i_10__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_11__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_12__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_13__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_2__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_3__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_4__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_5__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_6__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_7__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_8__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_9__0_n_0\ : STD_LOGIC;
  signal last_sect_reg_n_0 : STD_LOGIC;
  signal last_sect_tmp : STD_LOGIC;
  signal \^m_axi_gmem_araddr\ : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal next_req : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_15_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 13 downto 3 );
  signal req_handling_reg_n_0 : STD_LOGIC;
  signal rs_req_n_1 : STD_LOGIC;
  signal rs_req_n_10 : STD_LOGIC;
  signal rs_req_n_100 : STD_LOGIC;
  signal rs_req_n_101 : STD_LOGIC;
  signal rs_req_n_102 : STD_LOGIC;
  signal rs_req_n_103 : STD_LOGIC;
  signal rs_req_n_104 : STD_LOGIC;
  signal rs_req_n_105 : STD_LOGIC;
  signal rs_req_n_106 : STD_LOGIC;
  signal rs_req_n_107 : STD_LOGIC;
  signal rs_req_n_108 : STD_LOGIC;
  signal rs_req_n_109 : STD_LOGIC;
  signal rs_req_n_11 : STD_LOGIC;
  signal rs_req_n_110 : STD_LOGIC;
  signal rs_req_n_111 : STD_LOGIC;
  signal rs_req_n_112 : STD_LOGIC;
  signal rs_req_n_113 : STD_LOGIC;
  signal rs_req_n_114 : STD_LOGIC;
  signal rs_req_n_115 : STD_LOGIC;
  signal rs_req_n_116 : STD_LOGIC;
  signal rs_req_n_117 : STD_LOGIC;
  signal rs_req_n_118 : STD_LOGIC;
  signal rs_req_n_119 : STD_LOGIC;
  signal rs_req_n_12 : STD_LOGIC;
  signal rs_req_n_120 : STD_LOGIC;
  signal rs_req_n_121 : STD_LOGIC;
  signal rs_req_n_122 : STD_LOGIC;
  signal rs_req_n_123 : STD_LOGIC;
  signal rs_req_n_126 : STD_LOGIC;
  signal rs_req_n_13 : STD_LOGIC;
  signal rs_req_n_14 : STD_LOGIC;
  signal rs_req_n_15 : STD_LOGIC;
  signal rs_req_n_157 : STD_LOGIC;
  signal rs_req_n_158 : STD_LOGIC;
  signal rs_req_n_159 : STD_LOGIC;
  signal rs_req_n_16 : STD_LOGIC;
  signal rs_req_n_160 : STD_LOGIC;
  signal rs_req_n_161 : STD_LOGIC;
  signal rs_req_n_162 : STD_LOGIC;
  signal rs_req_n_163 : STD_LOGIC;
  signal rs_req_n_164 : STD_LOGIC;
  signal rs_req_n_165 : STD_LOGIC;
  signal rs_req_n_166 : STD_LOGIC;
  signal rs_req_n_167 : STD_LOGIC;
  signal rs_req_n_168 : STD_LOGIC;
  signal rs_req_n_17 : STD_LOGIC;
  signal rs_req_n_18 : STD_LOGIC;
  signal rs_req_n_19 : STD_LOGIC;
  signal rs_req_n_20 : STD_LOGIC;
  signal rs_req_n_21 : STD_LOGIC;
  signal rs_req_n_22 : STD_LOGIC;
  signal rs_req_n_23 : STD_LOGIC;
  signal rs_req_n_24 : STD_LOGIC;
  signal rs_req_n_25 : STD_LOGIC;
  signal rs_req_n_26 : STD_LOGIC;
  signal rs_req_n_27 : STD_LOGIC;
  signal rs_req_n_28 : STD_LOGIC;
  signal rs_req_n_29 : STD_LOGIC;
  signal rs_req_n_30 : STD_LOGIC;
  signal rs_req_n_31 : STD_LOGIC;
  signal rs_req_n_32 : STD_LOGIC;
  signal rs_req_n_33 : STD_LOGIC;
  signal rs_req_n_34 : STD_LOGIC;
  signal rs_req_n_35 : STD_LOGIC;
  signal rs_req_n_36 : STD_LOGIC;
  signal rs_req_n_37 : STD_LOGIC;
  signal rs_req_n_38 : STD_LOGIC;
  signal rs_req_n_39 : STD_LOGIC;
  signal rs_req_n_4 : STD_LOGIC;
  signal rs_req_n_40 : STD_LOGIC;
  signal rs_req_n_41 : STD_LOGIC;
  signal rs_req_n_42 : STD_LOGIC;
  signal rs_req_n_43 : STD_LOGIC;
  signal rs_req_n_44 : STD_LOGIC;
  signal rs_req_n_45 : STD_LOGIC;
  signal rs_req_n_46 : STD_LOGIC;
  signal rs_req_n_47 : STD_LOGIC;
  signal rs_req_n_48 : STD_LOGIC;
  signal rs_req_n_49 : STD_LOGIC;
  signal rs_req_n_5 : STD_LOGIC;
  signal rs_req_n_50 : STD_LOGIC;
  signal rs_req_n_51 : STD_LOGIC;
  signal rs_req_n_52 : STD_LOGIC;
  signal rs_req_n_53 : STD_LOGIC;
  signal rs_req_n_54 : STD_LOGIC;
  signal rs_req_n_55 : STD_LOGIC;
  signal rs_req_n_6 : STD_LOGIC;
  signal rs_req_n_60 : STD_LOGIC;
  signal rs_req_n_61 : STD_LOGIC;
  signal rs_req_n_62 : STD_LOGIC;
  signal rs_req_n_63 : STD_LOGIC;
  signal rs_req_n_64 : STD_LOGIC;
  signal rs_req_n_65 : STD_LOGIC;
  signal rs_req_n_66 : STD_LOGIC;
  signal rs_req_n_67 : STD_LOGIC;
  signal rs_req_n_68 : STD_LOGIC;
  signal rs_req_n_69 : STD_LOGIC;
  signal rs_req_n_7 : STD_LOGIC;
  signal rs_req_n_70 : STD_LOGIC;
  signal rs_req_n_71 : STD_LOGIC;
  signal rs_req_n_72 : STD_LOGIC;
  signal rs_req_n_73 : STD_LOGIC;
  signal rs_req_n_74 : STD_LOGIC;
  signal rs_req_n_75 : STD_LOGIC;
  signal rs_req_n_76 : STD_LOGIC;
  signal rs_req_n_77 : STD_LOGIC;
  signal rs_req_n_78 : STD_LOGIC;
  signal rs_req_n_79 : STD_LOGIC;
  signal rs_req_n_8 : STD_LOGIC;
  signal rs_req_n_80 : STD_LOGIC;
  signal rs_req_n_81 : STD_LOGIC;
  signal rs_req_n_82 : STD_LOGIC;
  signal rs_req_n_83 : STD_LOGIC;
  signal rs_req_n_84 : STD_LOGIC;
  signal rs_req_n_85 : STD_LOGIC;
  signal rs_req_n_86 : STD_LOGIC;
  signal rs_req_n_87 : STD_LOGIC;
  signal rs_req_n_88 : STD_LOGIC;
  signal rs_req_n_89 : STD_LOGIC;
  signal rs_req_n_9 : STD_LOGIC;
  signal rs_req_n_90 : STD_LOGIC;
  signal rs_req_n_91 : STD_LOGIC;
  signal rs_req_n_92 : STD_LOGIC;
  signal rs_req_n_93 : STD_LOGIC;
  signal rs_req_n_94 : STD_LOGIC;
  signal rs_req_n_95 : STD_LOGIC;
  signal rs_req_n_96 : STD_LOGIC;
  signal rs_req_n_97 : STD_LOGIC;
  signal rs_req_n_98 : STD_LOGIC;
  signal rs_req_n_99 : STD_LOGIC;
  signal sect_addr : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal sect_addr_buf : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \sect_addr_buf[11]_i_1__0_n_0\ : STD_LOGIC;
  signal sect_cnt : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal sect_cnt0 : STD_LOGIC_VECTOR ( 51 downto 1 );
  signal \sect_cnt0_carry__0_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__11_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__11_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_3\ : STD_LOGIC;
  signal sect_cnt0_carry_n_0 : STD_LOGIC;
  signal sect_cnt0_carry_n_1 : STD_LOGIC;
  signal sect_cnt0_carry_n_2 : STD_LOGIC;
  signal sect_cnt0_carry_n_3 : STD_LOGIC;
  signal \sect_len_buf[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_len_buf[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_len_buf[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal sect_total : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal sect_total1 : STD_LOGIC_VECTOR ( 31 downto 12 );
  signal \sect_total[3]_i_10_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_11_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_12_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_13_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_14_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_4_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_5_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_6_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_7_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_9_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_5__0_n_0\ : STD_LOGIC;
  signal sect_total_buf_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \sect_total_buf_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__0_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__0_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \single_sect__18\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[12]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[13]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[14]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[15]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[16]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[17]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[18]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[19]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[20]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[21]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[22]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[23]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[24]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[25]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[26]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[27]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[28]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[29]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[30]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[31]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[32]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[33]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[34]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[35]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[36]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[37]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[38]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[39]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[40]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[41]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[42]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[43]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[44]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[45]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[46]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[47]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[48]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[49]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[50]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[51]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[52]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[53]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[54]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[55]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[56]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[57]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[58]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[59]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[60]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[61]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[62]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[63]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[9]\ : STD_LOGIC;
  signal start_to_4k : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal start_to_4k0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \NLW_could_multi_bursts.burst_addr_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_could_multi_bursts.burst_addr_reg[63]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_could_multi_bursts.burst_addr_reg[63]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_end_from_4k1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_end_from_4k1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sect_cnt0_carry__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sect_cnt0_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sect_total_buf_reg[16]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \could_multi_bursts.burst_addr_reg[12]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.burst_addr_reg[12]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.burst_addr_reg[16]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.burst_addr_reg[16]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.burst_addr_reg[20]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.burst_addr_reg[20]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.burst_addr_reg[24]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.burst_addr_reg[24]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.burst_addr_reg[28]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.burst_addr_reg[28]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.burst_addr_reg[32]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.burst_addr_reg[32]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.burst_addr_reg[36]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.burst_addr_reg[36]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.burst_addr_reg[40]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.burst_addr_reg[40]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.burst_addr_reg[44]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.burst_addr_reg[44]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.burst_addr_reg[48]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.burst_addr_reg[48]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.burst_addr_reg[4]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.burst_addr_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.burst_addr_reg[52]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.burst_addr_reg[52]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.burst_addr_reg[56]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.burst_addr_reg[56]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.burst_addr_reg[60]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.burst_addr_reg[60]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.burst_addr_reg[63]_i_2\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.burst_addr_reg[63]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.burst_addr_reg[8]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.burst_addr_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_len[0]_i_1__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_len[1]_i_1__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_len[2]_i_1__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_len[3]_i_1__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_len_plus1[0]_i_1__0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_len_plus1[1]_i_1__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_len_plus1[2]_i_1__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_len_plus1[3]_i_1__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_len_plus1[4]_i_1__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_valid_i_1__0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[0]_i_1__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1__0\ : label is "soft_lutpair140";
  attribute ADDER_THRESHOLD of end_from_4k1_carry : label is 35;
  attribute ADDER_THRESHOLD of \end_from_4k1_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \end_from_4k1_carry__1\ : label is 35;
  attribute SOFT_HLUTNM of \mem_reg[14][0]_srl15_i_1__5\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \mem_reg[14][0]_srl15_i_2__0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1__0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2__0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1__0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1__0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \sect_addr_buf[2]_i_1__0\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \sect_addr_buf[32]_i_1__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \sect_addr_buf[33]_i_1__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \sect_addr_buf[34]_i_1__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \sect_addr_buf[35]_i_1__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \sect_addr_buf[36]_i_1__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \sect_addr_buf[37]_i_1__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \sect_addr_buf[38]_i_1__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \sect_addr_buf[39]_i_1__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1__0\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \sect_addr_buf[40]_i_1__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \sect_addr_buf[41]_i_1__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \sect_addr_buf[42]_i_1__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \sect_addr_buf[43]_i_1__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \sect_addr_buf[44]_i_1__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \sect_addr_buf[45]_i_1__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \sect_addr_buf[46]_i_1__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \sect_addr_buf[47]_i_1__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \sect_addr_buf[48]_i_1__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \sect_addr_buf[49]_i_1__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1__0\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \sect_addr_buf[50]_i_1__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \sect_addr_buf[51]_i_1__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \sect_addr_buf[52]_i_1__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \sect_addr_buf[53]_i_1__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \sect_addr_buf[54]_i_1__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \sect_addr_buf[55]_i_1__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \sect_addr_buf[56]_i_1__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \sect_addr_buf[57]_i_1__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \sect_addr_buf[58]_i_1__0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \sect_addr_buf[59]_i_1__0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1__0\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \sect_addr_buf[60]_i_1__0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \sect_addr_buf[61]_i_1__0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \sect_addr_buf[62]_i_1__0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \sect_addr_buf[63]_i_2__0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \sect_addr_buf[6]_i_1__0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1__0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1__0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1__0\ : label is "soft_lutpair172";
  attribute ADDER_THRESHOLD of sect_cnt0_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS of sect_cnt0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__10\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__10\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__11\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__11\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__7\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__7\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__8\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__8\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__9\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__9\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[0]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \sect_total_buf_reg[0]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[12]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \sect_total_buf_reg[12]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[16]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \sect_total_buf_reg[16]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[4]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \sect_total_buf_reg[4]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[8]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \sect_total_buf_reg[8]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  E(0) <= \^e\(0);
  \could_multi_bursts.burst_valid_reg_0\ <= \^could_multi_bursts.burst_valid_reg_0\;
  \could_multi_bursts.sect_handling_reg_0\ <= \^could_multi_bursts.sect_handling_reg_0\;
  m_axi_gmem_ARADDR(61 downto 0) <= \^m_axi_gmem_araddr\(61 downto 0);
\beat_len_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => beat_len1(2),
      Q => beat_len(0),
      R => SR(0)
    );
\beat_len_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => beat_len1(3),
      Q => beat_len(1),
      R => SR(0)
    );
\beat_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => beat_len1(4),
      Q => beat_len(2),
      R => SR(0)
    );
\beat_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => beat_len1(5),
      Q => beat_len(3),
      R => SR(0)
    );
\beat_len_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => beat_len1(6),
      Q => beat_len(4),
      R => SR(0)
    );
\beat_len_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => beat_len1(7),
      Q => beat_len(5),
      R => SR(0)
    );
\beat_len_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => beat_len1(8),
      Q => beat_len(6),
      R => SR(0)
    );
\beat_len_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => beat_len1(9),
      Q => beat_len(7),
      R => SR(0)
    );
\beat_len_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => beat_len1(10),
      Q => beat_len(8),
      R => SR(0)
    );
\beat_len_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => beat_len1(11),
      Q => beat_len(9),
      R => SR(0)
    );
\could_multi_bursts.burst_addr[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(12),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(10),
      O => \could_multi_bursts.burst_addr[12]_i_2_n_0\
    );
\could_multi_bursts.burst_addr[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(11),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(9),
      O => \could_multi_bursts.burst_addr[12]_i_3_n_0\
    );
\could_multi_bursts.burst_addr[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(10),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(8),
      O => \could_multi_bursts.burst_addr[12]_i_4_n_0\
    );
\could_multi_bursts.burst_addr[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(9),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(7),
      O => \could_multi_bursts.burst_addr[12]_i_5_n_0\
    );
\could_multi_bursts.burst_addr[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(16),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(14),
      O => \could_multi_bursts.burst_addr[16]_i_2_n_0\
    );
\could_multi_bursts.burst_addr[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(15),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(13),
      O => \could_multi_bursts.burst_addr[16]_i_3_n_0\
    );
\could_multi_bursts.burst_addr[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(14),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(12),
      O => \could_multi_bursts.burst_addr[16]_i_4_n_0\
    );
\could_multi_bursts.burst_addr[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(13),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(11),
      O => \could_multi_bursts.burst_addr[16]_i_5_n_0\
    );
\could_multi_bursts.burst_addr[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(20),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(18),
      O => \could_multi_bursts.burst_addr[20]_i_2_n_0\
    );
\could_multi_bursts.burst_addr[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(19),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(17),
      O => \could_multi_bursts.burst_addr[20]_i_3_n_0\
    );
\could_multi_bursts.burst_addr[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(18),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(16),
      O => \could_multi_bursts.burst_addr[20]_i_4_n_0\
    );
\could_multi_bursts.burst_addr[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(17),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(15),
      O => \could_multi_bursts.burst_addr[20]_i_5_n_0\
    );
\could_multi_bursts.burst_addr[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(24),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(22),
      O => \could_multi_bursts.burst_addr[24]_i_2_n_0\
    );
\could_multi_bursts.burst_addr[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(23),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(21),
      O => \could_multi_bursts.burst_addr[24]_i_3_n_0\
    );
\could_multi_bursts.burst_addr[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(22),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(20),
      O => \could_multi_bursts.burst_addr[24]_i_4_n_0\
    );
\could_multi_bursts.burst_addr[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(21),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(19),
      O => \could_multi_bursts.burst_addr[24]_i_5_n_0\
    );
\could_multi_bursts.burst_addr[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(28),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(26),
      O => \could_multi_bursts.burst_addr[28]_i_2_n_0\
    );
\could_multi_bursts.burst_addr[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(27),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(25),
      O => \could_multi_bursts.burst_addr[28]_i_3_n_0\
    );
\could_multi_bursts.burst_addr[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(26),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(24),
      O => \could_multi_bursts.burst_addr[28]_i_4_n_0\
    );
\could_multi_bursts.burst_addr[28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(25),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(23),
      O => \could_multi_bursts.burst_addr[28]_i_5_n_0\
    );
\could_multi_bursts.burst_addr[32]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(32),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(30),
      O => \could_multi_bursts.burst_addr[32]_i_2_n_0\
    );
\could_multi_bursts.burst_addr[32]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(31),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(29),
      O => \could_multi_bursts.burst_addr[32]_i_3_n_0\
    );
\could_multi_bursts.burst_addr[32]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(30),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(28),
      O => \could_multi_bursts.burst_addr[32]_i_4_n_0\
    );
\could_multi_bursts.burst_addr[32]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(29),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(27),
      O => \could_multi_bursts.burst_addr[32]_i_5_n_0\
    );
\could_multi_bursts.burst_addr[36]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(36),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(34),
      O => \could_multi_bursts.burst_addr[36]_i_2_n_0\
    );
\could_multi_bursts.burst_addr[36]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(35),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(33),
      O => \could_multi_bursts.burst_addr[36]_i_3_n_0\
    );
\could_multi_bursts.burst_addr[36]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(34),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(32),
      O => \could_multi_bursts.burst_addr[36]_i_4_n_0\
    );
\could_multi_bursts.burst_addr[36]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(33),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(31),
      O => \could_multi_bursts.burst_addr[36]_i_5_n_0\
    );
\could_multi_bursts.burst_addr[40]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(40),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(38),
      O => \could_multi_bursts.burst_addr[40]_i_2_n_0\
    );
\could_multi_bursts.burst_addr[40]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(39),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(37),
      O => \could_multi_bursts.burst_addr[40]_i_3_n_0\
    );
\could_multi_bursts.burst_addr[40]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(38),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(36),
      O => \could_multi_bursts.burst_addr[40]_i_4_n_0\
    );
\could_multi_bursts.burst_addr[40]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(37),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(35),
      O => \could_multi_bursts.burst_addr[40]_i_5_n_0\
    );
\could_multi_bursts.burst_addr[44]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(44),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(42),
      O => \could_multi_bursts.burst_addr[44]_i_2_n_0\
    );
\could_multi_bursts.burst_addr[44]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(43),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(41),
      O => \could_multi_bursts.burst_addr[44]_i_3_n_0\
    );
\could_multi_bursts.burst_addr[44]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(42),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(40),
      O => \could_multi_bursts.burst_addr[44]_i_4_n_0\
    );
\could_multi_bursts.burst_addr[44]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(41),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(39),
      O => \could_multi_bursts.burst_addr[44]_i_5_n_0\
    );
\could_multi_bursts.burst_addr[48]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(48),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(46),
      O => \could_multi_bursts.burst_addr[48]_i_2_n_0\
    );
\could_multi_bursts.burst_addr[48]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(47),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(45),
      O => \could_multi_bursts.burst_addr[48]_i_3_n_0\
    );
\could_multi_bursts.burst_addr[48]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(46),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(44),
      O => \could_multi_bursts.burst_addr[48]_i_4_n_0\
    );
\could_multi_bursts.burst_addr[48]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(45),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(43),
      O => \could_multi_bursts.burst_addr[48]_i_5_n_0\
    );
\could_multi_bursts.burst_addr[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => B(4),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.burst_addr[4]_i_2_n_0\
    );
\could_multi_bursts.burst_addr[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => B(3),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.burst_addr[4]_i_3_n_0\
    );
\could_multi_bursts.burst_addr[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => B(2),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.burst_addr[4]_i_4_n_0\
    );
\could_multi_bursts.burst_addr[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => B(4),
      I1 => \^m_axi_gmem_araddr\(2),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(4),
      O => \could_multi_bursts.burst_addr[4]_i_5_n_0\
    );
\could_multi_bursts.burst_addr[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => B(3),
      I1 => \^m_axi_gmem_araddr\(1),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(3),
      O => \could_multi_bursts.burst_addr[4]_i_6_n_0\
    );
\could_multi_bursts.burst_addr[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => B(2),
      I1 => \^m_axi_gmem_araddr\(0),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(2),
      O => \could_multi_bursts.burst_addr[4]_i_7_n_0\
    );
\could_multi_bursts.burst_addr[52]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(52),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(50),
      O => \could_multi_bursts.burst_addr[52]_i_2_n_0\
    );
\could_multi_bursts.burst_addr[52]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(51),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(49),
      O => \could_multi_bursts.burst_addr[52]_i_3_n_0\
    );
\could_multi_bursts.burst_addr[52]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(50),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(48),
      O => \could_multi_bursts.burst_addr[52]_i_4_n_0\
    );
\could_multi_bursts.burst_addr[52]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(49),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(47),
      O => \could_multi_bursts.burst_addr[52]_i_5_n_0\
    );
\could_multi_bursts.burst_addr[56]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(56),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(54),
      O => \could_multi_bursts.burst_addr[56]_i_2_n_0\
    );
\could_multi_bursts.burst_addr[56]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(55),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(53),
      O => \could_multi_bursts.burst_addr[56]_i_3_n_0\
    );
\could_multi_bursts.burst_addr[56]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(54),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(52),
      O => \could_multi_bursts.burst_addr[56]_i_4_n_0\
    );
\could_multi_bursts.burst_addr[56]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(53),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(51),
      O => \could_multi_bursts.burst_addr[56]_i_5_n_0\
    );
\could_multi_bursts.burst_addr[60]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(60),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(58),
      O => \could_multi_bursts.burst_addr[60]_i_2_n_0\
    );
\could_multi_bursts.burst_addr[60]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(59),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(57),
      O => \could_multi_bursts.burst_addr[60]_i_3_n_0\
    );
\could_multi_bursts.burst_addr[60]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(58),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(56),
      O => \could_multi_bursts.burst_addr[60]_i_4_n_0\
    );
\could_multi_bursts.burst_addr[60]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(57),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(55),
      O => \could_multi_bursts.burst_addr[60]_i_5_n_0\
    );
\could_multi_bursts.burst_addr[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A200"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg_0\,
      I1 => \^could_multi_bursts.burst_valid_reg_0\,
      I2 => m_axi_gmem_ARREADY,
      I3 => ost_ctrl_ready,
      O => \^e\(0)
    );
\could_multi_bursts.burst_addr[63]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(63),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(61),
      O => \could_multi_bursts.burst_addr[63]_i_3_n_0\
    );
\could_multi_bursts.burst_addr[63]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(62),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(60),
      O => \could_multi_bursts.burst_addr[63]_i_4_n_0\
    );
\could_multi_bursts.burst_addr[63]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(61),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(59),
      O => \could_multi_bursts.burst_addr[63]_i_5_n_0\
    );
\could_multi_bursts.burst_addr[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => B(6),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.burst_addr[8]_i_2_n_0\
    );
\could_multi_bursts.burst_addr[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => B(5),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.burst_addr[8]_i_3_n_0\
    );
\could_multi_bursts.burst_addr[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(8),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(6),
      O => \could_multi_bursts.burst_addr[8]_i_4_n_0\
    );
\could_multi_bursts.burst_addr[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(7),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(5),
      O => \could_multi_bursts.burst_addr[8]_i_5_n_0\
    );
\could_multi_bursts.burst_addr[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => B(6),
      I1 => \^m_axi_gmem_araddr\(4),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(6),
      O => \could_multi_bursts.burst_addr[8]_i_6_n_0\
    );
\could_multi_bursts.burst_addr[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => B(5),
      I1 => \^m_axi_gmem_araddr\(3),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(5),
      O => \could_multi_bursts.burst_addr[8]_i_7_n_0\
    );
\could_multi_bursts.burst_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[12]_i_1_n_6\,
      Q => \^m_axi_gmem_araddr\(8),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[12]_i_1_n_5\,
      Q => \^m_axi_gmem_araddr\(9),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[12]_i_1_n_4\,
      Q => \^m_axi_gmem_araddr\(10),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.burst_addr_reg[8]_i_1_n_0\,
      CO(3) => \could_multi_bursts.burst_addr_reg[12]_i_1_n_0\,
      CO(2) => \could_multi_bursts.burst_addr_reg[12]_i_1_n_1\,
      CO(1) => \could_multi_bursts.burst_addr_reg[12]_i_1_n_2\,
      CO(0) => \could_multi_bursts.burst_addr_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.burst_addr_reg[12]_i_1_n_4\,
      O(2) => \could_multi_bursts.burst_addr_reg[12]_i_1_n_5\,
      O(1) => \could_multi_bursts.burst_addr_reg[12]_i_1_n_6\,
      O(0) => \could_multi_bursts.burst_addr_reg[12]_i_1_n_7\,
      S(3) => \could_multi_bursts.burst_addr[12]_i_2_n_0\,
      S(2) => \could_multi_bursts.burst_addr[12]_i_3_n_0\,
      S(1) => \could_multi_bursts.burst_addr[12]_i_4_n_0\,
      S(0) => \could_multi_bursts.burst_addr[12]_i_5_n_0\
    );
\could_multi_bursts.burst_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[16]_i_1_n_7\,
      Q => \^m_axi_gmem_araddr\(11),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[16]_i_1_n_6\,
      Q => \^m_axi_gmem_araddr\(12),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[16]_i_1_n_5\,
      Q => \^m_axi_gmem_araddr\(13),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[16]_i_1_n_4\,
      Q => \^m_axi_gmem_araddr\(14),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.burst_addr_reg[12]_i_1_n_0\,
      CO(3) => \could_multi_bursts.burst_addr_reg[16]_i_1_n_0\,
      CO(2) => \could_multi_bursts.burst_addr_reg[16]_i_1_n_1\,
      CO(1) => \could_multi_bursts.burst_addr_reg[16]_i_1_n_2\,
      CO(0) => \could_multi_bursts.burst_addr_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.burst_addr_reg[16]_i_1_n_4\,
      O(2) => \could_multi_bursts.burst_addr_reg[16]_i_1_n_5\,
      O(1) => \could_multi_bursts.burst_addr_reg[16]_i_1_n_6\,
      O(0) => \could_multi_bursts.burst_addr_reg[16]_i_1_n_7\,
      S(3) => \could_multi_bursts.burst_addr[16]_i_2_n_0\,
      S(2) => \could_multi_bursts.burst_addr[16]_i_3_n_0\,
      S(1) => \could_multi_bursts.burst_addr[16]_i_4_n_0\,
      S(0) => \could_multi_bursts.burst_addr[16]_i_5_n_0\
    );
\could_multi_bursts.burst_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[20]_i_1_n_7\,
      Q => \^m_axi_gmem_araddr\(15),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[20]_i_1_n_6\,
      Q => \^m_axi_gmem_araddr\(16),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[20]_i_1_n_5\,
      Q => \^m_axi_gmem_araddr\(17),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[20]_i_1_n_4\,
      Q => \^m_axi_gmem_araddr\(18),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.burst_addr_reg[16]_i_1_n_0\,
      CO(3) => \could_multi_bursts.burst_addr_reg[20]_i_1_n_0\,
      CO(2) => \could_multi_bursts.burst_addr_reg[20]_i_1_n_1\,
      CO(1) => \could_multi_bursts.burst_addr_reg[20]_i_1_n_2\,
      CO(0) => \could_multi_bursts.burst_addr_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.burst_addr_reg[20]_i_1_n_4\,
      O(2) => \could_multi_bursts.burst_addr_reg[20]_i_1_n_5\,
      O(1) => \could_multi_bursts.burst_addr_reg[20]_i_1_n_6\,
      O(0) => \could_multi_bursts.burst_addr_reg[20]_i_1_n_7\,
      S(3) => \could_multi_bursts.burst_addr[20]_i_2_n_0\,
      S(2) => \could_multi_bursts.burst_addr[20]_i_3_n_0\,
      S(1) => \could_multi_bursts.burst_addr[20]_i_4_n_0\,
      S(0) => \could_multi_bursts.burst_addr[20]_i_5_n_0\
    );
\could_multi_bursts.burst_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[24]_i_1_n_7\,
      Q => \^m_axi_gmem_araddr\(19),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[24]_i_1_n_6\,
      Q => \^m_axi_gmem_araddr\(20),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[24]_i_1_n_5\,
      Q => \^m_axi_gmem_araddr\(21),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[24]_i_1_n_4\,
      Q => \^m_axi_gmem_araddr\(22),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.burst_addr_reg[20]_i_1_n_0\,
      CO(3) => \could_multi_bursts.burst_addr_reg[24]_i_1_n_0\,
      CO(2) => \could_multi_bursts.burst_addr_reg[24]_i_1_n_1\,
      CO(1) => \could_multi_bursts.burst_addr_reg[24]_i_1_n_2\,
      CO(0) => \could_multi_bursts.burst_addr_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.burst_addr_reg[24]_i_1_n_4\,
      O(2) => \could_multi_bursts.burst_addr_reg[24]_i_1_n_5\,
      O(1) => \could_multi_bursts.burst_addr_reg[24]_i_1_n_6\,
      O(0) => \could_multi_bursts.burst_addr_reg[24]_i_1_n_7\,
      S(3) => \could_multi_bursts.burst_addr[24]_i_2_n_0\,
      S(2) => \could_multi_bursts.burst_addr[24]_i_3_n_0\,
      S(1) => \could_multi_bursts.burst_addr[24]_i_4_n_0\,
      S(0) => \could_multi_bursts.burst_addr[24]_i_5_n_0\
    );
\could_multi_bursts.burst_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[28]_i_1_n_7\,
      Q => \^m_axi_gmem_araddr\(23),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[28]_i_1_n_6\,
      Q => \^m_axi_gmem_araddr\(24),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[28]_i_1_n_5\,
      Q => \^m_axi_gmem_araddr\(25),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[28]_i_1_n_4\,
      Q => \^m_axi_gmem_araddr\(26),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.burst_addr_reg[24]_i_1_n_0\,
      CO(3) => \could_multi_bursts.burst_addr_reg[28]_i_1_n_0\,
      CO(2) => \could_multi_bursts.burst_addr_reg[28]_i_1_n_1\,
      CO(1) => \could_multi_bursts.burst_addr_reg[28]_i_1_n_2\,
      CO(0) => \could_multi_bursts.burst_addr_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.burst_addr_reg[28]_i_1_n_4\,
      O(2) => \could_multi_bursts.burst_addr_reg[28]_i_1_n_5\,
      O(1) => \could_multi_bursts.burst_addr_reg[28]_i_1_n_6\,
      O(0) => \could_multi_bursts.burst_addr_reg[28]_i_1_n_7\,
      S(3) => \could_multi_bursts.burst_addr[28]_i_2_n_0\,
      S(2) => \could_multi_bursts.burst_addr[28]_i_3_n_0\,
      S(1) => \could_multi_bursts.burst_addr[28]_i_4_n_0\,
      S(0) => \could_multi_bursts.burst_addr[28]_i_5_n_0\
    );
\could_multi_bursts.burst_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[32]_i_1_n_7\,
      Q => \^m_axi_gmem_araddr\(27),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[4]_i_1_n_6\,
      Q => \^m_axi_gmem_araddr\(0),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[32]_i_1_n_6\,
      Q => \^m_axi_gmem_araddr\(28),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[32]_i_1_n_5\,
      Q => \^m_axi_gmem_araddr\(29),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[32]_i_1_n_4\,
      Q => \^m_axi_gmem_araddr\(30),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.burst_addr_reg[28]_i_1_n_0\,
      CO(3) => \could_multi_bursts.burst_addr_reg[32]_i_1_n_0\,
      CO(2) => \could_multi_bursts.burst_addr_reg[32]_i_1_n_1\,
      CO(1) => \could_multi_bursts.burst_addr_reg[32]_i_1_n_2\,
      CO(0) => \could_multi_bursts.burst_addr_reg[32]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.burst_addr_reg[32]_i_1_n_4\,
      O(2) => \could_multi_bursts.burst_addr_reg[32]_i_1_n_5\,
      O(1) => \could_multi_bursts.burst_addr_reg[32]_i_1_n_6\,
      O(0) => \could_multi_bursts.burst_addr_reg[32]_i_1_n_7\,
      S(3) => \could_multi_bursts.burst_addr[32]_i_2_n_0\,
      S(2) => \could_multi_bursts.burst_addr[32]_i_3_n_0\,
      S(1) => \could_multi_bursts.burst_addr[32]_i_4_n_0\,
      S(0) => \could_multi_bursts.burst_addr[32]_i_5_n_0\
    );
\could_multi_bursts.burst_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[36]_i_1_n_7\,
      Q => \^m_axi_gmem_araddr\(31),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[36]_i_1_n_6\,
      Q => \^m_axi_gmem_araddr\(32),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[36]_i_1_n_5\,
      Q => \^m_axi_gmem_araddr\(33),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[36]_i_1_n_4\,
      Q => \^m_axi_gmem_araddr\(34),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[36]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.burst_addr_reg[32]_i_1_n_0\,
      CO(3) => \could_multi_bursts.burst_addr_reg[36]_i_1_n_0\,
      CO(2) => \could_multi_bursts.burst_addr_reg[36]_i_1_n_1\,
      CO(1) => \could_multi_bursts.burst_addr_reg[36]_i_1_n_2\,
      CO(0) => \could_multi_bursts.burst_addr_reg[36]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.burst_addr_reg[36]_i_1_n_4\,
      O(2) => \could_multi_bursts.burst_addr_reg[36]_i_1_n_5\,
      O(1) => \could_multi_bursts.burst_addr_reg[36]_i_1_n_6\,
      O(0) => \could_multi_bursts.burst_addr_reg[36]_i_1_n_7\,
      S(3) => \could_multi_bursts.burst_addr[36]_i_2_n_0\,
      S(2) => \could_multi_bursts.burst_addr[36]_i_3_n_0\,
      S(1) => \could_multi_bursts.burst_addr[36]_i_4_n_0\,
      S(0) => \could_multi_bursts.burst_addr[36]_i_5_n_0\
    );
\could_multi_bursts.burst_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[40]_i_1_n_7\,
      Q => \^m_axi_gmem_araddr\(35),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[40]_i_1_n_6\,
      Q => \^m_axi_gmem_araddr\(36),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[40]_i_1_n_5\,
      Q => \^m_axi_gmem_araddr\(37),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[4]_i_1_n_5\,
      Q => \^m_axi_gmem_araddr\(1),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[40]_i_1_n_4\,
      Q => \^m_axi_gmem_araddr\(38),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[40]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.burst_addr_reg[36]_i_1_n_0\,
      CO(3) => \could_multi_bursts.burst_addr_reg[40]_i_1_n_0\,
      CO(2) => \could_multi_bursts.burst_addr_reg[40]_i_1_n_1\,
      CO(1) => \could_multi_bursts.burst_addr_reg[40]_i_1_n_2\,
      CO(0) => \could_multi_bursts.burst_addr_reg[40]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.burst_addr_reg[40]_i_1_n_4\,
      O(2) => \could_multi_bursts.burst_addr_reg[40]_i_1_n_5\,
      O(1) => \could_multi_bursts.burst_addr_reg[40]_i_1_n_6\,
      O(0) => \could_multi_bursts.burst_addr_reg[40]_i_1_n_7\,
      S(3) => \could_multi_bursts.burst_addr[40]_i_2_n_0\,
      S(2) => \could_multi_bursts.burst_addr[40]_i_3_n_0\,
      S(1) => \could_multi_bursts.burst_addr[40]_i_4_n_0\,
      S(0) => \could_multi_bursts.burst_addr[40]_i_5_n_0\
    );
\could_multi_bursts.burst_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[44]_i_1_n_7\,
      Q => \^m_axi_gmem_araddr\(39),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[44]_i_1_n_6\,
      Q => \^m_axi_gmem_araddr\(40),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[44]_i_1_n_5\,
      Q => \^m_axi_gmem_araddr\(41),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[44]_i_1_n_4\,
      Q => \^m_axi_gmem_araddr\(42),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[44]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.burst_addr_reg[40]_i_1_n_0\,
      CO(3) => \could_multi_bursts.burst_addr_reg[44]_i_1_n_0\,
      CO(2) => \could_multi_bursts.burst_addr_reg[44]_i_1_n_1\,
      CO(1) => \could_multi_bursts.burst_addr_reg[44]_i_1_n_2\,
      CO(0) => \could_multi_bursts.burst_addr_reg[44]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.burst_addr_reg[44]_i_1_n_4\,
      O(2) => \could_multi_bursts.burst_addr_reg[44]_i_1_n_5\,
      O(1) => \could_multi_bursts.burst_addr_reg[44]_i_1_n_6\,
      O(0) => \could_multi_bursts.burst_addr_reg[44]_i_1_n_7\,
      S(3) => \could_multi_bursts.burst_addr[44]_i_2_n_0\,
      S(2) => \could_multi_bursts.burst_addr[44]_i_3_n_0\,
      S(1) => \could_multi_bursts.burst_addr[44]_i_4_n_0\,
      S(0) => \could_multi_bursts.burst_addr[44]_i_5_n_0\
    );
\could_multi_bursts.burst_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[48]_i_1_n_7\,
      Q => \^m_axi_gmem_araddr\(43),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[48]_i_1_n_6\,
      Q => \^m_axi_gmem_araddr\(44),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[48]_i_1_n_5\,
      Q => \^m_axi_gmem_araddr\(45),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[48]_i_1_n_4\,
      Q => \^m_axi_gmem_araddr\(46),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[48]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.burst_addr_reg[44]_i_1_n_0\,
      CO(3) => \could_multi_bursts.burst_addr_reg[48]_i_1_n_0\,
      CO(2) => \could_multi_bursts.burst_addr_reg[48]_i_1_n_1\,
      CO(1) => \could_multi_bursts.burst_addr_reg[48]_i_1_n_2\,
      CO(0) => \could_multi_bursts.burst_addr_reg[48]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.burst_addr_reg[48]_i_1_n_4\,
      O(2) => \could_multi_bursts.burst_addr_reg[48]_i_1_n_5\,
      O(1) => \could_multi_bursts.burst_addr_reg[48]_i_1_n_6\,
      O(0) => \could_multi_bursts.burst_addr_reg[48]_i_1_n_7\,
      S(3) => \could_multi_bursts.burst_addr[48]_i_2_n_0\,
      S(2) => \could_multi_bursts.burst_addr[48]_i_3_n_0\,
      S(1) => \could_multi_bursts.burst_addr[48]_i_4_n_0\,
      S(0) => \could_multi_bursts.burst_addr[48]_i_5_n_0\
    );
\could_multi_bursts.burst_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[52]_i_1_n_7\,
      Q => \^m_axi_gmem_araddr\(47),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[4]_i_1_n_4\,
      Q => \^m_axi_gmem_araddr\(2),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.burst_addr_reg[4]_i_1_n_0\,
      CO(2) => \could_multi_bursts.burst_addr_reg[4]_i_1_n_1\,
      CO(1) => \could_multi_bursts.burst_addr_reg[4]_i_1_n_2\,
      CO(0) => \could_multi_bursts.burst_addr_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \could_multi_bursts.burst_addr[4]_i_2_n_0\,
      DI(2) => \could_multi_bursts.burst_addr[4]_i_3_n_0\,
      DI(1) => \could_multi_bursts.burst_addr[4]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \could_multi_bursts.burst_addr_reg[4]_i_1_n_4\,
      O(2) => \could_multi_bursts.burst_addr_reg[4]_i_1_n_5\,
      O(1) => \could_multi_bursts.burst_addr_reg[4]_i_1_n_6\,
      O(0) => \NLW_could_multi_bursts.burst_addr_reg[4]_i_1_O_UNCONNECTED\(0),
      S(3) => \could_multi_bursts.burst_addr[4]_i_5_n_0\,
      S(2) => \could_multi_bursts.burst_addr[4]_i_6_n_0\,
      S(1) => \could_multi_bursts.burst_addr[4]_i_7_n_0\,
      S(0) => '0'
    );
\could_multi_bursts.burst_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[52]_i_1_n_6\,
      Q => \^m_axi_gmem_araddr\(48),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[52]_i_1_n_5\,
      Q => \^m_axi_gmem_araddr\(49),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[52]_i_1_n_4\,
      Q => \^m_axi_gmem_araddr\(50),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[52]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.burst_addr_reg[48]_i_1_n_0\,
      CO(3) => \could_multi_bursts.burst_addr_reg[52]_i_1_n_0\,
      CO(2) => \could_multi_bursts.burst_addr_reg[52]_i_1_n_1\,
      CO(1) => \could_multi_bursts.burst_addr_reg[52]_i_1_n_2\,
      CO(0) => \could_multi_bursts.burst_addr_reg[52]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.burst_addr_reg[52]_i_1_n_4\,
      O(2) => \could_multi_bursts.burst_addr_reg[52]_i_1_n_5\,
      O(1) => \could_multi_bursts.burst_addr_reg[52]_i_1_n_6\,
      O(0) => \could_multi_bursts.burst_addr_reg[52]_i_1_n_7\,
      S(3) => \could_multi_bursts.burst_addr[52]_i_2_n_0\,
      S(2) => \could_multi_bursts.burst_addr[52]_i_3_n_0\,
      S(1) => \could_multi_bursts.burst_addr[52]_i_4_n_0\,
      S(0) => \could_multi_bursts.burst_addr[52]_i_5_n_0\
    );
\could_multi_bursts.burst_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[56]_i_1_n_7\,
      Q => \^m_axi_gmem_araddr\(51),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[56]_i_1_n_6\,
      Q => \^m_axi_gmem_araddr\(52),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[56]_i_1_n_5\,
      Q => \^m_axi_gmem_araddr\(53),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[56]_i_1_n_4\,
      Q => \^m_axi_gmem_araddr\(54),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[56]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.burst_addr_reg[52]_i_1_n_0\,
      CO(3) => \could_multi_bursts.burst_addr_reg[56]_i_1_n_0\,
      CO(2) => \could_multi_bursts.burst_addr_reg[56]_i_1_n_1\,
      CO(1) => \could_multi_bursts.burst_addr_reg[56]_i_1_n_2\,
      CO(0) => \could_multi_bursts.burst_addr_reg[56]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.burst_addr_reg[56]_i_1_n_4\,
      O(2) => \could_multi_bursts.burst_addr_reg[56]_i_1_n_5\,
      O(1) => \could_multi_bursts.burst_addr_reg[56]_i_1_n_6\,
      O(0) => \could_multi_bursts.burst_addr_reg[56]_i_1_n_7\,
      S(3) => \could_multi_bursts.burst_addr[56]_i_2_n_0\,
      S(2) => \could_multi_bursts.burst_addr[56]_i_3_n_0\,
      S(1) => \could_multi_bursts.burst_addr[56]_i_4_n_0\,
      S(0) => \could_multi_bursts.burst_addr[56]_i_5_n_0\
    );
\could_multi_bursts.burst_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[60]_i_1_n_7\,
      Q => \^m_axi_gmem_araddr\(55),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[60]_i_1_n_6\,
      Q => \^m_axi_gmem_araddr\(56),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[60]_i_1_n_5\,
      Q => \^m_axi_gmem_araddr\(57),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[8]_i_1_n_7\,
      Q => \^m_axi_gmem_araddr\(3),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[60]_i_1_n_4\,
      Q => \^m_axi_gmem_araddr\(58),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[60]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.burst_addr_reg[56]_i_1_n_0\,
      CO(3) => \could_multi_bursts.burst_addr_reg[60]_i_1_n_0\,
      CO(2) => \could_multi_bursts.burst_addr_reg[60]_i_1_n_1\,
      CO(1) => \could_multi_bursts.burst_addr_reg[60]_i_1_n_2\,
      CO(0) => \could_multi_bursts.burst_addr_reg[60]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.burst_addr_reg[60]_i_1_n_4\,
      O(2) => \could_multi_bursts.burst_addr_reg[60]_i_1_n_5\,
      O(1) => \could_multi_bursts.burst_addr_reg[60]_i_1_n_6\,
      O(0) => \could_multi_bursts.burst_addr_reg[60]_i_1_n_7\,
      S(3) => \could_multi_bursts.burst_addr[60]_i_2_n_0\,
      S(2) => \could_multi_bursts.burst_addr[60]_i_3_n_0\,
      S(1) => \could_multi_bursts.burst_addr[60]_i_4_n_0\,
      S(0) => \could_multi_bursts.burst_addr[60]_i_5_n_0\
    );
\could_multi_bursts.burst_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[63]_i_2_n_7\,
      Q => \^m_axi_gmem_araddr\(59),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[63]_i_2_n_6\,
      Q => \^m_axi_gmem_araddr\(60),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[63]_i_2_n_5\,
      Q => \^m_axi_gmem_araddr\(61),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[63]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.burst_addr_reg[60]_i_1_n_0\,
      CO(3 downto 2) => \NLW_could_multi_bursts.burst_addr_reg[63]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \could_multi_bursts.burst_addr_reg[63]_i_2_n_2\,
      CO(0) => \could_multi_bursts.burst_addr_reg[63]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_could_multi_bursts.burst_addr_reg[63]_i_2_O_UNCONNECTED\(3),
      O(2) => \could_multi_bursts.burst_addr_reg[63]_i_2_n_5\,
      O(1) => \could_multi_bursts.burst_addr_reg[63]_i_2_n_6\,
      O(0) => \could_multi_bursts.burst_addr_reg[63]_i_2_n_7\,
      S(3) => '0',
      S(2) => \could_multi_bursts.burst_addr[63]_i_3_n_0\,
      S(1) => \could_multi_bursts.burst_addr[63]_i_4_n_0\,
      S(0) => \could_multi_bursts.burst_addr[63]_i_5_n_0\
    );
\could_multi_bursts.burst_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[8]_i_1_n_6\,
      Q => \^m_axi_gmem_araddr\(4),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[8]_i_1_n_5\,
      Q => \^m_axi_gmem_araddr\(5),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[8]_i_1_n_4\,
      Q => \^m_axi_gmem_araddr\(6),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.burst_addr_reg[4]_i_1_n_0\,
      CO(3) => \could_multi_bursts.burst_addr_reg[8]_i_1_n_0\,
      CO(2) => \could_multi_bursts.burst_addr_reg[8]_i_1_n_1\,
      CO(1) => \could_multi_bursts.burst_addr_reg[8]_i_1_n_2\,
      CO(0) => \could_multi_bursts.burst_addr_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \could_multi_bursts.burst_addr[8]_i_2_n_0\,
      DI(0) => \could_multi_bursts.burst_addr[8]_i_3_n_0\,
      O(3) => \could_multi_bursts.burst_addr_reg[8]_i_1_n_4\,
      O(2) => \could_multi_bursts.burst_addr_reg[8]_i_1_n_5\,
      O(1) => \could_multi_bursts.burst_addr_reg[8]_i_1_n_6\,
      O(0) => \could_multi_bursts.burst_addr_reg[8]_i_1_n_7\,
      S(3) => \could_multi_bursts.burst_addr[8]_i_4_n_0\,
      S(2) => \could_multi_bursts.burst_addr[8]_i_5_n_0\,
      S(1) => \could_multi_bursts.burst_addr[8]_i_6_n_0\,
      S(0) => \could_multi_bursts.burst_addr[8]_i_7_n_0\
    );
\could_multi_bursts.burst_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[12]_i_1_n_7\,
      Q => \^m_axi_gmem_araddr\(7),
      R => SR(0)
    );
\could_multi_bursts.burst_len[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[0]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \could_multi_bursts.burst_len_next\(0)
    );
\could_multi_bursts.burst_len[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[1]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \could_multi_bursts.burst_len_next\(1)
    );
\could_multi_bursts.burst_len[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[2]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \could_multi_bursts.burst_len_next\(2)
    );
\could_multi_bursts.burst_len[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[3]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \could_multi_bursts.burst_len_next\(3)
    );
\could_multi_bursts.burst_len_plus1[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.last_loop_reg_n_0\,
      I1 => \sect_len_buf_reg_n_0_[0]\,
      O => \could_multi_bursts.burst_len_plus1[0]_i_1__0_n_0\
    );
\could_multi_bursts.burst_len_plus1[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[0]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      I2 => \sect_len_buf_reg_n_0_[1]\,
      O => \could_multi_bursts.burst_len_plus1[1]_i_1__0_n_0\
    );
\could_multi_bursts.burst_len_plus1[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[0]\,
      I1 => \sect_len_buf_reg_n_0_[1]\,
      I2 => \could_multi_bursts.last_loop_reg_n_0\,
      I3 => \sect_len_buf_reg_n_0_[2]\,
      O => \could_multi_bursts.burst_len_plus1[2]_i_1__0_n_0\
    );
\could_multi_bursts.burst_len_plus1[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[1]\,
      I1 => \sect_len_buf_reg_n_0_[0]\,
      I2 => \sect_len_buf_reg_n_0_[2]\,
      I3 => \could_multi_bursts.last_loop_reg_n_0\,
      I4 => \sect_len_buf_reg_n_0_[3]\,
      O => \could_multi_bursts.burst_len_plus1[3]_i_1__0_n_0\
    );
\could_multi_bursts.burst_len_plus1[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F0F0F0F"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[3]\,
      I1 => \sect_len_buf_reg_n_0_[1]\,
      I2 => \could_multi_bursts.last_loop_reg_n_0\,
      I3 => \sect_len_buf_reg_n_0_[0]\,
      I4 => \sect_len_buf_reg_n_0_[2]\,
      O => \could_multi_bursts.burst_len_plus1[4]_i_1__0_n_0\
    );
\could_multi_bursts.burst_len_plus1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_len_plus1[0]_i_1__0_n_0\,
      Q => B(2),
      R => SR(0)
    );
\could_multi_bursts.burst_len_plus1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_len_plus1[1]_i_1__0_n_0\,
      Q => B(3),
      R => SR(0)
    );
\could_multi_bursts.burst_len_plus1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_len_plus1[2]_i_1__0_n_0\,
      Q => B(4),
      R => SR(0)
    );
\could_multi_bursts.burst_len_plus1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_len_plus1[3]_i_1__0_n_0\,
      Q => B(5),
      R => SR(0)
    );
\could_multi_bursts.burst_len_plus1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_len_plus1[4]_i_1__0_n_0\,
      Q => B(6),
      R => SR(0)
    );
\could_multi_bursts.burst_len_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_len_next\(0),
      Q => m_axi_gmem_ARLEN(0),
      R => SR(0)
    );
\could_multi_bursts.burst_len_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_len_next\(1),
      Q => m_axi_gmem_ARLEN(1),
      R => SR(0)
    );
\could_multi_bursts.burst_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_len_next\(2),
      Q => m_axi_gmem_ARLEN(2),
      R => SR(0)
    );
\could_multi_bursts.burst_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_len_next\(3),
      Q => m_axi_gmem_ARLEN(3),
      R => SR(0)
    );
\could_multi_bursts.burst_valid_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA30"
    )
        port map (
      I0 => ost_ctrl_ready,
      I1 => m_axi_gmem_ARREADY,
      I2 => \^could_multi_bursts.burst_valid_reg_0\,
      I3 => \^could_multi_bursts.sect_handling_reg_0\,
      O => \could_multi_bursts.burst_valid_i_1__0_n_0\
    );
\could_multi_bursts.burst_valid_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \could_multi_bursts.burst_valid_i_1__0_n_0\,
      Q => \^could_multi_bursts.burst_valid_reg_0\,
      R => SR(0)
    );
\could_multi_bursts.first_loop_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => p_15_in,
      Q => \could_multi_bursts.first_loop\,
      R => SR(0)
    );
\could_multi_bursts.last_loop_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[4]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[5]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I4 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I5 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      O => \could_multi_bursts.last_loop_i_2__0_n_0\
    );
\could_multi_bursts.last_loop_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      I2 => p_0_in(5),
      I3 => p_0_in(0),
      I4 => p_0_in(1),
      I5 => p_0_in(2),
      O => \could_multi_bursts.last_loop_i_3__0_n_0\
    );
\could_multi_bursts.last_loop_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.last_loop_reg_i_1__0_n_0\,
      Q => \could_multi_bursts.last_loop_reg_n_0\,
      R => SR(0)
    );
\could_multi_bursts.last_loop_reg_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \could_multi_bursts.last_loop_i_2__0_n_0\,
      I1 => \could_multi_bursts.last_loop_i_3__0_n_0\,
      O => \could_multi_bursts.last_loop_reg_i_1__0_n_0\,
      S => p_15_in
    );
\could_multi_bursts.loop_cnt[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_15_in,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      O => \could_multi_bursts.loop_cnt[0]_i_1__0_n_0\
    );
\could_multi_bursts.loop_cnt[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBBB88B8BB"
    )
        port map (
      I0 => beat_len(4),
      I1 => \single_sect__18\,
      I2 => start_to_4k(4),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => end_from_4k(4),
      O => p_0_in(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_15_in,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      O => \could_multi_bursts.loop_cnt[1]_i_1__0_n_0\
    );
\could_multi_bursts.loop_cnt[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBBB88B8BB"
    )
        port map (
      I0 => beat_len(5),
      I1 => \single_sect__18\,
      I2 => start_to_4k(5),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => end_from_4k(5),
      O => p_0_in(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8888B"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_15_in,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I4 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      O => \could_multi_bursts.loop_cnt[2]_i_1__0_n_0\
    );
\could_multi_bursts.loop_cnt[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBBB88B8BB"
    )
        port map (
      I0 => beat_len(6),
      I1 => \single_sect__18\,
      I2 => start_to_4k(6),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => end_from_4k(6),
      O => p_0_in(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB88888888B"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_15_in,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I4 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I5 => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      O => \could_multi_bursts.loop_cnt[3]_i_1__0_n_0\
    );
\could_multi_bursts.loop_cnt[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBBB88B8BB"
    )
        port map (
      I0 => beat_len(7),
      I1 => \single_sect__18\,
      I2 => start_to_4k(7),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => end_from_4k(7),
      O => p_0_in(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_15_in,
      I2 => \could_multi_bursts.loop_cnt[5]_i_4__0_n_0\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[4]\,
      O => \could_multi_bursts.loop_cnt[4]_i_1__0_n_0\
    );
\could_multi_bursts.loop_cnt[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBBB88B8BB"
    )
        port map (
      I0 => beat_len(8),
      I1 => \single_sect__18\,
      I2 => start_to_4k(8),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => end_from_4k(8),
      O => p_0_in(4)
    );
\could_multi_bursts.loop_cnt[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0FFD000"
    )
        port map (
      I0 => \^could_multi_bursts.burst_valid_reg_0\,
      I1 => m_axi_gmem_ARREADY,
      I2 => ost_ctrl_ready,
      I3 => \^could_multi_bursts.sect_handling_reg_0\,
      I4 => req_handling_reg_n_0,
      O => \could_multi_bursts.last_loop\
    );
\could_multi_bursts.loop_cnt[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8888B"
    )
        port map (
      I0 => p_0_in(5),
      I1 => p_15_in,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[4]\,
      I3 => \could_multi_bursts.loop_cnt[5]_i_4__0_n_0\,
      I4 => \could_multi_bursts.loop_cnt_reg_n_0_[5]\,
      O => \could_multi_bursts.loop_cnt[5]_i_2__0_n_0\
    );
\could_multi_bursts.loop_cnt[5]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBBB88B8BB"
    )
        port map (
      I0 => beat_len(9),
      I1 => \single_sect__18\,
      I2 => start_to_4k(9),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => end_from_4k(9),
      O => p_0_in(5)
    );
\could_multi_bursts.loop_cnt[5]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      O => \could_multi_bursts.loop_cnt[5]_i_4__0_n_0\
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[0]_i_1__0_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      R => SR(0)
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[1]_i_1__0_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      R => SR(0)
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[2]_i_1__0_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      R => SR(0)
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[3]_i_1__0_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      R => SR(0)
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[4]_i_1__0_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[4]\,
      R => SR(0)
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[5]_i_2__0_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[5]\,
      R => SR(0)
    );
\could_multi_bursts.sect_handling_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBAAAAFFFFAAAA"
    )
        port map (
      I0 => req_handling_reg_n_0,
      I1 => ost_ctrl_ready,
      I2 => m_axi_gmem_ARREADY,
      I3 => \^could_multi_bursts.burst_valid_reg_0\,
      I4 => \^could_multi_bursts.sect_handling_reg_0\,
      I5 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \could_multi_bursts.sect_handling_i_1__0_n_0\
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \could_multi_bursts.sect_handling_i_1__0_n_0\,
      Q => \^could_multi_bursts.sect_handling_reg_0\,
      R => SR(0)
    );
end_from_4k1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => end_from_4k1_carry_n_0,
      CO(2) => end_from_4k1_carry_n_1,
      CO(1) => end_from_4k1_carry_n_2,
      CO(0) => end_from_4k1_carry_n_3,
      CYINIT => '0',
      DI(3) => rs_req_n_120,
      DI(2) => rs_req_n_121,
      DI(1) => rs_req_n_122,
      DI(0) => rs_req_n_123,
      O(3 downto 2) => end_from_4k1(3 downto 2),
      O(1 downto 0) => NLW_end_from_4k1_carry_O_UNCONNECTED(1 downto 0),
      S(3) => rs_req_n_157,
      S(2) => rs_req_n_158,
      S(1) => rs_req_n_159,
      S(0) => rs_req_n_160
    );
\end_from_4k1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => end_from_4k1_carry_n_0,
      CO(3) => \end_from_4k1_carry__0_n_0\,
      CO(2) => \end_from_4k1_carry__0_n_1\,
      CO(1) => \end_from_4k1_carry__0_n_2\,
      CO(0) => \end_from_4k1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => rs_req_n_116,
      DI(2) => rs_req_n_117,
      DI(1) => rs_req_n_118,
      DI(0) => rs_req_n_119,
      O(3 downto 0) => end_from_4k1(7 downto 4),
      S(3) => rs_req_n_161,
      S(2) => rs_req_n_162,
      S(1) => rs_req_n_163,
      S(0) => rs_req_n_164
    );
\end_from_4k1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_from_4k1_carry__0_n_0\,
      CO(3) => \NLW_end_from_4k1_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \end_from_4k1_carry__1_n_1\,
      CO(1) => \end_from_4k1_carry__1_n_2\,
      CO(0) => \end_from_4k1_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => rs_req_n_113,
      DI(1) => rs_req_n_114,
      DI(0) => rs_req_n_115,
      O(3 downto 0) => end_from_4k1(11 downto 8),
      S(3) => rs_req_n_165,
      S(2) => rs_req_n_166,
      S(1) => rs_req_n_167,
      S(0) => rs_req_n_168
    );
\end_from_4k_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(2),
      Q => end_from_4k(0),
      R => SR(0)
    );
\end_from_4k_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(3),
      Q => end_from_4k(1),
      R => SR(0)
    );
\end_from_4k_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(4),
      Q => end_from_4k(2),
      R => SR(0)
    );
\end_from_4k_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(5),
      Q => end_from_4k(3),
      R => SR(0)
    );
\end_from_4k_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(6),
      Q => end_from_4k(4),
      R => SR(0)
    );
\end_from_4k_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(7),
      Q => end_from_4k(5),
      R => SR(0)
    );
\end_from_4k_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(8),
      Q => end_from_4k(6),
      R => SR(0)
    );
\end_from_4k_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(9),
      Q => end_from_4k(7),
      R => SR(0)
    );
\end_from_4k_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(10),
      Q => end_from_4k(8),
      R => SR(0)
    );
\end_from_4k_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(11),
      Q => end_from_4k(9),
      R => SR(0)
    );
first_sect_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => next_req,
      Q => first_sect_reg_n_0,
      R => SR(0)
    );
\last_sect_buf_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \single_sect__18\,
      I1 => last_sect_reg_n_0,
      O => last_sect_tmp
    );
last_sect_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => last_sect_tmp,
      Q => last_sect_buf,
      R => SR(0)
    );
\last_sect_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053035"
    )
        port map (
      I0 => sect_total_buf_reg(8),
      I1 => sect_total(8),
      I2 => first_sect_reg_n_0,
      I3 => sect_total_buf_reg(9),
      I4 => sect_total(9),
      O => \last_sect_i_10__0_n_0\
    );
\last_sect_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053035"
    )
        port map (
      I0 => sect_total_buf_reg(5),
      I1 => sect_total(5),
      I2 => first_sect_reg_n_0,
      I3 => sect_total_buf_reg(6),
      I4 => sect_total(6),
      O => \last_sect_i_11__0_n_0\
    );
\last_sect_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053035"
    )
        port map (
      I0 => sect_total_buf_reg(10),
      I1 => sect_total(10),
      I2 => first_sect_reg_n_0,
      I3 => sect_total_buf_reg(11),
      I4 => sect_total(11),
      O => \last_sect_i_12__0_n_0\
    );
\last_sect_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053035"
    )
        port map (
      I0 => sect_total_buf_reg(13),
      I1 => sect_total(13),
      I2 => first_sect_reg_n_0,
      I3 => sect_total_buf_reg(14),
      I4 => sect_total(14),
      O => \last_sect_i_13__0_n_0\
    );
\last_sect_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4FFFFFFFFFFFFFF"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => sect_total_buf_reg(2),
      I2 => sect_total(2),
      I3 => \last_sect_i_4__0_n_0\,
      I4 => \last_sect_i_5__0_n_0\,
      I5 => \last_sect_i_6__0_n_0\,
      O => \last_sect_i_2__0_n_0\
    );
\last_sect_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001B000000"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => sect_total_buf_reg(17),
      I2 => sect_total(17),
      I3 => \last_sect_i_7__0_n_0\,
      I4 => \last_sect_i_8__0_n_0\,
      I5 => \last_sect_i_9__0_n_0\,
      O => \last_sect_i_3__0_n_0\
    );
\last_sect_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000AC0CA"
    )
        port map (
      I0 => sect_total_buf_reg(0),
      I1 => sect_total(0),
      I2 => first_sect_reg_n_0,
      I3 => sect_total_buf_reg(1),
      I4 => sect_total(1),
      O => \last_sect_i_4__0_n_0\
    );
\last_sect_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053035"
    )
        port map (
      I0 => sect_total_buf_reg(3),
      I1 => sect_total(3),
      I2 => first_sect_reg_n_0,
      I3 => sect_total_buf_reg(4),
      I4 => sect_total(4),
      O => \last_sect_i_5__0_n_0\
    );
\last_sect_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080088"
    )
        port map (
      I0 => \last_sect_i_10__0_n_0\,
      I1 => \last_sect_i_11__0_n_0\,
      I2 => sect_total(7),
      I3 => sect_total_buf_reg(7),
      I4 => first_sect_reg_n_0,
      O => \last_sect_i_6__0_n_0\
    );
\last_sect_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053035"
    )
        port map (
      I0 => sect_total_buf_reg(15),
      I1 => sect_total(15),
      I2 => first_sect_reg_n_0,
      I3 => sect_total_buf_reg(16),
      I4 => sect_total(16),
      O => \last_sect_i_7__0_n_0\
    );
\last_sect_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053035"
    )
        port map (
      I0 => sect_total_buf_reg(19),
      I1 => sect_total(19),
      I2 => first_sect_reg_n_0,
      I3 => sect_total_buf_reg(18),
      I4 => sect_total(18),
      O => \last_sect_i_8__0_n_0\
    );
\last_sect_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFFFFF"
    )
        port map (
      I0 => sect_total(12),
      I1 => sect_total_buf_reg(12),
      I2 => first_sect_reg_n_0,
      I3 => \last_sect_i_12__0_n_0\,
      I4 => \last_sect_i_13__0_n_0\,
      O => \last_sect_i_9__0_n_0\
    );
last_sect_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rs_req_n_1,
      Q => last_sect_reg_n_0,
      R => '0'
    );
\mem_reg[14][0]_srl15_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80880000"
    )
        port map (
      I0 => \dout_reg[0]\,
      I1 => ost_ctrl_ready,
      I2 => m_axi_gmem_ARREADY,
      I3 => \^could_multi_bursts.burst_valid_reg_0\,
      I4 => \^could_multi_bursts.sect_handling_reg_0\,
      O => push
    );
\mem_reg[14][0]_srl15_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \could_multi_bursts.last_loop_reg_n_0\,
      I1 => last_sect_buf,
      O => ost_ctrl_info
    );
\num_data_cnt[4]_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A200A200A200"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg_0\,
      I1 => \^could_multi_bursts.burst_valid_reg_0\,
      I2 => m_axi_gmem_ARREADY,
      I3 => ost_ctrl_ready,
      I4 => local_BURST_RREADY,
      I5 => ost_ctrl_empty_n,
      O => \num_data_cnt1__0\
    );
req_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rs_req_n_126,
      Q => req_handling_reg_n_0,
      R => SR(0)
    );
rs_req: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_reg_slice__parameterized0_52\
     port map (
      D(51) => rs_req_n_4,
      D(50) => rs_req_n_5,
      D(49) => rs_req_n_6,
      D(48) => rs_req_n_7,
      D(47) => rs_req_n_8,
      D(46) => rs_req_n_9,
      D(45) => rs_req_n_10,
      D(44) => rs_req_n_11,
      D(43) => rs_req_n_12,
      D(42) => rs_req_n_13,
      D(41) => rs_req_n_14,
      D(40) => rs_req_n_15,
      D(39) => rs_req_n_16,
      D(38) => rs_req_n_17,
      D(37) => rs_req_n_18,
      D(36) => rs_req_n_19,
      D(35) => rs_req_n_20,
      D(34) => rs_req_n_21,
      D(33) => rs_req_n_22,
      D(32) => rs_req_n_23,
      D(31) => rs_req_n_24,
      D(30) => rs_req_n_25,
      D(29) => rs_req_n_26,
      D(28) => rs_req_n_27,
      D(27) => rs_req_n_28,
      D(26) => rs_req_n_29,
      D(25) => rs_req_n_30,
      D(24) => rs_req_n_31,
      D(23) => rs_req_n_32,
      D(22) => rs_req_n_33,
      D(21) => rs_req_n_34,
      D(20) => rs_req_n_35,
      D(19) => rs_req_n_36,
      D(18) => rs_req_n_37,
      D(17) => rs_req_n_38,
      D(16) => rs_req_n_39,
      D(15) => rs_req_n_40,
      D(14) => rs_req_n_41,
      D(13) => rs_req_n_42,
      D(12) => rs_req_n_43,
      D(11) => rs_req_n_44,
      D(10) => rs_req_n_45,
      D(9) => rs_req_n_46,
      D(8) => rs_req_n_47,
      D(7) => rs_req_n_48,
      D(6) => rs_req_n_49,
      D(5) => rs_req_n_50,
      D(4) => rs_req_n_51,
      D(3) => rs_req_n_52,
      D(2) => rs_req_n_53,
      D(1) => rs_req_n_54,
      D(0) => rs_req_n_55,
      E(0) => first_sect,
      Q(67) => p_1_in(13),
      Q(66 downto 65) => p_1_in(7 downto 6),
      Q(64) => p_1_in(3),
      Q(63) => rs_req_n_60,
      Q(62) => rs_req_n_61,
      Q(61) => rs_req_n_62,
      Q(60) => rs_req_n_63,
      Q(59) => rs_req_n_64,
      Q(58) => rs_req_n_65,
      Q(57) => rs_req_n_66,
      Q(56) => rs_req_n_67,
      Q(55) => rs_req_n_68,
      Q(54) => rs_req_n_69,
      Q(53) => rs_req_n_70,
      Q(52) => rs_req_n_71,
      Q(51) => rs_req_n_72,
      Q(50) => rs_req_n_73,
      Q(49) => rs_req_n_74,
      Q(48) => rs_req_n_75,
      Q(47) => rs_req_n_76,
      Q(46) => rs_req_n_77,
      Q(45) => rs_req_n_78,
      Q(44) => rs_req_n_79,
      Q(43) => rs_req_n_80,
      Q(42) => rs_req_n_81,
      Q(41) => rs_req_n_82,
      Q(40) => rs_req_n_83,
      Q(39) => rs_req_n_84,
      Q(38) => rs_req_n_85,
      Q(37) => rs_req_n_86,
      Q(36) => rs_req_n_87,
      Q(35) => rs_req_n_88,
      Q(34) => rs_req_n_89,
      Q(33) => rs_req_n_90,
      Q(32) => rs_req_n_91,
      Q(31) => rs_req_n_92,
      Q(30) => rs_req_n_93,
      Q(29) => rs_req_n_94,
      Q(28) => rs_req_n_95,
      Q(27) => rs_req_n_96,
      Q(26) => rs_req_n_97,
      Q(25) => rs_req_n_98,
      Q(24) => rs_req_n_99,
      Q(23) => rs_req_n_100,
      Q(22) => rs_req_n_101,
      Q(21) => rs_req_n_102,
      Q(20) => rs_req_n_103,
      Q(19) => rs_req_n_104,
      Q(18) => rs_req_n_105,
      Q(17) => rs_req_n_106,
      Q(16) => rs_req_n_107,
      Q(15) => rs_req_n_108,
      Q(14) => rs_req_n_109,
      Q(13) => rs_req_n_110,
      Q(12) => rs_req_n_111,
      Q(11) => rs_req_n_112,
      Q(10) => rs_req_n_113,
      Q(9) => rs_req_n_114,
      Q(8) => rs_req_n_115,
      Q(7) => rs_req_n_116,
      Q(6) => rs_req_n_117,
      Q(5) => rs_req_n_118,
      Q(4) => rs_req_n_119,
      Q(3) => rs_req_n_120,
      Q(2) => rs_req_n_121,
      Q(1) => rs_req_n_122,
      Q(0) => rs_req_n_123,
      S(1) => \sect_total[3]_i_13_n_0\,
      S(0) => \sect_total[3]_i_14_n_0\,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \bus_wide_gen.offset_full_n\ => \bus_wide_gen.offset_full_n\,
      \data_p1_reg[0]_0\ => \data_p1_reg[0]\,
      \data_p1_reg[11]_0\(3) => rs_req_n_165,
      \data_p1_reg[11]_0\(2) => rs_req_n_166,
      \data_p1_reg[11]_0\(1) => rs_req_n_167,
      \data_p1_reg[11]_0\(0) => rs_req_n_168,
      \data_p1_reg[3]_0\(3) => rs_req_n_157,
      \data_p1_reg[3]_0\(2) => rs_req_n_158,
      \data_p1_reg[3]_0\(1) => rs_req_n_159,
      \data_p1_reg[3]_0\(0) => rs_req_n_160,
      \data_p1_reg[77]_0\(9 downto 0) => beat_len1(11 downto 2),
      \data_p1_reg[7]_0\(3) => rs_req_n_161,
      \data_p1_reg[7]_0\(2) => rs_req_n_162,
      \data_p1_reg[7]_0\(1) => rs_req_n_163,
      \data_p1_reg[7]_0\(0) => rs_req_n_164,
      \data_p1_reg[81]_0\(19 downto 0) => sect_total1(31 downto 12),
      \data_p2_reg[0]_0\(0) => \data_p2_reg[0]\(0),
      \data_p2_reg[81]_0\(69 downto 0) => \data_p2_reg[81]\(69 downto 0),
      last_sect_reg => rs_req_n_1,
      last_sect_reg_0 => last_sect_reg_n_0,
      last_sect_reg_1 => \last_sect_i_2__0_n_0\,
      last_sect_reg_2 => \last_sect_i_3__0_n_0\,
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      next_req => next_req,
      ost_ctrl_ready => ost_ctrl_ready,
      p_15_in => p_15_in,
      req_handling_reg => req_handling_reg_n_0,
      s_ready_t_reg_0 => s_ready_t_reg,
      sect_cnt0(50 downto 0) => sect_cnt0(51 downto 1),
      \sect_cnt_reg[0]\(0) => sect_cnt(0),
      \sect_len_buf[3]_i_2__0_0\(19 downto 0) => sect_total(19 downto 0),
      \sect_total_buf_reg[0]\ => \^could_multi_bursts.sect_handling_reg_0\,
      \sect_total_buf_reg[0]_0\ => \could_multi_bursts.last_loop_reg_n_0\,
      \sect_total_buf_reg[0]_1\ => \^could_multi_bursts.burst_valid_reg_0\,
      \sect_total_reg[3]\(3) => \sect_total[3]_i_4_n_0\,
      \sect_total_reg[3]\(2) => \sect_total[3]_i_5_n_0\,
      \sect_total_reg[3]\(1) => \sect_total[3]_i_6_n_0\,
      \sect_total_reg[3]\(0) => \sect_total[3]_i_7_n_0\,
      \sect_total_reg[3]_i_2__0_0\(3) => \sect_total[3]_i_9_n_0\,
      \sect_total_reg[3]_i_2__0_0\(2) => \sect_total[3]_i_10_n_0\,
      \sect_total_reg[3]_i_2__0_0\(1) => \sect_total[3]_i_11_n_0\,
      \sect_total_reg[3]_i_2__0_0\(0) => \sect_total[3]_i_12_n_0\,
      \single_sect__18\ => \single_sect__18\,
      \state_reg[0]_0\ => rs_req_n_126
    );
\sect_addr_buf[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[10]\,
      O => sect_addr(10)
    );
\sect_addr_buf[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => p_15_in,
      I2 => ap_rst_n,
      O => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf[11]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[11]\,
      O => sect_addr(11)
    );
\sect_addr_buf[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[12]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(0),
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[13]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(1),
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[14]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(2),
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[15]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(3),
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[16]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(4),
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[17]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(5),
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[18]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(6),
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[19]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(7),
      O => sect_addr(19)
    );
\sect_addr_buf[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[20]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(8),
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[21]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(9),
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[22]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(10),
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[23]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(11),
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[24]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(12),
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[25]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(13),
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[26]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(14),
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[27]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(15),
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[28]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(16),
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[29]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(17),
      O => sect_addr(29)
    );
\sect_addr_buf[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[2]\,
      O => sect_addr(2)
    );
\sect_addr_buf[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[30]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(18),
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[31]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(19),
      O => sect_addr(31)
    );
\sect_addr_buf[32]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[32]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(20),
      O => sect_addr(32)
    );
\sect_addr_buf[33]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[33]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(21),
      O => sect_addr(33)
    );
\sect_addr_buf[34]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[34]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(22),
      O => sect_addr(34)
    );
\sect_addr_buf[35]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[35]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(23),
      O => sect_addr(35)
    );
\sect_addr_buf[36]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[36]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(24),
      O => sect_addr(36)
    );
\sect_addr_buf[37]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[37]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(25),
      O => sect_addr(37)
    );
\sect_addr_buf[38]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[38]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(26),
      O => sect_addr(38)
    );
\sect_addr_buf[39]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[39]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(27),
      O => sect_addr(39)
    );
\sect_addr_buf[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[3]\,
      O => sect_addr(3)
    );
\sect_addr_buf[40]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[40]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(28),
      O => sect_addr(40)
    );
\sect_addr_buf[41]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[41]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(29),
      O => sect_addr(41)
    );
\sect_addr_buf[42]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[42]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(30),
      O => sect_addr(42)
    );
\sect_addr_buf[43]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[43]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(31),
      O => sect_addr(43)
    );
\sect_addr_buf[44]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[44]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(32),
      O => sect_addr(44)
    );
\sect_addr_buf[45]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[45]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(33),
      O => sect_addr(45)
    );
\sect_addr_buf[46]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[46]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(34),
      O => sect_addr(46)
    );
\sect_addr_buf[47]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[47]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(35),
      O => sect_addr(47)
    );
\sect_addr_buf[48]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[48]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(36),
      O => sect_addr(48)
    );
\sect_addr_buf[49]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[49]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(37),
      O => sect_addr(49)
    );
\sect_addr_buf[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[4]\,
      O => sect_addr(4)
    );
\sect_addr_buf[50]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[50]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(38),
      O => sect_addr(50)
    );
\sect_addr_buf[51]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[51]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(39),
      O => sect_addr(51)
    );
\sect_addr_buf[52]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[52]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(40),
      O => sect_addr(52)
    );
\sect_addr_buf[53]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[53]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(41),
      O => sect_addr(53)
    );
\sect_addr_buf[54]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[54]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(42),
      O => sect_addr(54)
    );
\sect_addr_buf[55]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[55]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(43),
      O => sect_addr(55)
    );
\sect_addr_buf[56]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[56]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(44),
      O => sect_addr(56)
    );
\sect_addr_buf[57]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[57]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(45),
      O => sect_addr(57)
    );
\sect_addr_buf[58]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[58]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(46),
      O => sect_addr(58)
    );
\sect_addr_buf[59]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[59]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(47),
      O => sect_addr(59)
    );
\sect_addr_buf[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[5]\,
      O => sect_addr(5)
    );
\sect_addr_buf[60]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[60]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(48),
      O => sect_addr(60)
    );
\sect_addr_buf[61]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[61]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(49),
      O => sect_addr(61)
    );
\sect_addr_buf[62]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[62]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(50),
      O => sect_addr(62)
    );
\sect_addr_buf[63]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[63]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(51),
      O => sect_addr(63)
    );
\sect_addr_buf[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[6]\,
      O => sect_addr(6)
    );
\sect_addr_buf[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[7]\,
      O => sect_addr(7)
    );
\sect_addr_buf[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[8]\,
      O => sect_addr(8)
    );
\sect_addr_buf[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[9]\,
      O => sect_addr(9)
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(10),
      Q => sect_addr_buf(10),
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(11),
      Q => sect_addr_buf(11),
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(12),
      Q => sect_addr_buf(12),
      R => SR(0)
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(13),
      Q => sect_addr_buf(13),
      R => SR(0)
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(14),
      Q => sect_addr_buf(14),
      R => SR(0)
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(15),
      Q => sect_addr_buf(15),
      R => SR(0)
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(16),
      Q => sect_addr_buf(16),
      R => SR(0)
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(17),
      Q => sect_addr_buf(17),
      R => SR(0)
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(18),
      Q => sect_addr_buf(18),
      R => SR(0)
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(19),
      Q => sect_addr_buf(19),
      R => SR(0)
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(20),
      Q => sect_addr_buf(20),
      R => SR(0)
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(21),
      Q => sect_addr_buf(21),
      R => SR(0)
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(22),
      Q => sect_addr_buf(22),
      R => SR(0)
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(23),
      Q => sect_addr_buf(23),
      R => SR(0)
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(24),
      Q => sect_addr_buf(24),
      R => SR(0)
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(25),
      Q => sect_addr_buf(25),
      R => SR(0)
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(26),
      Q => sect_addr_buf(26),
      R => SR(0)
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(27),
      Q => sect_addr_buf(27),
      R => SR(0)
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(28),
      Q => sect_addr_buf(28),
      R => SR(0)
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(29),
      Q => sect_addr_buf(29),
      R => SR(0)
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(2),
      Q => sect_addr_buf(2),
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(30),
      Q => sect_addr_buf(30),
      R => SR(0)
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(31),
      Q => sect_addr_buf(31),
      R => SR(0)
    );
\sect_addr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(32),
      Q => sect_addr_buf(32),
      R => SR(0)
    );
\sect_addr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(33),
      Q => sect_addr_buf(33),
      R => SR(0)
    );
\sect_addr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(34),
      Q => sect_addr_buf(34),
      R => SR(0)
    );
\sect_addr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(35),
      Q => sect_addr_buf(35),
      R => SR(0)
    );
\sect_addr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(36),
      Q => sect_addr_buf(36),
      R => SR(0)
    );
\sect_addr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(37),
      Q => sect_addr_buf(37),
      R => SR(0)
    );
\sect_addr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(38),
      Q => sect_addr_buf(38),
      R => SR(0)
    );
\sect_addr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(39),
      Q => sect_addr_buf(39),
      R => SR(0)
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(3),
      Q => sect_addr_buf(3),
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(40),
      Q => sect_addr_buf(40),
      R => SR(0)
    );
\sect_addr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(41),
      Q => sect_addr_buf(41),
      R => SR(0)
    );
\sect_addr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(42),
      Q => sect_addr_buf(42),
      R => SR(0)
    );
\sect_addr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(43),
      Q => sect_addr_buf(43),
      R => SR(0)
    );
\sect_addr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(44),
      Q => sect_addr_buf(44),
      R => SR(0)
    );
\sect_addr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(45),
      Q => sect_addr_buf(45),
      R => SR(0)
    );
\sect_addr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(46),
      Q => sect_addr_buf(46),
      R => SR(0)
    );
\sect_addr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(47),
      Q => sect_addr_buf(47),
      R => SR(0)
    );
\sect_addr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(48),
      Q => sect_addr_buf(48),
      R => SR(0)
    );
\sect_addr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(49),
      Q => sect_addr_buf(49),
      R => SR(0)
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(4),
      Q => sect_addr_buf(4),
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(50),
      Q => sect_addr_buf(50),
      R => SR(0)
    );
\sect_addr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(51),
      Q => sect_addr_buf(51),
      R => SR(0)
    );
\sect_addr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(52),
      Q => sect_addr_buf(52),
      R => SR(0)
    );
\sect_addr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(53),
      Q => sect_addr_buf(53),
      R => SR(0)
    );
\sect_addr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(54),
      Q => sect_addr_buf(54),
      R => SR(0)
    );
\sect_addr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(55),
      Q => sect_addr_buf(55),
      R => SR(0)
    );
\sect_addr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(56),
      Q => sect_addr_buf(56),
      R => SR(0)
    );
\sect_addr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(57),
      Q => sect_addr_buf(57),
      R => SR(0)
    );
\sect_addr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(58),
      Q => sect_addr_buf(58),
      R => SR(0)
    );
\sect_addr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(59),
      Q => sect_addr_buf(59),
      R => SR(0)
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(5),
      Q => sect_addr_buf(5),
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(60),
      Q => sect_addr_buf(60),
      R => SR(0)
    );
\sect_addr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(61),
      Q => sect_addr_buf(61),
      R => SR(0)
    );
\sect_addr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(62),
      Q => sect_addr_buf(62),
      R => SR(0)
    );
\sect_addr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(63),
      Q => sect_addr_buf(63),
      R => SR(0)
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(6),
      Q => sect_addr_buf(6),
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(7),
      Q => sect_addr_buf(7),
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(8),
      Q => sect_addr_buf(8),
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(9),
      Q => sect_addr_buf(9),
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
sect_cnt0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sect_cnt0_carry_n_0,
      CO(2) => sect_cnt0_carry_n_1,
      CO(1) => sect_cnt0_carry_n_2,
      CO(0) => sect_cnt0_carry_n_3,
      CYINIT => sect_cnt(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(4 downto 1),
      S(3 downto 0) => sect_cnt(4 downto 1)
    );
\sect_cnt0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sect_cnt0_carry_n_0,
      CO(3) => \sect_cnt0_carry__0_n_0\,
      CO(2) => \sect_cnt0_carry__0_n_1\,
      CO(1) => \sect_cnt0_carry__0_n_2\,
      CO(0) => \sect_cnt0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(8 downto 5),
      S(3 downto 0) => sect_cnt(8 downto 5)
    );
\sect_cnt0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__0_n_0\,
      CO(3) => \sect_cnt0_carry__1_n_0\,
      CO(2) => \sect_cnt0_carry__1_n_1\,
      CO(1) => \sect_cnt0_carry__1_n_2\,
      CO(0) => \sect_cnt0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(12 downto 9),
      S(3 downto 0) => sect_cnt(12 downto 9)
    );
\sect_cnt0_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__9_n_0\,
      CO(3) => \sect_cnt0_carry__10_n_0\,
      CO(2) => \sect_cnt0_carry__10_n_1\,
      CO(1) => \sect_cnt0_carry__10_n_2\,
      CO(0) => \sect_cnt0_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(48 downto 45),
      S(3 downto 0) => sect_cnt(48 downto 45)
    );
\sect_cnt0_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__10_n_0\,
      CO(3 downto 2) => \NLW_sect_cnt0_carry__11_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sect_cnt0_carry__11_n_2\,
      CO(0) => \sect_cnt0_carry__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sect_cnt0_carry__11_O_UNCONNECTED\(3),
      O(2 downto 0) => sect_cnt0(51 downto 49),
      S(3) => '0',
      S(2 downto 0) => sect_cnt(51 downto 49)
    );
\sect_cnt0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__1_n_0\,
      CO(3) => \sect_cnt0_carry__2_n_0\,
      CO(2) => \sect_cnt0_carry__2_n_1\,
      CO(1) => \sect_cnt0_carry__2_n_2\,
      CO(0) => \sect_cnt0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(16 downto 13),
      S(3 downto 0) => sect_cnt(16 downto 13)
    );
\sect_cnt0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__2_n_0\,
      CO(3) => \sect_cnt0_carry__3_n_0\,
      CO(2) => \sect_cnt0_carry__3_n_1\,
      CO(1) => \sect_cnt0_carry__3_n_2\,
      CO(0) => \sect_cnt0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(20 downto 17),
      S(3 downto 0) => sect_cnt(20 downto 17)
    );
\sect_cnt0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__3_n_0\,
      CO(3) => \sect_cnt0_carry__4_n_0\,
      CO(2) => \sect_cnt0_carry__4_n_1\,
      CO(1) => \sect_cnt0_carry__4_n_2\,
      CO(0) => \sect_cnt0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(24 downto 21),
      S(3 downto 0) => sect_cnt(24 downto 21)
    );
\sect_cnt0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__4_n_0\,
      CO(3) => \sect_cnt0_carry__5_n_0\,
      CO(2) => \sect_cnt0_carry__5_n_1\,
      CO(1) => \sect_cnt0_carry__5_n_2\,
      CO(0) => \sect_cnt0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(28 downto 25),
      S(3 downto 0) => sect_cnt(28 downto 25)
    );
\sect_cnt0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__5_n_0\,
      CO(3) => \sect_cnt0_carry__6_n_0\,
      CO(2) => \sect_cnt0_carry__6_n_1\,
      CO(1) => \sect_cnt0_carry__6_n_2\,
      CO(0) => \sect_cnt0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(32 downto 29),
      S(3 downto 0) => sect_cnt(32 downto 29)
    );
\sect_cnt0_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__6_n_0\,
      CO(3) => \sect_cnt0_carry__7_n_0\,
      CO(2) => \sect_cnt0_carry__7_n_1\,
      CO(1) => \sect_cnt0_carry__7_n_2\,
      CO(0) => \sect_cnt0_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(36 downto 33),
      S(3 downto 0) => sect_cnt(36 downto 33)
    );
\sect_cnt0_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__7_n_0\,
      CO(3) => \sect_cnt0_carry__8_n_0\,
      CO(2) => \sect_cnt0_carry__8_n_1\,
      CO(1) => \sect_cnt0_carry__8_n_2\,
      CO(0) => \sect_cnt0_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(40 downto 37),
      S(3 downto 0) => sect_cnt(40 downto 37)
    );
\sect_cnt0_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__8_n_0\,
      CO(3) => \sect_cnt0_carry__9_n_0\,
      CO(2) => \sect_cnt0_carry__9_n_1\,
      CO(1) => \sect_cnt0_carry__9_n_2\,
      CO(0) => \sect_cnt0_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(44 downto 41),
      S(3 downto 0) => sect_cnt(44 downto 41)
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_55,
      Q => sect_cnt(0),
      R => SR(0)
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_45,
      Q => sect_cnt(10),
      R => SR(0)
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_44,
      Q => sect_cnt(11),
      R => SR(0)
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_43,
      Q => sect_cnt(12),
      R => SR(0)
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_42,
      Q => sect_cnt(13),
      R => SR(0)
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_41,
      Q => sect_cnt(14),
      R => SR(0)
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_40,
      Q => sect_cnt(15),
      R => SR(0)
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_39,
      Q => sect_cnt(16),
      R => SR(0)
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_38,
      Q => sect_cnt(17),
      R => SR(0)
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_37,
      Q => sect_cnt(18),
      R => SR(0)
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_36,
      Q => sect_cnt(19),
      R => SR(0)
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_54,
      Q => sect_cnt(1),
      R => SR(0)
    );
\sect_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_35,
      Q => sect_cnt(20),
      R => SR(0)
    );
\sect_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_34,
      Q => sect_cnt(21),
      R => SR(0)
    );
\sect_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_33,
      Q => sect_cnt(22),
      R => SR(0)
    );
\sect_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_32,
      Q => sect_cnt(23),
      R => SR(0)
    );
\sect_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_31,
      Q => sect_cnt(24),
      R => SR(0)
    );
\sect_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_30,
      Q => sect_cnt(25),
      R => SR(0)
    );
\sect_cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_29,
      Q => sect_cnt(26),
      R => SR(0)
    );
\sect_cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_28,
      Q => sect_cnt(27),
      R => SR(0)
    );
\sect_cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_27,
      Q => sect_cnt(28),
      R => SR(0)
    );
\sect_cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_26,
      Q => sect_cnt(29),
      R => SR(0)
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_53,
      Q => sect_cnt(2),
      R => SR(0)
    );
\sect_cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_25,
      Q => sect_cnt(30),
      R => SR(0)
    );
\sect_cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_24,
      Q => sect_cnt(31),
      R => SR(0)
    );
\sect_cnt_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_23,
      Q => sect_cnt(32),
      R => SR(0)
    );
\sect_cnt_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_22,
      Q => sect_cnt(33),
      R => SR(0)
    );
\sect_cnt_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_21,
      Q => sect_cnt(34),
      R => SR(0)
    );
\sect_cnt_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_20,
      Q => sect_cnt(35),
      R => SR(0)
    );
\sect_cnt_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_19,
      Q => sect_cnt(36),
      R => SR(0)
    );
\sect_cnt_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_18,
      Q => sect_cnt(37),
      R => SR(0)
    );
\sect_cnt_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_17,
      Q => sect_cnt(38),
      R => SR(0)
    );
\sect_cnt_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_16,
      Q => sect_cnt(39),
      R => SR(0)
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_52,
      Q => sect_cnt(3),
      R => SR(0)
    );
\sect_cnt_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_15,
      Q => sect_cnt(40),
      R => SR(0)
    );
\sect_cnt_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_14,
      Q => sect_cnt(41),
      R => SR(0)
    );
\sect_cnt_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_13,
      Q => sect_cnt(42),
      R => SR(0)
    );
\sect_cnt_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_12,
      Q => sect_cnt(43),
      R => SR(0)
    );
\sect_cnt_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_11,
      Q => sect_cnt(44),
      R => SR(0)
    );
\sect_cnt_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_10,
      Q => sect_cnt(45),
      R => SR(0)
    );
\sect_cnt_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_9,
      Q => sect_cnt(46),
      R => SR(0)
    );
\sect_cnt_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_8,
      Q => sect_cnt(47),
      R => SR(0)
    );
\sect_cnt_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_7,
      Q => sect_cnt(48),
      R => SR(0)
    );
\sect_cnt_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_6,
      Q => sect_cnt(49),
      R => SR(0)
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_51,
      Q => sect_cnt(4),
      R => SR(0)
    );
\sect_cnt_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_5,
      Q => sect_cnt(50),
      R => SR(0)
    );
\sect_cnt_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_4,
      Q => sect_cnt(51),
      R => SR(0)
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_50,
      Q => sect_cnt(5),
      R => SR(0)
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_49,
      Q => sect_cnt(6),
      R => SR(0)
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_48,
      Q => sect_cnt(7),
      R => SR(0)
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_47,
      Q => sect_cnt(8),
      R => SR(0)
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_46,
      Q => sect_cnt(9),
      R => SR(0)
    );
\sect_len_buf[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBBB88B8BB"
    )
        port map (
      I0 => beat_len(0),
      I1 => \single_sect__18\,
      I2 => start_to_4k(0),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => end_from_4k(0),
      O => \sect_len_buf[0]_i_1__0_n_0\
    );
\sect_len_buf[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBBB88B8BB"
    )
        port map (
      I0 => beat_len(1),
      I1 => \single_sect__18\,
      I2 => start_to_4k(1),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => end_from_4k(1),
      O => \sect_len_buf[1]_i_1__0_n_0\
    );
\sect_len_buf[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBBB88B8BB"
    )
        port map (
      I0 => beat_len(2),
      I1 => \single_sect__18\,
      I2 => start_to_4k(2),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => end_from_4k(2),
      O => \sect_len_buf[2]_i_1__0_n_0\
    );
\sect_len_buf[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBBB88B8BB"
    )
        port map (
      I0 => beat_len(3),
      I1 => \single_sect__18\,
      I2 => start_to_4k(3),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => end_from_4k(3),
      O => \sect_len_buf[3]_i_1__0_n_0\
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_len_buf[0]_i_1__0_n_0\,
      Q => \sect_len_buf_reg_n_0_[0]\,
      R => SR(0)
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_len_buf[1]_i_1__0_n_0\,
      Q => \sect_len_buf_reg_n_0_[1]\,
      R => SR(0)
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_len_buf[2]_i_1__0_n_0\,
      Q => \sect_len_buf_reg_n_0_[2]\,
      R => SR(0)
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_len_buf[3]_i_1__0_n_0\,
      Q => \sect_len_buf_reg_n_0_[3]\,
      R => SR(0)
    );
\sect_total[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(6),
      I1 => rs_req_n_117,
      O => \sect_total[3]_i_10_n_0\
    );
\sect_total[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(6),
      I1 => rs_req_n_118,
      O => \sect_total[3]_i_11_n_0\
    );
\sect_total[3]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(6),
      I1 => rs_req_n_119,
      O => \sect_total[3]_i_12_n_0\
    );
\sect_total[3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(3),
      I1 => rs_req_n_120,
      O => \sect_total[3]_i_13_n_0\
    );
\sect_total[3]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(3),
      I1 => rs_req_n_121,
      O => \sect_total[3]_i_14_n_0\
    );
\sect_total[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(13),
      I1 => rs_req_n_112,
      O => \sect_total[3]_i_4_n_0\
    );
\sect_total[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(13),
      I1 => rs_req_n_113,
      O => \sect_total[3]_i_5_n_0\
    );
\sect_total[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(13),
      I1 => rs_req_n_114,
      O => \sect_total[3]_i_6_n_0\
    );
\sect_total[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(13),
      I1 => rs_req_n_115,
      O => \sect_total[3]_i_7_n_0\
    );
\sect_total[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(7),
      I1 => rs_req_n_116,
      O => \sect_total[3]_i_9_n_0\
    );
\sect_total_buf[0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(3),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(3),
      O => \sect_total_buf[0]_i_2__0_n_0\
    );
\sect_total_buf[0]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(2),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(2),
      O => \sect_total_buf[0]_i_3__0_n_0\
    );
\sect_total_buf[0]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(1),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(1),
      O => \sect_total_buf[0]_i_4__0_n_0\
    );
\sect_total_buf[0]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(0),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(0),
      O => \sect_total_buf[0]_i_5__0_n_0\
    );
\sect_total_buf[12]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(15),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(15),
      O => \sect_total_buf[12]_i_2__0_n_0\
    );
\sect_total_buf[12]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(14),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(14),
      O => \sect_total_buf[12]_i_3__0_n_0\
    );
\sect_total_buf[12]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(13),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(13),
      O => \sect_total_buf[12]_i_4__0_n_0\
    );
\sect_total_buf[12]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(12),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(12),
      O => \sect_total_buf[12]_i_5__0_n_0\
    );
\sect_total_buf[16]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(19),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(19),
      O => \sect_total_buf[16]_i_2__0_n_0\
    );
\sect_total_buf[16]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(18),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(18),
      O => \sect_total_buf[16]_i_3__0_n_0\
    );
\sect_total_buf[16]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(17),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(17),
      O => \sect_total_buf[16]_i_4__0_n_0\
    );
\sect_total_buf[16]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(16),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(16),
      O => \sect_total_buf[16]_i_5__0_n_0\
    );
\sect_total_buf[4]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(7),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(7),
      O => \sect_total_buf[4]_i_2__0_n_0\
    );
\sect_total_buf[4]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(6),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(6),
      O => \sect_total_buf[4]_i_3__0_n_0\
    );
\sect_total_buf[4]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(5),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(5),
      O => \sect_total_buf[4]_i_4__0_n_0\
    );
\sect_total_buf[4]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(4),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(4),
      O => \sect_total_buf[4]_i_5__0_n_0\
    );
\sect_total_buf[8]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(11),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(11),
      O => \sect_total_buf[8]_i_2__0_n_0\
    );
\sect_total_buf[8]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(10),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(10),
      O => \sect_total_buf[8]_i_3__0_n_0\
    );
\sect_total_buf[8]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(9),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(9),
      O => \sect_total_buf[8]_i_4__0_n_0\
    );
\sect_total_buf[8]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(8),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(8),
      O => \sect_total_buf[8]_i_5__0_n_0\
    );
\sect_total_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[0]_i_1__0_n_7\,
      Q => sect_total_buf_reg(0),
      R => SR(0)
    );
\sect_total_buf_reg[0]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sect_total_buf_reg[0]_i_1__0_n_0\,
      CO(2) => \sect_total_buf_reg[0]_i_1__0_n_1\,
      CO(1) => \sect_total_buf_reg[0]_i_1__0_n_2\,
      CO(0) => \sect_total_buf_reg[0]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \sect_total_buf_reg[0]_i_1__0_n_4\,
      O(2) => \sect_total_buf_reg[0]_i_1__0_n_5\,
      O(1) => \sect_total_buf_reg[0]_i_1__0_n_6\,
      O(0) => \sect_total_buf_reg[0]_i_1__0_n_7\,
      S(3) => \sect_total_buf[0]_i_2__0_n_0\,
      S(2) => \sect_total_buf[0]_i_3__0_n_0\,
      S(1) => \sect_total_buf[0]_i_4__0_n_0\,
      S(0) => \sect_total_buf[0]_i_5__0_n_0\
    );
\sect_total_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[8]_i_1__0_n_5\,
      Q => sect_total_buf_reg(10),
      R => SR(0)
    );
\sect_total_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[8]_i_1__0_n_4\,
      Q => sect_total_buf_reg(11),
      R => SR(0)
    );
\sect_total_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[12]_i_1__0_n_7\,
      Q => sect_total_buf_reg(12),
      R => SR(0)
    );
\sect_total_buf_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_buf_reg[8]_i_1__0_n_0\,
      CO(3) => \sect_total_buf_reg[12]_i_1__0_n_0\,
      CO(2) => \sect_total_buf_reg[12]_i_1__0_n_1\,
      CO(1) => \sect_total_buf_reg[12]_i_1__0_n_2\,
      CO(0) => \sect_total_buf_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \sect_total_buf_reg[12]_i_1__0_n_4\,
      O(2) => \sect_total_buf_reg[12]_i_1__0_n_5\,
      O(1) => \sect_total_buf_reg[12]_i_1__0_n_6\,
      O(0) => \sect_total_buf_reg[12]_i_1__0_n_7\,
      S(3) => \sect_total_buf[12]_i_2__0_n_0\,
      S(2) => \sect_total_buf[12]_i_3__0_n_0\,
      S(1) => \sect_total_buf[12]_i_4__0_n_0\,
      S(0) => \sect_total_buf[12]_i_5__0_n_0\
    );
\sect_total_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[12]_i_1__0_n_6\,
      Q => sect_total_buf_reg(13),
      R => SR(0)
    );
\sect_total_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[12]_i_1__0_n_5\,
      Q => sect_total_buf_reg(14),
      R => SR(0)
    );
\sect_total_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[12]_i_1__0_n_4\,
      Q => sect_total_buf_reg(15),
      R => SR(0)
    );
\sect_total_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[16]_i_1__0_n_7\,
      Q => sect_total_buf_reg(16),
      R => SR(0)
    );
\sect_total_buf_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_buf_reg[12]_i_1__0_n_0\,
      CO(3) => \NLW_sect_total_buf_reg[16]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \sect_total_buf_reg[16]_i_1__0_n_1\,
      CO(1) => \sect_total_buf_reg[16]_i_1__0_n_2\,
      CO(0) => \sect_total_buf_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \sect_total_buf_reg[16]_i_1__0_n_4\,
      O(2) => \sect_total_buf_reg[16]_i_1__0_n_5\,
      O(1) => \sect_total_buf_reg[16]_i_1__0_n_6\,
      O(0) => \sect_total_buf_reg[16]_i_1__0_n_7\,
      S(3) => \sect_total_buf[16]_i_2__0_n_0\,
      S(2) => \sect_total_buf[16]_i_3__0_n_0\,
      S(1) => \sect_total_buf[16]_i_4__0_n_0\,
      S(0) => \sect_total_buf[16]_i_5__0_n_0\
    );
\sect_total_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[16]_i_1__0_n_6\,
      Q => sect_total_buf_reg(17),
      R => SR(0)
    );
\sect_total_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[16]_i_1__0_n_5\,
      Q => sect_total_buf_reg(18),
      R => SR(0)
    );
\sect_total_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[16]_i_1__0_n_4\,
      Q => sect_total_buf_reg(19),
      R => SR(0)
    );
\sect_total_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[0]_i_1__0_n_6\,
      Q => sect_total_buf_reg(1),
      R => SR(0)
    );
\sect_total_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[0]_i_1__0_n_5\,
      Q => sect_total_buf_reg(2),
      R => SR(0)
    );
\sect_total_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[0]_i_1__0_n_4\,
      Q => sect_total_buf_reg(3),
      R => SR(0)
    );
\sect_total_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[4]_i_1__0_n_7\,
      Q => sect_total_buf_reg(4),
      R => SR(0)
    );
\sect_total_buf_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_buf_reg[0]_i_1__0_n_0\,
      CO(3) => \sect_total_buf_reg[4]_i_1__0_n_0\,
      CO(2) => \sect_total_buf_reg[4]_i_1__0_n_1\,
      CO(1) => \sect_total_buf_reg[4]_i_1__0_n_2\,
      CO(0) => \sect_total_buf_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \sect_total_buf_reg[4]_i_1__0_n_4\,
      O(2) => \sect_total_buf_reg[4]_i_1__0_n_5\,
      O(1) => \sect_total_buf_reg[4]_i_1__0_n_6\,
      O(0) => \sect_total_buf_reg[4]_i_1__0_n_7\,
      S(3) => \sect_total_buf[4]_i_2__0_n_0\,
      S(2) => \sect_total_buf[4]_i_3__0_n_0\,
      S(1) => \sect_total_buf[4]_i_4__0_n_0\,
      S(0) => \sect_total_buf[4]_i_5__0_n_0\
    );
\sect_total_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[4]_i_1__0_n_6\,
      Q => sect_total_buf_reg(5),
      R => SR(0)
    );
\sect_total_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[4]_i_1__0_n_5\,
      Q => sect_total_buf_reg(6),
      R => SR(0)
    );
\sect_total_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[4]_i_1__0_n_4\,
      Q => sect_total_buf_reg(7),
      R => SR(0)
    );
\sect_total_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[8]_i_1__0_n_7\,
      Q => sect_total_buf_reg(8),
      R => SR(0)
    );
\sect_total_buf_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_buf_reg[4]_i_1__0_n_0\,
      CO(3) => \sect_total_buf_reg[8]_i_1__0_n_0\,
      CO(2) => \sect_total_buf_reg[8]_i_1__0_n_1\,
      CO(1) => \sect_total_buf_reg[8]_i_1__0_n_2\,
      CO(0) => \sect_total_buf_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \sect_total_buf_reg[8]_i_1__0_n_4\,
      O(2) => \sect_total_buf_reg[8]_i_1__0_n_5\,
      O(1) => \sect_total_buf_reg[8]_i_1__0_n_6\,
      O(0) => \sect_total_buf_reg[8]_i_1__0_n_7\,
      S(3) => \sect_total_buf[8]_i_2__0_n_0\,
      S(2) => \sect_total_buf[8]_i_3__0_n_0\,
      S(1) => \sect_total_buf[8]_i_4__0_n_0\,
      S(0) => \sect_total_buf[8]_i_5__0_n_0\
    );
\sect_total_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[8]_i_1__0_n_6\,
      Q => sect_total_buf_reg(9),
      R => SR(0)
    );
\sect_total_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(12),
      Q => sect_total(0),
      R => SR(0)
    );
\sect_total_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(22),
      Q => sect_total(10),
      R => SR(0)
    );
\sect_total_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(23),
      Q => sect_total(11),
      R => SR(0)
    );
\sect_total_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(24),
      Q => sect_total(12),
      R => SR(0)
    );
\sect_total_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(25),
      Q => sect_total(13),
      R => SR(0)
    );
\sect_total_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(26),
      Q => sect_total(14),
      R => SR(0)
    );
\sect_total_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(27),
      Q => sect_total(15),
      R => SR(0)
    );
\sect_total_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(28),
      Q => sect_total(16),
      R => SR(0)
    );
\sect_total_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(29),
      Q => sect_total(17),
      R => SR(0)
    );
\sect_total_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(30),
      Q => sect_total(18),
      R => SR(0)
    );
\sect_total_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(31),
      Q => sect_total(19),
      R => SR(0)
    );
\sect_total_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(13),
      Q => sect_total(1),
      R => SR(0)
    );
\sect_total_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(14),
      Q => sect_total(2),
      R => SR(0)
    );
\sect_total_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(15),
      Q => sect_total(3),
      R => SR(0)
    );
\sect_total_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(16),
      Q => sect_total(4),
      R => SR(0)
    );
\sect_total_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(17),
      Q => sect_total(5),
      R => SR(0)
    );
\sect_total_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(18),
      Q => sect_total(6),
      R => SR(0)
    );
\sect_total_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(19),
      Q => sect_total(7),
      R => SR(0)
    );
\sect_total_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(20),
      Q => sect_total(8),
      R => SR(0)
    );
\sect_total_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(21),
      Q => sect_total(9),
      R => SR(0)
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_113,
      Q => \start_addr_reg_n_0_[10]\,
      R => SR(0)
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_112,
      Q => \start_addr_reg_n_0_[11]\,
      R => SR(0)
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_111,
      Q => \start_addr_reg_n_0_[12]\,
      R => SR(0)
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_110,
      Q => \start_addr_reg_n_0_[13]\,
      R => SR(0)
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_109,
      Q => \start_addr_reg_n_0_[14]\,
      R => SR(0)
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_108,
      Q => \start_addr_reg_n_0_[15]\,
      R => SR(0)
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_107,
      Q => \start_addr_reg_n_0_[16]\,
      R => SR(0)
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_106,
      Q => \start_addr_reg_n_0_[17]\,
      R => SR(0)
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_105,
      Q => \start_addr_reg_n_0_[18]\,
      R => SR(0)
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_104,
      Q => \start_addr_reg_n_0_[19]\,
      R => SR(0)
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_103,
      Q => \start_addr_reg_n_0_[20]\,
      R => SR(0)
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_102,
      Q => \start_addr_reg_n_0_[21]\,
      R => SR(0)
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_101,
      Q => \start_addr_reg_n_0_[22]\,
      R => SR(0)
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_100,
      Q => \start_addr_reg_n_0_[23]\,
      R => SR(0)
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_99,
      Q => \start_addr_reg_n_0_[24]\,
      R => SR(0)
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_98,
      Q => \start_addr_reg_n_0_[25]\,
      R => SR(0)
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_97,
      Q => \start_addr_reg_n_0_[26]\,
      R => SR(0)
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_96,
      Q => \start_addr_reg_n_0_[27]\,
      R => SR(0)
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_95,
      Q => \start_addr_reg_n_0_[28]\,
      R => SR(0)
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_94,
      Q => \start_addr_reg_n_0_[29]\,
      R => SR(0)
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_121,
      Q => \start_addr_reg_n_0_[2]\,
      R => SR(0)
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_93,
      Q => \start_addr_reg_n_0_[30]\,
      R => SR(0)
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_92,
      Q => \start_addr_reg_n_0_[31]\,
      R => SR(0)
    );
\start_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_91,
      Q => \start_addr_reg_n_0_[32]\,
      R => SR(0)
    );
\start_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_90,
      Q => \start_addr_reg_n_0_[33]\,
      R => SR(0)
    );
\start_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_89,
      Q => \start_addr_reg_n_0_[34]\,
      R => SR(0)
    );
\start_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_88,
      Q => \start_addr_reg_n_0_[35]\,
      R => SR(0)
    );
\start_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_87,
      Q => \start_addr_reg_n_0_[36]\,
      R => SR(0)
    );
\start_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_86,
      Q => \start_addr_reg_n_0_[37]\,
      R => SR(0)
    );
\start_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_85,
      Q => \start_addr_reg_n_0_[38]\,
      R => SR(0)
    );
\start_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_84,
      Q => \start_addr_reg_n_0_[39]\,
      R => SR(0)
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_120,
      Q => \start_addr_reg_n_0_[3]\,
      R => SR(0)
    );
\start_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_83,
      Q => \start_addr_reg_n_0_[40]\,
      R => SR(0)
    );
\start_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_82,
      Q => \start_addr_reg_n_0_[41]\,
      R => SR(0)
    );
\start_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_81,
      Q => \start_addr_reg_n_0_[42]\,
      R => SR(0)
    );
\start_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_80,
      Q => \start_addr_reg_n_0_[43]\,
      R => SR(0)
    );
\start_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_79,
      Q => \start_addr_reg_n_0_[44]\,
      R => SR(0)
    );
\start_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_78,
      Q => \start_addr_reg_n_0_[45]\,
      R => SR(0)
    );
\start_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_77,
      Q => \start_addr_reg_n_0_[46]\,
      R => SR(0)
    );
\start_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_76,
      Q => \start_addr_reg_n_0_[47]\,
      R => SR(0)
    );
\start_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_75,
      Q => \start_addr_reg_n_0_[48]\,
      R => SR(0)
    );
\start_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_74,
      Q => \start_addr_reg_n_0_[49]\,
      R => SR(0)
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_119,
      Q => \start_addr_reg_n_0_[4]\,
      R => SR(0)
    );
\start_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_73,
      Q => \start_addr_reg_n_0_[50]\,
      R => SR(0)
    );
\start_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_72,
      Q => \start_addr_reg_n_0_[51]\,
      R => SR(0)
    );
\start_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_71,
      Q => \start_addr_reg_n_0_[52]\,
      R => SR(0)
    );
\start_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_70,
      Q => \start_addr_reg_n_0_[53]\,
      R => SR(0)
    );
\start_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_69,
      Q => \start_addr_reg_n_0_[54]\,
      R => SR(0)
    );
\start_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_68,
      Q => \start_addr_reg_n_0_[55]\,
      R => SR(0)
    );
\start_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_67,
      Q => \start_addr_reg_n_0_[56]\,
      R => SR(0)
    );
\start_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_66,
      Q => \start_addr_reg_n_0_[57]\,
      R => SR(0)
    );
\start_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_65,
      Q => \start_addr_reg_n_0_[58]\,
      R => SR(0)
    );
\start_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_64,
      Q => \start_addr_reg_n_0_[59]\,
      R => SR(0)
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_118,
      Q => \start_addr_reg_n_0_[5]\,
      R => SR(0)
    );
\start_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_63,
      Q => \start_addr_reg_n_0_[60]\,
      R => SR(0)
    );
\start_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_62,
      Q => \start_addr_reg_n_0_[61]\,
      R => SR(0)
    );
\start_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_61,
      Q => \start_addr_reg_n_0_[62]\,
      R => SR(0)
    );
\start_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_60,
      Q => \start_addr_reg_n_0_[63]\,
      R => SR(0)
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_117,
      Q => \start_addr_reg_n_0_[6]\,
      R => SR(0)
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_116,
      Q => \start_addr_reg_n_0_[7]\,
      R => SR(0)
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_115,
      Q => \start_addr_reg_n_0_[8]\,
      R => SR(0)
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_114,
      Q => \start_addr_reg_n_0_[9]\,
      R => SR(0)
    );
\start_to_4k[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_121,
      O => start_to_4k0(0)
    );
\start_to_4k[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_120,
      O => start_to_4k0(1)
    );
\start_to_4k[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_119,
      O => start_to_4k0(2)
    );
\start_to_4k[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_118,
      O => start_to_4k0(3)
    );
\start_to_4k[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_117,
      O => start_to_4k0(4)
    );
\start_to_4k[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_116,
      O => start_to_4k0(5)
    );
\start_to_4k[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_115,
      O => start_to_4k0(6)
    );
\start_to_4k[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_114,
      O => start_to_4k0(7)
    );
\start_to_4k[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_113,
      O => start_to_4k0(8)
    );
\start_to_4k[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_112,
      O => start_to_4k0(9)
    );
\start_to_4k_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(0),
      Q => start_to_4k(0),
      R => SR(0)
    );
\start_to_4k_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(1),
      Q => start_to_4k(1),
      R => SR(0)
    );
\start_to_4k_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(2),
      Q => start_to_4k(2),
      R => SR(0)
    );
\start_to_4k_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(3),
      Q => start_to_4k(3),
      R => SR(0)
    );
\start_to_4k_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(4),
      Q => start_to_4k(4),
      R => SR(0)
    );
\start_to_4k_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(5),
      Q => start_to_4k(5),
      R => SR(0)
    );
\start_to_4k_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(6),
      Q => start_to_4k(6),
      R => SR(0)
    );
\start_to_4k_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(7),
      Q => start_to_4k(7),
      R => SR(0)
    );
\start_to_4k_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(8),
      Q => start_to_4k(8),
      R => SR(0)
    );
\start_to_4k_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(9),
      Q => start_to_4k(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo is
  port (
    \conservative_gen.burst_valid\ : out STD_LOGIC;
    \conservative_gen.next_burst\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_1_in : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \conservative_gen.num_beat_cnt_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \conservative_gen.local_BURST_WVALID_reg\ : out STD_LOGIC;
    \conservative_gen.num_beat_cnt_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    local_BURST_AWVALID : in STD_LOGIC;
    \dout_reg[0]\ : in STD_LOGIC;
    local_BURST_WREADY : in STD_LOGIC;
    \conservative_gen.num_beat_pred_br10__0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \conservative_gen.num_beat_cnt_reg[3]_0\ : in STD_LOGIC;
    local_AXI_WREADY : in STD_LOGIC;
    \conservative_gen.num_beat_cnt_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    push : in STD_LOGIC;
    \dout_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^conservative_gen.burst_valid\ : STD_LOGIC;
  signal \^conservative_gen.next_burst\ : STD_LOGIC;
  signal \dout_vld_i_1__0_n_0\ : STD_LOGIC;
  signal empty_n1 : STD_LOGIC;
  signal \empty_n_i_1__1_n_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \full_n1__4\ : STD_LOGIC;
  signal \full_n_i_1__8_n_0\ : STD_LOGIC;
  signal full_n_reg_n_0 : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2__0_n_0\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \num_data_cnt1__0\ : STD_LOGIC;
  signal \num_data_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \num_data_cnt[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \num_data_cnt[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \num_data_cnt[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \num_data_cnt[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \num_data_cnt[4]_i_2__0_n_0\ : STD_LOGIC;
  signal num_data_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_17_in : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push_0 : STD_LOGIC;
  signal raddr118_out : STD_LOGIC;
  signal \raddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \raddr[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_4_n_0\ : STD_LOGIC;
  signal raddr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \conservative_gen.local_BURST_WLEN[3]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \dout_vld_i_1__0\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__0\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \num_data_cnt[0]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \num_data_cnt[3]_i_1__0\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \raddr[0]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \raddr[2]_i_1__1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \raddr[3]_i_3\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \raddr[3]_i_4\ : label is "soft_lutpair313";
begin
  CO(0) <= \^co\(0);
  \conservative_gen.burst_valid\ <= \^conservative_gen.burst_valid\;
  \conservative_gen.next_burst\ <= \^conservative_gen.next_burst\;
U_fifo_srl: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl
     port map (
      CO(0) => \^co\(0),
      Q(3 downto 0) => Q(3 downto 0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \conservative_gen.num_beat_cnt_reg[3]\(3 downto 0) => \conservative_gen.num_beat_cnt_reg[3]\(3 downto 0),
      \conservative_gen.num_beat_cnt_reg[3]_0\ => \^conservative_gen.next_burst\,
      \conservative_gen.num_beat_cnt_reg[3]_1\ => \conservative_gen.num_beat_cnt_reg[3]_0\,
      \conservative_gen.num_beat_cnt_reg[7]\(3 downto 0) => \conservative_gen.num_beat_cnt_reg[7]\(3 downto 0),
      \conservative_gen.num_beat_pred_br10__0\(3 downto 0) => \conservative_gen.num_beat_pred_br10__0\(3 downto 0),
      \conservative_gen.num_beat_pred_br10_carry__0\(7 downto 0) => \conservative_gen.num_beat_cnt_reg[7]_0\(7 downto 0),
      \dout_reg[0]_0\ => empty_n_reg_n_0,
      \dout_reg[0]_1\ => \^conservative_gen.burst_valid\,
      \dout_reg[0]_2\ => \dout_reg[0]\,
      \dout_reg[0]_3\(0) => \dout_reg[0]_0\(0),
      \dout_reg[3]_0\(3 downto 0) => \dout_reg[3]\(3 downto 0),
      \dout_reg[3]_1\ => full_n_reg_n_0,
      \dout_reg[3]_2\(3 downto 0) => \dout_reg[3]_0\(3 downto 0),
      \dout_reg[3]_3\(3 downto 0) => raddr_reg(3 downto 0),
      local_AXI_WREADY => local_AXI_WREADY,
      local_BURST_AWVALID => local_BURST_AWVALID,
      local_BURST_WREADY => local_BURST_WREADY,
      p_1_in(2 downto 0) => p_1_in(2 downto 0),
      pop => pop,
      push_0 => push_0
    );
\conservative_gen.local_BURST_WLEN[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A00"
    )
        port map (
      I0 => \^conservative_gen.burst_valid\,
      I1 => local_BURST_WREADY,
      I2 => \dout_reg[0]\,
      I3 => \^co\(0),
      O => \^conservative_gen.next_burst\
    );
\conservative_gen.local_BURST_WVALID_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0EC"
    )
        port map (
      I0 => \^co\(0),
      I1 => \dout_reg[0]\,
      I2 => \^conservative_gen.burst_valid\,
      I3 => local_BURST_WREADY,
      O => \conservative_gen.local_BURST_WVALID_reg\
    );
\dout_vld_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAEEEE"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => \^conservative_gen.burst_valid\,
      I2 => local_BURST_WREADY,
      I3 => \dout_reg[0]\,
      I4 => \^co\(0),
      O => \dout_vld_i_1__0_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__0_n_0\,
      Q => \^conservative_gen.burst_valid\,
      R => SR(0)
    );
\empty_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF750075007500"
    )
        port map (
      I0 => empty_n1,
      I1 => \^conservative_gen.next_burst\,
      I2 => \^conservative_gen.burst_valid\,
      I3 => empty_n_reg_n_0,
      I4 => local_BURST_AWVALID,
      I5 => full_n_reg_n_0,
      O => \empty_n_i_1__1_n_0\
    );
empty_n_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(4),
      O => empty_n1
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__1_n_0\,
      Q => empty_n_reg_n_0,
      R => SR(0)
    );
\full_n_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5444"
    )
        port map (
      I0 => \full_n1__4\,
      I1 => full_n_reg_n_0,
      I2 => \^conservative_gen.burst_valid\,
      I3 => \^conservative_gen.next_burst\,
      O => \full_n_i_1__8_n_0\
    );
\full_n_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \num_data_cnt1__0\,
      I1 => num_data_cnt_reg(2),
      I2 => num_data_cnt_reg(3),
      I3 => num_data_cnt_reg(0),
      I4 => num_data_cnt_reg(1),
      I5 => num_data_cnt_reg(4),
      O => \full_n1__4\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__8_n_0\,
      Q => full_n_reg_n_0,
      S => SR(0)
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A5595"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => local_BURST_AWVALID,
      I2 => full_n_reg_n_0,
      I3 => pop,
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__0_n_0\
    );
\mOutPtr[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F0080AAEA5515"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => local_BURST_AWVALID,
      I2 => full_n_reg_n_0,
      I3 => pop,
      I4 => mOutPtr_reg(2),
      I5 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__0_n_0\
    );
\mOutPtr[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => p_17_in,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_1__0_n_0\
    );
\mOutPtr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78788878"
    )
        port map (
      I0 => full_n_reg_n_0,
      I1 => local_BURST_AWVALID,
      I2 => empty_n_reg_n_0,
      I3 => \^conservative_gen.burst_valid\,
      I4 => \^conservative_gen.next_burst\,
      O => \mOutPtr[4]_i_1__0_n_0\
    );
\mOutPtr[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => p_17_in,
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(4),
      I5 => mOutPtr_reg(3),
      O => \mOutPtr[4]_i_2__0_n_0\
    );
\mOutPtr[4]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08008888"
    )
        port map (
      I0 => local_BURST_AWVALID,
      I1 => full_n_reg_n_0,
      I2 => \^conservative_gen.next_burst\,
      I3 => \^conservative_gen.burst_valid\,
      I4 => empty_n_reg_n_0,
      O => p_17_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__0_n_0\,
      D => \mOutPtr[0]_i_1_n_0\,
      Q => mOutPtr_reg(0),
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__0_n_0\,
      D => \mOutPtr[1]_i_1__0_n_0\,
      Q => mOutPtr_reg(1),
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__0_n_0\,
      D => \mOutPtr[2]_i_1__0_n_0\,
      Q => mOutPtr_reg(2),
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__0_n_0\,
      D => \mOutPtr[3]_i_1__0_n_0\,
      Q => mOutPtr_reg(3),
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__0_n_0\,
      D => \mOutPtr[4]_i_2__0_n_0\,
      Q => mOutPtr_reg(4),
      R => SR(0)
    );
\num_data_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      O => \num_data_cnt[0]_i_1_n_0\
    );
\num_data_cnt[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6A6A6A55959595"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      I1 => local_BURST_AWVALID,
      I2 => full_n_reg_n_0,
      I3 => \^conservative_gen.next_burst\,
      I4 => \^conservative_gen.burst_valid\,
      I5 => num_data_cnt_reg(1),
      O => \num_data_cnt[1]_i_1__0_n_0\
    );
\num_data_cnt[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7770888AEEE5111"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      I1 => push_0,
      I2 => \^conservative_gen.next_burst\,
      I3 => \^conservative_gen.burst_valid\,
      I4 => num_data_cnt_reg(2),
      I5 => num_data_cnt_reg(1),
      O => \num_data_cnt[2]_i_1__0_n_0\
    );
\num_data_cnt[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \num_data_cnt1__0\,
      I1 => num_data_cnt_reg(0),
      I2 => num_data_cnt_reg(1),
      I3 => num_data_cnt_reg(3),
      I4 => num_data_cnt_reg(2),
      O => \num_data_cnt[3]_i_1__0_n_0\
    );
\num_data_cnt[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7878887888888888"
    )
        port map (
      I0 => full_n_reg_n_0,
      I1 => local_BURST_AWVALID,
      I2 => \^co\(0),
      I3 => \dout_reg[0]\,
      I4 => local_BURST_WREADY,
      I5 => \^conservative_gen.burst_valid\,
      O => \num_data_cnt[4]_i_1__0_n_0\
    );
\num_data_cnt[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => num_data_cnt_reg(1),
      I1 => num_data_cnt_reg(0),
      I2 => \num_data_cnt1__0\,
      I3 => num_data_cnt_reg(2),
      I4 => num_data_cnt_reg(4),
      I5 => num_data_cnt_reg(3),
      O => \num_data_cnt[4]_i_2__0_n_0\
    );
\num_data_cnt[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888080888888888"
    )
        port map (
      I0 => local_BURST_AWVALID,
      I1 => full_n_reg_n_0,
      I2 => \^conservative_gen.burst_valid\,
      I3 => local_BURST_WREADY,
      I4 => \dout_reg[0]\,
      I5 => \^co\(0),
      O => \num_data_cnt1__0\
    );
\num_data_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__0_n_0\,
      D => \num_data_cnt[0]_i_1_n_0\,
      Q => num_data_cnt_reg(0),
      R => SR(0)
    );
\num_data_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__0_n_0\,
      D => \num_data_cnt[1]_i_1__0_n_0\,
      Q => num_data_cnt_reg(1),
      R => SR(0)
    );
\num_data_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__0_n_0\,
      D => \num_data_cnt[2]_i_1__0_n_0\,
      Q => num_data_cnt_reg(2),
      R => SR(0)
    );
\num_data_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__0_n_0\,
      D => \num_data_cnt[3]_i_1__0_n_0\,
      Q => num_data_cnt_reg(3),
      R => SR(0)
    );
\num_data_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__0_n_0\,
      D => \num_data_cnt[4]_i_2__0_n_0\,
      Q => num_data_cnt_reg(4),
      R => SR(0)
    );
\p_3_out_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A200A200A2000000"
    )
        port map (
      I0 => \^co\(0),
      I1 => \dout_reg[0]\,
      I2 => local_BURST_WREADY,
      I3 => \^conservative_gen.burst_valid\,
      I4 => \conservative_gen.num_beat_pred_br10__0\(6),
      I5 => push,
      O => p_1_in(5)
    );
\p_3_out_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A200A200A2000000"
    )
        port map (
      I0 => \^co\(0),
      I1 => \dout_reg[0]\,
      I2 => local_BURST_WREADY,
      I3 => \^conservative_gen.burst_valid\,
      I4 => \conservative_gen.num_beat_pred_br10__0\(5),
      I5 => push,
      O => p_1_in(4)
    );
\p_3_out_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A200A200A2000000"
    )
        port map (
      I0 => \^co\(0),
      I1 => \dout_reg[0]\,
      I2 => local_BURST_WREADY,
      I3 => \^conservative_gen.burst_valid\,
      I4 => \conservative_gen.num_beat_pred_br10__0\(4),
      I5 => push,
      O => p_1_in(3)
    );
\p_3_out_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3C888888"
    )
        port map (
      I0 => \conservative_gen.num_beat_pred_br10__0\(7),
      I1 => \^conservative_gen.next_burst\,
      I2 => \conservative_gen.num_beat_cnt_reg[7]_0\(7),
      I3 => local_AXI_WREADY,
      I4 => \conservative_gen.num_beat_cnt_reg[3]_0\,
      O => S(3)
    );
\p_3_out_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3C888888"
    )
        port map (
      I0 => \conservative_gen.num_beat_pred_br10__0\(6),
      I1 => \^conservative_gen.next_burst\,
      I2 => \conservative_gen.num_beat_cnt_reg[7]_0\(6),
      I3 => local_AXI_WREADY,
      I4 => \conservative_gen.num_beat_cnt_reg[3]_0\,
      O => S(2)
    );
\p_3_out_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3C888888"
    )
        port map (
      I0 => \conservative_gen.num_beat_pred_br10__0\(5),
      I1 => \^conservative_gen.next_burst\,
      I2 => \conservative_gen.num_beat_cnt_reg[7]_0\(5),
      I3 => local_AXI_WREADY,
      I4 => \conservative_gen.num_beat_cnt_reg[3]_0\,
      O => S(1)
    );
\p_3_out_carry__0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3C888888"
    )
        port map (
      I0 => \conservative_gen.num_beat_pred_br10__0\(4),
      I1 => \^conservative_gen.next_burst\,
      I2 => \conservative_gen.num_beat_cnt_reg[7]_0\(4),
      I3 => local_AXI_WREADY,
      I4 => \conservative_gen.num_beat_cnt_reg[3]_0\,
      O => S(0)
    );
\raddr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => raddr_reg(0),
      O => \raddr[0]_i_1_n_0\
    );
\raddr[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAA65555555"
    )
        port map (
      I0 => raddr_reg(0),
      I1 => pop,
      I2 => full_n_reg_n_0,
      I3 => local_BURST_AWVALID,
      I4 => empty_n_reg_n_0,
      I5 => raddr_reg(1),
      O => \raddr[1]_i_1__2_n_0\
    );
\raddr[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80EA15"
    )
        port map (
      I0 => raddr_reg(0),
      I1 => p_17_in,
      I2 => empty_n_reg_n_0,
      I3 => raddr_reg(2),
      I4 => raddr_reg(1),
      O => \raddr[2]_i_1__1_n_0\
    );
\raddr[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAA"
    )
        port map (
      I0 => raddr118_out,
      I1 => raddr_reg(3),
      I2 => raddr_reg(2),
      I3 => raddr_reg(0),
      I4 => raddr_reg(1),
      I5 => \raddr[3]_i_4_n_0\,
      O => \raddr[3]_i_1__1_n_0\
    );
\raddr[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFF80007"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => p_17_in,
      I2 => raddr_reg(0),
      I3 => raddr_reg(1),
      I4 => raddr_reg(3),
      I5 => raddr_reg(2),
      O => \raddr[3]_i_2__1_n_0\
    );
\raddr[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \^conservative_gen.burst_valid\,
      I1 => \^conservative_gen.next_burst\,
      I2 => full_n_reg_n_0,
      I3 => local_BURST_AWVALID,
      I4 => empty_n_reg_n_0,
      O => raddr118_out
    );
\raddr[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B0B0B0"
    )
        port map (
      I0 => \^conservative_gen.next_burst\,
      I1 => \^conservative_gen.burst_valid\,
      I2 => empty_n_reg_n_0,
      I3 => local_BURST_AWVALID,
      I4 => full_n_reg_n_0,
      O => \raddr[3]_i_4_n_0\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__1_n_0\,
      D => \raddr[0]_i_1_n_0\,
      Q => raddr_reg(0),
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__1_n_0\,
      D => \raddr[1]_i_1__2_n_0\,
      Q => raddr_reg(1),
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__1_n_0\,
      D => \raddr[2]_i_1__1_n_0\,
      Q => raddr_reg(2),
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__1_n_0\,
      D => \raddr[3]_i_2__1_n_0\,
      Q => raddr_reg(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized0\ is
  port (
    full_n_reg_0 : out STD_LOGIC;
    \bus_wide_gen.single_beat0\ : out STD_LOGIC;
    p_66_in : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.offset_pack_buf_reg[32]\ : out STD_LOGIC;
    \bus_wide_gen.offset_pack_buf_reg[33]\ : out STD_LOGIC;
    \bus_wide_gen.offset_pack_buf_reg[33]_0\ : out STD_LOGIC;
    p_68_in : out STD_LOGIC;
    dout_vld_reg_0 : out STD_LOGIC;
    \dout_reg[33]\ : out STD_LOGIC_VECTOR ( 33 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    local_CHN_AWREADY : in STD_LOGIC;
    \data_p2_reg[0]\ : in STD_LOGIC;
    \dout_reg[0]\ : in STD_LOGIC;
    p_65_in : in STD_LOGIC;
    \dout_reg[0]_0\ : in STD_LOGIC;
    \dout_reg[0]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus_wide_gen.beat_len_cnt[0]_i_3\ : in STD_LOGIC;
    \bus_wide_gen.data_gen[0].strb_buf_reg[0]\ : in STD_LOGIC;
    \bus_wide_gen.beat_len_cnt[0]_i_3_0\ : in STD_LOGIC;
    \bus_wide_gen.beat_len_cnt[0]_i_3_1\ : in STD_LOGIC;
    \bus_wide_gen.beat_len_cnt[0]_i_4\ : in STD_LOGIC;
    \dout_reg[29]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[33]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized0\ : entity is "depthwise_conv_gmem_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized0\ is
  signal \bus_wide_gen.offset_empty_n\ : STD_LOGIC;
  signal \^bus_wide_gen.single_beat0\ : STD_LOGIC;
  signal \dout_vld_i_1__1_n_0\ : STD_LOGIC;
  signal \empty_n1__0\ : STD_LOGIC;
  signal \empty_n_i_1__2_n_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \full_n2__0\ : STD_LOGIC;
  signal \full_n_i_1__1_n_0\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2__1_n_0\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \num_data_cnt1__0\ : STD_LOGIC;
  signal \num_data_cnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \num_data_cnt[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \num_data_cnt[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \num_data_cnt[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \num_data_cnt[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \num_data_cnt[4]_i_2__1_n_0\ : STD_LOGIC;
  signal num_data_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_17_in : STD_LOGIC;
  signal \^p_66_in\ : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \raddr112_in__0\ : STD_LOGIC;
  signal \raddr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \raddr[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \raddr[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_2__2_n_0\ : STD_LOGIC;
  signal raddr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.offset_pack_buf[33]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \bus_wide_gen.offset_valid_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \data_p2[81]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \full_n_i_1__1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__0\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \num_data_cnt[0]_i_1__0\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \num_data_cnt[2]_i_1__1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \raddr[0]_i_1__0\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \raddr[1]_i_1__3\ : label is "soft_lutpair310";
begin
  \bus_wide_gen.single_beat0\ <= \^bus_wide_gen.single_beat0\;
  full_n_reg_0 <= \^full_n_reg_0\;
  p_66_in <= \^p_66_in\;
U_fifo_srl: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized0\
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      S(0) => S(0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \bus_wide_gen.beat_len_cnt[0]_i_3\ => \bus_wide_gen.beat_len_cnt[0]_i_3\,
      \bus_wide_gen.beat_len_cnt[0]_i_3_0\ => \bus_wide_gen.beat_len_cnt[0]_i_3_0\,
      \bus_wide_gen.beat_len_cnt[0]_i_3_1\ => \bus_wide_gen.beat_len_cnt[0]_i_3_1\,
      \bus_wide_gen.beat_len_cnt[0]_i_4\ => \bus_wide_gen.beat_len_cnt[0]_i_4\,
      \bus_wide_gen.data_gen[0].strb_buf_reg[0]\ => \bus_wide_gen.data_gen[0].strb_buf_reg[0]\,
      \bus_wide_gen.offset_empty_n\ => \bus_wide_gen.offset_empty_n\,
      \bus_wide_gen.offset_pack_buf_reg[32]\ => \bus_wide_gen.offset_pack_buf_reg[32]\,
      \bus_wide_gen.offset_pack_buf_reg[33]\ => \bus_wide_gen.offset_pack_buf_reg[33]\,
      \bus_wide_gen.offset_pack_buf_reg[33]_0\ => \bus_wide_gen.offset_pack_buf_reg[33]_0\,
      \dout_reg[0]_0\ => empty_n_reg_n_0,
      \dout_reg[0]_1\ => \dout_reg[0]_0\,
      \dout_reg[0]_2\ => \dout_reg[0]_1\,
      \dout_reg[0]_3\ => \dout_reg[0]\,
      \dout_reg[29]_0\(5 downto 0) => \dout_reg[29]\(5 downto 0),
      \dout_reg[33]_0\(33 downto 0) => \dout_reg[33]\(33 downto 0),
      \dout_reg[33]_1\ => \^full_n_reg_0\,
      \dout_reg[33]_2\ => \data_p2_reg[0]\,
      \dout_reg[33]_3\(1 downto 0) => \dout_reg[33]_0\(1 downto 0),
      \dout_reg[33]_4\(3 downto 0) => raddr_reg(3 downto 0),
      local_CHN_AWREADY => local_CHN_AWREADY,
      p_65_in => p_65_in,
      p_66_in => \^p_66_in\,
      p_68_in => p_68_in,
      pop => pop,
      push => push
    );
\bus_wide_gen.offset_pack_buf[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA22222"
    )
        port map (
      I0 => \bus_wide_gen.offset_empty_n\,
      I1 => \dout_reg[0]\,
      I2 => \dout_reg[0]_1\,
      I3 => \dout_reg[0]_0\,
      I4 => p_65_in,
      O => \^bus_wide_gen.single_beat0\
    );
\bus_wide_gen.offset_valid_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBFAAAA"
    )
        port map (
      I0 => \bus_wide_gen.offset_empty_n\,
      I1 => p_65_in,
      I2 => \dout_reg[0]_0\,
      I3 => \dout_reg[0]_1\,
      I4 => \dout_reg[0]\,
      O => dout_vld_reg_0
    );
\data_p2[81]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => \data_p2_reg[0]\,
      I2 => local_CHN_AWREADY,
      O => E(0)
    );
\dout_vld_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => pop,
      I1 => \^bus_wide_gen.single_beat0\,
      I2 => \bus_wide_gen.offset_empty_n\,
      O => \dout_vld_i_1__1_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__1_n_0\,
      Q => \bus_wide_gen.offset_empty_n\,
      R => SR(0)
    );
\empty_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777777730000000"
    )
        port map (
      I0 => \empty_n1__0\,
      I1 => pop,
      I2 => \data_p2_reg[0]\,
      I3 => local_CHN_AWREADY,
      I4 => \^full_n_reg_0\,
      I5 => empty_n_reg_n_0,
      O => \empty_n_i_1__2_n_0\
    );
\empty_n_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(4),
      O => \empty_n1__0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__2_n_0\,
      Q => empty_n_reg_n_0,
      R => SR(0)
    );
\full_n_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4CCC"
    )
        port map (
      I0 => \full_n2__0\,
      I1 => \^full_n_reg_0\,
      I2 => local_CHN_AWREADY,
      I3 => \data_p2_reg[0]\,
      I4 => \^bus_wide_gen.single_beat0\,
      O => \full_n_i_1__1_n_0\
    );
\full_n_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => num_data_cnt_reg(4),
      I1 => num_data_cnt_reg(1),
      I2 => num_data_cnt_reg(0),
      I3 => num_data_cnt_reg(3),
      I4 => num_data_cnt_reg(2),
      O => \full_n2__0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__1_n_0\,
      Q => \^full_n_reg_0\,
      S => SR(0)
    );
\mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__0_n_0\
    );
\mOutPtr[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAA55559555"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => \data_p2_reg[0]\,
      I2 => local_CHN_AWREADY,
      I3 => \^full_n_reg_0\,
      I4 => pop,
      I5 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__1_n_0\
    );
\mOutPtr[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F708AE51"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => push,
      I2 => pop,
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__1_n_0\
    );
\mOutPtr[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => pop,
      I1 => push,
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      I4 => mOutPtr_reg(3),
      I5 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_1__1_n_0\
    );
\mOutPtr[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => local_CHN_AWREADY,
      I2 => \data_p2_reg[0]\,
      I3 => pop,
      O => \mOutPtr[4]_i_1__1_n_0\
    );
\mOutPtr[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => p_17_in,
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(4),
      I5 => mOutPtr_reg(3),
      O => \mOutPtr[4]_i_2__1_n_0\
    );
\mOutPtr[4]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08880000AAAAAAAA"
    )
        port map (
      I0 => push,
      I1 => \dout_reg[0]\,
      I2 => \^p_66_in\,
      I3 => p_65_in,
      I4 => \bus_wide_gen.offset_empty_n\,
      I5 => empty_n_reg_n_0,
      O => p_17_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__1_n_0\,
      D => \mOutPtr[0]_i_1__0_n_0\,
      Q => mOutPtr_reg(0),
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__1_n_0\,
      D => \mOutPtr[1]_i_1__1_n_0\,
      Q => mOutPtr_reg(1),
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__1_n_0\,
      D => \mOutPtr[2]_i_1__1_n_0\,
      Q => mOutPtr_reg(2),
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__1_n_0\,
      D => \mOutPtr[3]_i_1__1_n_0\,
      Q => mOutPtr_reg(3),
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__1_n_0\,
      D => \mOutPtr[4]_i_2__1_n_0\,
      Q => mOutPtr_reg(4),
      R => SR(0)
    );
\num_data_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      O => \num_data_cnt[0]_i_1__0_n_0\
    );
\num_data_cnt[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAA55559555"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      I1 => \data_p2_reg[0]\,
      I2 => local_CHN_AWREADY,
      I3 => \^full_n_reg_0\,
      I4 => \^bus_wide_gen.single_beat0\,
      I5 => num_data_cnt_reg(1),
      O => \num_data_cnt[1]_i_1__1_n_0\
    );
\num_data_cnt[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F708AE51"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      I1 => push,
      I2 => \^bus_wide_gen.single_beat0\,
      I3 => num_data_cnt_reg(2),
      I4 => num_data_cnt_reg(1),
      O => \num_data_cnt[2]_i_1__1_n_0\
    );
\num_data_cnt[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => \^bus_wide_gen.single_beat0\,
      I1 => push,
      I2 => num_data_cnt_reg(0),
      I3 => num_data_cnt_reg(1),
      I4 => num_data_cnt_reg(3),
      I5 => num_data_cnt_reg(2),
      O => \num_data_cnt[3]_i_1__1_n_0\
    );
\num_data_cnt[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => local_CHN_AWREADY,
      I2 => \data_p2_reg[0]\,
      I3 => \^bus_wide_gen.single_beat0\,
      O => \num_data_cnt[4]_i_1__1_n_0\
    );
\num_data_cnt[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => num_data_cnt_reg(1),
      I1 => num_data_cnt_reg(0),
      I2 => \num_data_cnt1__0\,
      I3 => num_data_cnt_reg(2),
      I4 => num_data_cnt_reg(4),
      I5 => num_data_cnt_reg(3),
      O => \num_data_cnt[4]_i_2__1_n_0\
    );
\num_data_cnt[4]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222A0000AAAAAAAA"
    )
        port map (
      I0 => push,
      I1 => p_65_in,
      I2 => \dout_reg[0]_0\,
      I3 => \dout_reg[0]_1\,
      I4 => \dout_reg[0]\,
      I5 => \bus_wide_gen.offset_empty_n\,
      O => \num_data_cnt1__0\
    );
\num_data_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__1_n_0\,
      D => \num_data_cnt[0]_i_1__0_n_0\,
      Q => num_data_cnt_reg(0),
      R => SR(0)
    );
\num_data_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__1_n_0\,
      D => \num_data_cnt[1]_i_1__1_n_0\,
      Q => num_data_cnt_reg(1),
      R => SR(0)
    );
\num_data_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__1_n_0\,
      D => \num_data_cnt[2]_i_1__1_n_0\,
      Q => num_data_cnt_reg(2),
      R => SR(0)
    );
\num_data_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__1_n_0\,
      D => \num_data_cnt[3]_i_1__1_n_0\,
      Q => num_data_cnt_reg(3),
      R => SR(0)
    );
\num_data_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__1_n_0\,
      D => \num_data_cnt[4]_i_2__1_n_0\,
      Q => num_data_cnt_reg(4),
      R => SR(0)
    );
\raddr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => raddr_reg(0),
      O => \raddr[0]_i_1__0_n_0\
    );
\raddr[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAA6555"
    )
        port map (
      I0 => raddr_reg(0),
      I1 => pop,
      I2 => push,
      I3 => empty_n_reg_n_0,
      I4 => raddr_reg(1),
      O => \raddr[1]_i_1__3_n_0\
    );
\raddr[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFF2000BAAA4555"
    )
        port map (
      I0 => raddr_reg(0),
      I1 => pop,
      I2 => push,
      I3 => empty_n_reg_n_0,
      I4 => raddr_reg(2),
      I5 => raddr_reg(1),
      O => \raddr[2]_i_1__2_n_0\
    );
\raddr[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AC0C0C0C0C0C0C0"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => \raddr112_in__0\,
      I2 => pop,
      I3 => \data_p2_reg[0]\,
      I4 => local_CHN_AWREADY,
      I5 => \^full_n_reg_0\,
      O => \raddr[3]_i_1__2_n_0\
    );
\raddr[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFF80007"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => p_17_in,
      I2 => raddr_reg(0),
      I3 => raddr_reg(1),
      I4 => raddr_reg(3),
      I5 => raddr_reg(2),
      O => \raddr[3]_i_2__2_n_0\
    );
\raddr[3]_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => raddr_reg(3),
      I1 => raddr_reg(2),
      I2 => raddr_reg(0),
      I3 => raddr_reg(1),
      O => \raddr112_in__0\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__2_n_0\,
      D => \raddr[0]_i_1__0_n_0\,
      Q => raddr_reg(0),
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__2_n_0\,
      D => \raddr[1]_i_1__3_n_0\,
      Q => raddr_reg(1),
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__2_n_0\,
      D => \raddr[2]_i_1__2_n_0\,
      Q => raddr_reg(2),
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__2_n_0\,
      D => \raddr[3]_i_2__2_n_0\,
      Q => raddr_reg(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized1\ is
  port (
    \bus_wide_gen.local_HLS_WVALID\ : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    p_65_in : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.data_valid_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.data_valid_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.data_valid_reg_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mOutPtr_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \num_data_cnt_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg_1 : out STD_LOGIC;
    \bus_wide_gen.data_valid_reg_2\ : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    \bus_wide_gen.first_beat_set_reg\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \num_data_cnt_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mOutPtr_reg[5]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \num_data_cnt_reg[5]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    full_n_reg_2 : out STD_LOGIC;
    full_n_reg_3 : out STD_LOGIC;
    full_n_reg_4 : out STD_LOGIC;
    \dout_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_enable_reg_pp0_iter20 : in STD_LOGIC;
    push : in STD_LOGIC;
    \dout_reg[0]\ : in STD_LOGIC;
    \dout_reg[0]_0\ : in STD_LOGIC;
    local_AXI_WREADY : in STD_LOGIC;
    num_data_cnt1 : in STD_LOGIC;
    \bus_wide_gen.ready_for_data__0\ : in STD_LOGIC;
    p_66_in : in STD_LOGIC;
    \bus_wide_gen.data_gen[0].strb_buf_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bus_wide_gen.beat_len_cnt_reg[29]\ : in STD_LOGIC;
    \bus_wide_gen.first_pad_reg\ : in STD_LOGIC;
    p_68_in : in STD_LOGIC;
    \bus_wide_gen.first_beat_set_reg_0\ : in STD_LOGIC;
    \bus_wide_gen.beat_len_cnt_reg[29]_0\ : in STD_LOGIC;
    \bus_wide_gen.beat_len_cnt_reg[29]_1\ : in STD_LOGIC;
    \bus_wide_gen.pad_oh_reg_reg[1]\ : in STD_LOGIC;
    \bus_wide_gen.pad_oh_reg_reg[2]\ : in STD_LOGIC;
    \bus_wide_gen.pad_oh_reg_reg[3]\ : in STD_LOGIC;
    \bus_wide_gen.last_beat_set_reg\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \bus_wide_gen.last_beat_set_reg_0\ : in STD_LOGIC;
    \bus_wide_gen.last_beat_set_reg_1\ : in STD_LOGIC;
    \mOutPtr_reg[4]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dout_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \num_data_cnt_reg[6]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized1\ : entity is "depthwise_conv_gmem_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized1\ is
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal U_fifo_srl_n_2 : STD_LOGIC;
  signal U_fifo_srl_n_3 : STD_LOGIC;
  signal \bus_wide_gen.last_pad__0\ : STD_LOGIC;
  signal \^bus_wide_gen.local_hls_wvalid\ : STD_LOGIC;
  signal \dout_vld_i_1__2_n_0\ : STD_LOGIC;
  signal \empty_n_i_1__0_n_0\ : STD_LOGIC;
  signal \empty_n_i_2__1_n_0\ : STD_LOGIC;
  signal empty_n_i_3_n_0 : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \full_n1__6\ : STD_LOGIC;
  signal \full_n_i_1__0_n_0\ : STD_LOGIC;
  signal full_n_i_4_n_0 : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[6]_i_1_n_0\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 6 downto 5 );
  signal \^moutptr_reg[4]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \num_data_cnt[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \num_data_cnt[6]_i_1_n_0\ : STD_LOGIC;
  signal num_data_cnt_reg : STD_LOGIC_VECTOR ( 6 downto 5 );
  signal p_0_in : STD_LOGIC;
  signal p_0_in42_in : STD_LOGIC;
  signal p_0_in50_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal \^p_65_in\ : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal \raddr112_in__1\ : STD_LOGIC;
  signal raddr118_out : STD_LOGIC;
  signal \raddr[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \raddr[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \raddr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \raddr[4]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[5]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[5]_i_2_n_0\ : STD_LOGIC;
  signal \raddr[5]_i_4_n_0\ : STD_LOGIC;
  signal raddr_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.data_gen[1].data_buf[15]_i_2\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_gen[2].data_buf[23]_i_2\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_gen[3].data_buf[31]_i_2\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_valid_i_1__0\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \empty_n_i_2__1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of full_n_i_4 : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \num_data_cnt[0]_i_1__1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \raddr[0]_i_1__1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \raddr[1]_i_1__1\ : label is "soft_lutpair301";
begin
  DI(3 downto 0) <= \^di\(3 downto 0);
  Q(4 downto 0) <= \^q\(4 downto 0);
  \bus_wide_gen.local_HLS_WVALID\ <= \^bus_wide_gen.local_hls_wvalid\;
  full_n_reg_0 <= \^full_n_reg_0\;
  \mOutPtr_reg[4]_0\(1 downto 0) <= \^moutptr_reg[4]_0\(1 downto 0);
  p_65_in <= \^p_65_in\;
U_fifo_srl: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized1\
     port map (
      Q(5 downto 0) => raddr_reg(5 downto 0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \bus_wide_gen.beat_len_cnt_reg[29]\ => \bus_wide_gen.beat_len_cnt_reg[29]\,
      \bus_wide_gen.beat_len_cnt_reg[29]_0\(3 downto 0) => \bus_wide_gen.data_gen[0].strb_buf_reg[0]\(3 downto 0),
      \bus_wide_gen.beat_len_cnt_reg[29]_1\ => \bus_wide_gen.first_pad_reg\,
      \bus_wide_gen.beat_len_cnt_reg[29]_2\ => \bus_wide_gen.beat_len_cnt_reg[29]_0\,
      \bus_wide_gen.beat_len_cnt_reg[29]_3\ => \bus_wide_gen.beat_len_cnt_reg[29]_1\,
      \bus_wide_gen.beat_len_cnt_reg[29]_4\ => \bus_wide_gen.pad_oh_reg_reg[3]\,
      \bus_wide_gen.offset_pack_buf_reg[31]\ => U_fifo_srl_n_2,
      \bus_wide_gen.offset_valid_reg\ => \^p_65_in\,
      \bus_wide_gen.pad_oh_reg_reg[1]\ => \bus_wide_gen.first_beat_set_reg_0\,
      \bus_wide_gen.ready_for_data__0\ => \bus_wide_gen.ready_for_data__0\,
      \dout_reg[0]_0\ => \dout_reg[0]\,
      \dout_reg[0]_1\ => \^bus_wide_gen.local_hls_wvalid\,
      \dout_reg[0]_2\ => empty_n_reg_n_0,
      \dout_reg[0]_3\ => \dout_reg[0]_0\,
      \dout_reg[7]_0\(7 downto 0) => \dout_reg[7]\(7 downto 0),
      \dout_reg[8]_0\(8 downto 0) => \dout_reg[8]\(8 downto 0),
      dout_vld_reg => U_fifo_srl_n_3,
      local_AXI_WREADY => local_AXI_WREADY,
      p_0_in => p_0_in,
      p_66_in => p_66_in,
      p_68_in => p_68_in,
      pop => pop,
      push => push
    );
\bus_wide_gen.data_gen[0].data_buf[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10F0000000000000"
    )
        port map (
      I0 => \bus_wide_gen.data_gen[0].strb_buf_reg[0]\(3),
      I1 => \bus_wide_gen.data_gen[0].strb_buf_reg[0]\(2),
      I2 => \bus_wide_gen.first_pad_reg\,
      I3 => p_68_in,
      I4 => \^bus_wide_gen.local_hls_wvalid\,
      I5 => \bus_wide_gen.ready_for_data__0\,
      O => E(0)
    );
\bus_wide_gen.data_gen[1].data_buf[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => p_0_in50_in,
      I1 => \dout_reg[0]_0\,
      I2 => local_AXI_WREADY,
      O => \bus_wide_gen.data_valid_reg\(0)
    );
\bus_wide_gen.data_gen[2].data_buf[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => p_0_in42_in,
      I1 => \dout_reg[0]_0\,
      I2 => local_AXI_WREADY,
      O => \bus_wide_gen.data_valid_reg_0\(0)
    );
\bus_wide_gen.data_gen[3].data_buf[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => p_0_in,
      I1 => \dout_reg[0]_0\,
      I2 => local_AXI_WREADY,
      O => \bus_wide_gen.data_valid_reg_1\(0)
    );
\bus_wide_gen.data_valid_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \^p_65_in\,
      I1 => \dout_reg[0]_0\,
      I2 => local_AXI_WREADY,
      O => \bus_wide_gen.data_valid_reg_2\
    );
\bus_wide_gen.first_beat_set_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3F3F333BBBBBBBB"
    )
        port map (
      I0 => \bus_wide_gen.first_beat_set_reg_0\,
      I1 => ap_rst_n,
      I2 => \dout_reg[0]\,
      I3 => \bus_wide_gen.last_beat_set_reg_0\,
      I4 => \bus_wide_gen.last_beat_set_reg_1\,
      I5 => \^p_65_in\,
      O => \bus_wide_gen.first_beat_set_reg\
    );
\bus_wide_gen.first_pad_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAFFFFFF8A000000"
    )
        port map (
      I0 => \bus_wide_gen.last_pad__0\,
      I1 => local_AXI_WREADY,
      I2 => \dout_reg[0]_0\,
      I3 => \dout_reg[0]\,
      I4 => \^bus_wide_gen.local_hls_wvalid\,
      I5 => \bus_wide_gen.first_pad_reg\,
      O => full_n_reg_1
    );
\bus_wide_gen.first_pad_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF83FFFFFF800000"
    )
        port map (
      I0 => U_fifo_srl_n_3,
      I1 => \bus_wide_gen.data_gen[0].strb_buf_reg[0]\(0),
      I2 => \bus_wide_gen.data_gen[0].strb_buf_reg[0]\(1),
      I3 => U_fifo_srl_n_2,
      I4 => p_66_in,
      I5 => p_0_in,
      O => \bus_wide_gen.last_pad__0\
    );
\bus_wide_gen.last_beat_set_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080888CCCC0000"
    )
        port map (
      I0 => \bus_wide_gen.last_beat_set_reg\,
      I1 => ap_rst_n,
      I2 => \dout_reg[0]\,
      I3 => \bus_wide_gen.last_beat_set_reg_0\,
      I4 => \bus_wide_gen.last_beat_set_reg_1\,
      I5 => \^p_65_in\,
      O => ap_rst_n_0
    );
\bus_wide_gen.pad_oh_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAFFFFFF8A000000"
    )
        port map (
      I0 => U_fifo_srl_n_3,
      I1 => local_AXI_WREADY,
      I2 => \dout_reg[0]_0\,
      I3 => \dout_reg[0]\,
      I4 => \^bus_wide_gen.local_hls_wvalid\,
      I5 => \bus_wide_gen.pad_oh_reg_reg[1]\,
      O => full_n_reg_4
    );
\bus_wide_gen.pad_oh_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAFFFFFF8A000000"
    )
        port map (
      I0 => p_0_in50_in,
      I1 => local_AXI_WREADY,
      I2 => \dout_reg[0]_0\,
      I3 => \dout_reg[0]\,
      I4 => \^bus_wide_gen.local_hls_wvalid\,
      I5 => \bus_wide_gen.pad_oh_reg_reg[2]\,
      O => full_n_reg_3
    );
\bus_wide_gen.pad_oh_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088A08800880088"
    )
        port map (
      I0 => \^bus_wide_gen.local_hls_wvalid\,
      I1 => \bus_wide_gen.pad_oh_reg_reg[1]\,
      I2 => p_68_in,
      I3 => \bus_wide_gen.first_pad_reg\,
      I4 => \bus_wide_gen.data_gen[0].strb_buf_reg[0]\(3),
      I5 => \bus_wide_gen.data_gen[0].strb_buf_reg[0]\(2),
      O => p_0_in50_in
    );
\bus_wide_gen.pad_oh_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAFFFFFF8A000000"
    )
        port map (
      I0 => p_0_in42_in,
      I1 => local_AXI_WREADY,
      I2 => \dout_reg[0]_0\,
      I3 => \dout_reg[0]\,
      I4 => \^bus_wide_gen.local_hls_wvalid\,
      I5 => \bus_wide_gen.pad_oh_reg_reg[3]\,
      O => full_n_reg_2
    );
\bus_wide_gen.pad_oh_reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088A08800880088"
    )
        port map (
      I0 => \^bus_wide_gen.local_hls_wvalid\,
      I1 => \bus_wide_gen.pad_oh_reg_reg[2]\,
      I2 => p_68_in,
      I3 => \bus_wide_gen.first_pad_reg\,
      I4 => \bus_wide_gen.data_gen[0].strb_buf_reg[0]\(2),
      I5 => \bus_wide_gen.data_gen[0].strb_buf_reg[0]\(3),
      O => p_0_in42_in
    );
\dout_vld_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFBAAAA"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => \dout_reg[0]\,
      I2 => \dout_reg[0]_0\,
      I3 => local_AXI_WREADY,
      I4 => \^bus_wide_gen.local_hls_wvalid\,
      O => \dout_vld_i_1__2_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__2_n_0\,
      Q => \^bus_wide_gen.local_hls_wvalid\,
      R => SR(0)
    );
\empty_n_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0F00"
    )
        port map (
      I0 => \empty_n_i_2__1_n_0\,
      I1 => empty_n_i_3_n_0,
      I2 => pop,
      I3 => push,
      I4 => empty_n_reg_n_0,
      O => \empty_n_i_1__0_n_0\
    );
\empty_n_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^moutptr_reg[4]_0\(0),
      I1 => mOutPtr_reg(6),
      I2 => mOutPtr_reg(5),
      O => \empty_n_i_2__1_n_0\
    );
empty_n_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^di\(3),
      I1 => \^moutptr_reg[4]_0\(1),
      I2 => \^di\(1),
      I3 => \^di\(2),
      O => empty_n_i_3_n_0
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__0_n_0\,
      Q => empty_n_reg_n_0,
      R => SR(0)
    );
\full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555510000000"
    )
        port map (
      I0 => \full_n1__6\,
      I1 => push,
      I2 => \^bus_wide_gen.local_hls_wvalid\,
      I3 => \bus_wide_gen.ready_for_data__0\,
      I4 => \dout_reg[0]\,
      I5 => \^full_n_reg_0\,
      O => \full_n_i_1__0_n_0\
    );
full_n_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => num_data_cnt1,
      I1 => full_n_i_4_n_0,
      I2 => num_data_cnt_reg(6),
      I3 => \^q\(4),
      I4 => num_data_cnt_reg(5),
      O => \full_n1__6\
    );
full_n_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => full_n_i_4_n_0
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__0_n_0\,
      Q => \^full_n_reg_0\,
      S => SR(0)
    );
\loop[1].remd_tmp[2][1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => ap_enable_reg_pp0_iter20,
      O => ap_block_pp0_stage0_subdone
    );
\mOutPtr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^moutptr_reg[4]_0\(0),
      O => \mOutPtr[0]_i_1__1_n_0\
    );
\mOutPtr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66A666A6A6A666A6"
    )
        port map (
      I0 => push,
      I1 => empty_n_reg_n_0,
      I2 => \^bus_wide_gen.local_hls_wvalid\,
      I3 => \dout_reg[0]\,
      I4 => \dout_reg[0]_0\,
      I5 => local_AXI_WREADY,
      O => \mOutPtr[6]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[6]_i_1_n_0\,
      D => \mOutPtr[0]_i_1__1_n_0\,
      Q => \^moutptr_reg[4]_0\(0),
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[6]_i_1_n_0\,
      D => D(0),
      Q => \^di\(1),
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[6]_i_1_n_0\,
      D => D(1),
      Q => \^di\(2),
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[6]_i_1_n_0\,
      D => D(2),
      Q => \^di\(3),
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[6]_i_1_n_0\,
      D => D(3),
      Q => \^moutptr_reg[4]_0\(1),
      R => SR(0)
    );
\mOutPtr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[6]_i_1_n_0\,
      D => D(4),
      Q => mOutPtr_reg(5),
      R => SR(0)
    );
\mOutPtr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[6]_i_1_n_0\,
      D => D(5),
      Q => mOutPtr_reg(6),
      R => SR(0)
    );
\num_data_cnt[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \num_data_cnt[0]_i_1__1_n_0\
    );
\num_data_cnt[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A66AAAA"
    )
        port map (
      I0 => push,
      I1 => \^bus_wide_gen.local_hls_wvalid\,
      I2 => local_AXI_WREADY,
      I3 => \dout_reg[0]_0\,
      I4 => \dout_reg[0]\,
      O => \num_data_cnt[6]_i_1_n_0\
    );
\num_data_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[6]_i_1_n_0\,
      D => \num_data_cnt[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\num_data_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[6]_i_1_n_0\,
      D => \num_data_cnt_reg[6]_0\(0),
      Q => \^q\(1),
      R => SR(0)
    );
\num_data_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[6]_i_1_n_0\,
      D => \num_data_cnt_reg[6]_0\(1),
      Q => \^q\(2),
      R => SR(0)
    );
\num_data_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[6]_i_1_n_0\,
      D => \num_data_cnt_reg[6]_0\(2),
      Q => \^q\(3),
      R => SR(0)
    );
\num_data_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[6]_i_1_n_0\,
      D => \num_data_cnt_reg[6]_0\(3),
      Q => \^q\(4),
      R => SR(0)
    );
\num_data_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[6]_i_1_n_0\,
      D => \num_data_cnt_reg[6]_0\(4),
      Q => num_data_cnt_reg(5),
      R => SR(0)
    );
\num_data_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[6]_i_1_n_0\,
      D => \num_data_cnt_reg[6]_0\(5),
      Q => num_data_cnt_reg(6),
      R => SR(0)
    );
\p_0_out__15_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => num_data_cnt_reg(5),
      I1 => num_data_cnt_reg(6),
      O => \num_data_cnt_reg[5]_0\(1)
    );
\p_0_out__15_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => num_data_cnt_reg(5),
      O => \num_data_cnt_reg[5]_0\(0)
    );
\p_0_out__15_carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \num_data_cnt_reg[1]_0\(0)
    );
\p_0_out__15_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => \num_data_cnt_reg[3]_0\(3)
    );
\p_0_out__15_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \num_data_cnt_reg[3]_0\(2)
    );
\p_0_out__15_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \num_data_cnt_reg[3]_0\(1)
    );
\p_0_out__15_carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A66AAAA55555555"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^bus_wide_gen.local_hls_wvalid\,
      I2 => local_AXI_WREADY,
      I3 => \dout_reg[0]_0\,
      I4 => \dout_reg[0]\,
      I5 => push,
      O => \num_data_cnt_reg[3]_0\(0)
    );
\p_0_out_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mOutPtr_reg(5),
      I1 => mOutPtr_reg(6),
      O => \mOutPtr_reg[5]_0\(1)
    );
\p_0_out_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^moutptr_reg[4]_0\(1),
      I1 => mOutPtr_reg(5),
      O => \mOutPtr_reg[5]_0\(0)
    );
p_0_out_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^di\(1),
      O => \^di\(0)
    );
p_0_out_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(3),
      I1 => \^moutptr_reg[4]_0\(1),
      O => S(3)
    );
p_0_out_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(2),
      I1 => \^di\(3),
      O => S(2)
    );
p_0_out_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^di\(2),
      O => S(1)
    );
p_0_out_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6555655565555555"
    )
        port map (
      I0 => \^di\(1),
      I1 => pop,
      I2 => ap_enable_reg_pp0_iter20,
      I3 => \^full_n_reg_0\,
      I4 => \mOutPtr_reg[4]_1\(0),
      I5 => \mOutPtr_reg[4]_1\(1),
      O => S(0)
    );
\raddr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => raddr_reg(0),
      O => \raddr[0]_i_1__1_n_0\
    );
\raddr[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAA6555"
    )
        port map (
      I0 => raddr_reg(0),
      I1 => pop,
      I2 => push,
      I3 => empty_n_reg_n_0,
      I4 => raddr_reg(1),
      O => \raddr[1]_i_1__1_n_0\
    );
\raddr[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFF2000BAAA4555"
    )
        port map (
      I0 => raddr_reg(0),
      I1 => pop,
      I2 => push,
      I3 => empty_n_reg_n_0,
      I4 => raddr_reg(2),
      I5 => raddr_reg(1),
      O => \raddr[2]_i_1__0_n_0\
    );
\raddr[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFF80007"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => p_17_in,
      I2 => raddr_reg(0),
      I3 => raddr_reg(1),
      I4 => raddr_reg(3),
      I5 => raddr_reg(2),
      O => \raddr[3]_i_1__0_n_0\
    );
\raddr[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20AA0000AAAAAAAA"
    )
        port map (
      I0 => push,
      I1 => local_AXI_WREADY,
      I2 => \dout_reg[0]_0\,
      I3 => \dout_reg[0]\,
      I4 => \^bus_wide_gen.local_hls_wvalid\,
      I5 => empty_n_reg_n_0,
      O => p_17_in
    );
\raddr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => raddr_reg(1),
      I1 => raddr_reg(0),
      I2 => raddr118_out,
      I3 => raddr_reg(2),
      I4 => raddr_reg(4),
      I5 => raddr_reg(3),
      O => \raddr[4]_i_1_n_0\
    );
\raddr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22A2000000000000"
    )
        port map (
      I0 => \^bus_wide_gen.local_hls_wvalid\,
      I1 => \dout_reg[0]\,
      I2 => \dout_reg[0]_0\,
      I3 => local_AXI_WREADY,
      I4 => push,
      I5 => empty_n_reg_n_0,
      O => raddr118_out
    );
\raddr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AC0"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => \raddr112_in__1\,
      I2 => pop,
      I3 => push,
      O => \raddr[5]_i_1_n_0\
    );
\raddr[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => raddr_reg(2),
      I1 => \raddr[5]_i_4_n_0\,
      I2 => raddr_reg(3),
      I3 => raddr_reg(5),
      I4 => raddr_reg(4),
      O => \raddr[5]_i_2_n_0\
    );
\raddr[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => raddr_reg(5),
      I1 => raddr_reg(4),
      I2 => raddr_reg(1),
      I3 => raddr_reg(0),
      I4 => raddr_reg(3),
      I5 => raddr_reg(2),
      O => \raddr112_in__1\
    );
\raddr[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54D5545454545454"
    )
        port map (
      I0 => raddr_reg(2),
      I1 => raddr_reg(1),
      I2 => raddr_reg(0),
      I3 => pop,
      I4 => push,
      I5 => empty_n_reg_n_0,
      O => \raddr[5]_i_4_n_0\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[5]_i_1_n_0\,
      D => \raddr[0]_i_1__1_n_0\,
      Q => raddr_reg(0),
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[5]_i_1_n_0\,
      D => \raddr[1]_i_1__1_n_0\,
      Q => raddr_reg(1),
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[5]_i_1_n_0\,
      D => \raddr[2]_i_1__0_n_0\,
      Q => raddr_reg(2),
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[5]_i_1_n_0\,
      D => \raddr[3]_i_1__0_n_0\,
      Q => raddr_reg(3),
      R => SR(0)
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[5]_i_1_n_0\,
      D => \raddr[4]_i_1_n_0\,
      Q => raddr_reg(4),
      R => SR(0)
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[5]_i_1_n_0\,
      D => \raddr[5]_i_2_n_0\,
      Q => raddr_reg(5),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized2\ is
  port (
    wreq_valid : out STD_LOGIC;
    next_wreq : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 67 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    valid_length : out STD_LOGIC;
    dout_vld_reg_0 : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg_1 : out STD_LOGIC;
    full_n_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \ap_CS_fsm_reg[26]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tmp_valid_reg : in STD_LOGIC;
    local_CHN_AWREADY : in STD_LOGIC;
    tmp_valid_reg_0 : in STD_LOGIC;
    wrsp_ready : in STD_LOGIC;
    \dout_reg[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized2\ : entity is "depthwise_conv_gmem_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized2\ is
  signal \dout_vld_i_1__3_n_0\ : STD_LOGIC;
  signal \empty_n_i_1__3_n_0\ : STD_LOGIC;
  signal \empty_n_i_2__11_n_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \full_n1__3\ : STD_LOGIC;
  signal \full_n_i_1__9_n_0\ : STD_LOGIC;
  signal gmem_0_AWREADY : STD_LOGIC;
  signal \mOutPtr[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2_n_0\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^next_wreq\ : STD_LOGIC;
  signal \num_data_cnt1__0\ : STD_LOGIC;
  signal \num_data_cnt[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \num_data_cnt[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \num_data_cnt[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \num_data_cnt[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \num_data_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal num_data_cnt_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \raddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \raddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \^wreq_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[25]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \empty_n_i_2__11\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \full_n_i_1__9\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \full_n_i_2__1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__2\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \num_data_cnt[3]_i_2\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \num_data_cnt[3]_i_3\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \q1[7]_i_1\ : label is "soft_lutpair352";
begin
  next_wreq <= \^next_wreq\;
  wreq_valid <= \^wreq_valid\;
U_fifo_srl: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized2\
     port map (
      D(0) => D(0),
      Q(67 downto 0) => Q(67 downto 0),
      S(2 downto 0) => S(2 downto 0),
      SR(0) => SR(0),
      \ap_CS_fsm_reg[26]\(0) => \ap_CS_fsm_reg[26]\(3),
      ap_clk => ap_clk,
      \dout_reg[0]_0\ => empty_n_reg_n_0,
      \dout_reg[0]_1\ => \^wreq_valid\,
      \dout_reg[63]_0\(63 downto 0) => \dout_reg[63]\(63 downto 0),
      \dout_reg[77]_0\ => \raddr_reg_n_0_[0]\,
      \dout_reg[77]_1\ => \raddr_reg_n_0_[1]\,
      \dout_reg[77]_2\ => \raddr_reg_n_0_[2]\,
      dout_vld_reg => dout_vld_reg_0,
      gmem_0_AWREADY => gmem_0_AWREADY,
      \in\(0) => full_n_reg_1,
      local_CHN_AWREADY => local_CHN_AWREADY,
      pop => pop,
      push => push,
      tmp_valid_reg => tmp_valid_reg,
      tmp_valid_reg_0 => tmp_valid_reg_0,
      valid_length => valid_length,
      wrsp_ready => wrsp_ready
    );
\ap_CS_fsm[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => gmem_0_AWREADY,
      I1 => \ap_CS_fsm_reg[26]\(3),
      I2 => \ap_CS_fsm_reg[26]\(2),
      O => full_n_reg_2(0)
    );
\dout_vld_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEAAAAEEEEEEEE"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => \^wreq_valid\,
      I2 => tmp_valid_reg,
      I3 => local_CHN_AWREADY,
      I4 => tmp_valid_reg_0,
      I5 => wrsp_ready,
      O => \dout_vld_i_1__3_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__3_n_0\,
      Q => \^wreq_valid\,
      R => SR(0)
    );
\empty_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00FF0000"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(2),
      I2 => \empty_n_i_2__11_n_0\,
      I3 => pop,
      I4 => push,
      I5 => empty_n_reg_n_0,
      O => \empty_n_i_1__3_n_0\
    );
\empty_n_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      O => \empty_n_i_2__11_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__3_n_0\,
      Q => empty_n_reg_n_0,
      R => SR(0)
    );
\full_n_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5444"
    )
        port map (
      I0 => \full_n1__3\,
      I1 => gmem_0_AWREADY,
      I2 => \^wreq_valid\,
      I3 => \^next_wreq\,
      O => \full_n_i_1__9_n_0\
    );
\full_n_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \num_data_cnt1__0\,
      I1 => num_data_cnt_reg(2),
      I2 => num_data_cnt_reg(1),
      I3 => num_data_cnt_reg(0),
      I4 => num_data_cnt_reg(3),
      O => \full_n1__3\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__9_n_0\,
      Q => gmem_0_AWREADY,
      S => SR(0)
    );
\mOutPtr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__2_n_0\
    );
\mOutPtr[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A5595"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => gmem_0_AWREADY,
      I2 => \ap_CS_fsm_reg[26]\(3),
      I3 => pop,
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__2_n_0\
    );
\mOutPtr[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F0080AAEA5515"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => gmem_0_AWREADY,
      I2 => \ap_CS_fsm_reg[26]\(3),
      I3 => pop,
      I4 => mOutPtr_reg(2),
      I5 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__2_n_0\
    );
\mOutPtr[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78788878"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(3),
      I1 => gmem_0_AWREADY,
      I2 => empty_n_reg_n_0,
      I3 => \^wreq_valid\,
      I4 => \^next_wreq\,
      O => \mOutPtr[3]_i_1__2_n_0\
    );
\mOutPtr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => pop,
      I1 => push,
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      I4 => mOutPtr_reg(3),
      I5 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_2_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__2_n_0\,
      D => \mOutPtr[0]_i_1__2_n_0\,
      Q => mOutPtr_reg(0),
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__2_n_0\,
      D => \mOutPtr[1]_i_1__2_n_0\,
      Q => mOutPtr_reg(1),
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__2_n_0\,
      D => \mOutPtr[2]_i_1__2_n_0\,
      Q => mOutPtr_reg(2),
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__2_n_0\,
      D => \mOutPtr[3]_i_2_n_0\,
      Q => mOutPtr_reg(3),
      R => SR(0)
    );
\num_data_cnt[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      O => \num_data_cnt[0]_i_1__2_n_0\
    );
\num_data_cnt[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6A6A6A55959595"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      I1 => gmem_0_AWREADY,
      I2 => \ap_CS_fsm_reg[26]\(3),
      I3 => \^next_wreq\,
      I4 => \^wreq_valid\,
      I5 => num_data_cnt_reg(1),
      O => \num_data_cnt[1]_i_1__2_n_0\
    );
\num_data_cnt[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7770888AEEE5111"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      I1 => push,
      I2 => \^next_wreq\,
      I3 => \^wreq_valid\,
      I4 => num_data_cnt_reg(2),
      I5 => num_data_cnt_reg(1),
      O => \num_data_cnt[2]_i_1__2_n_0\
    );
\num_data_cnt[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\(3),
      I1 => gmem_0_AWREADY,
      I2 => \^wreq_valid\,
      I3 => \^next_wreq\,
      O => \num_data_cnt[3]_i_1__2_n_0\
    );
\num_data_cnt[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \num_data_cnt1__0\,
      I1 => num_data_cnt_reg(0),
      I2 => num_data_cnt_reg(1),
      I3 => num_data_cnt_reg(3),
      I4 => num_data_cnt_reg(2),
      O => \num_data_cnt[3]_i_2_n_0\
    );
\num_data_cnt[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => gmem_0_AWREADY,
      I1 => \ap_CS_fsm_reg[26]\(3),
      I2 => \^next_wreq\,
      I3 => \^wreq_valid\,
      O => \num_data_cnt1__0\
    );
\num_data_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[3]_i_1__2_n_0\,
      D => \num_data_cnt[0]_i_1__2_n_0\,
      Q => num_data_cnt_reg(0),
      R => SR(0)
    );
\num_data_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[3]_i_1__2_n_0\,
      D => \num_data_cnt[1]_i_1__2_n_0\,
      Q => num_data_cnt_reg(1),
      R => SR(0)
    );
\num_data_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[3]_i_1__2_n_0\,
      D => \num_data_cnt[2]_i_1__2_n_0\,
      Q => num_data_cnt_reg(2),
      R => SR(0)
    );
\num_data_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[3]_i_1__2_n_0\,
      D => \num_data_cnt[3]_i_2_n_0\,
      Q => num_data_cnt_reg(3),
      R => SR(0)
    );
\q1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF8"
    )
        port map (
      I0 => gmem_0_AWREADY,
      I1 => \ap_CS_fsm_reg[26]\(3),
      I2 => \ap_CS_fsm_reg[26]\(1),
      I3 => \ap_CS_fsm_reg[26]\(2),
      I4 => \ap_CS_fsm_reg[26]\(0),
      O => full_n_reg_0(0)
    );
\raddr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999BBBB66624440"
    )
        port map (
      I0 => push,
      I1 => pop,
      I2 => \raddr_reg_n_0_[2]\,
      I3 => \raddr_reg_n_0_[1]\,
      I4 => empty_n_reg_n_0,
      I5 => \raddr_reg_n_0_[0]\,
      O => \raddr[0]_i_1_n_0\
    );
\raddr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC6C6CC3C0CCCC"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => \raddr_reg_n_0_[1]\,
      I2 => \raddr_reg_n_0_[0]\,
      I3 => \raddr_reg_n_0_[2]\,
      I4 => pop,
      I5 => push,
      O => \raddr[1]_i_1_n_0\
    );
\raddr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF007F80FC00FF00"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => \raddr_reg_n_0_[1]\,
      I2 => \raddr_reg_n_0_[0]\,
      I3 => \raddr_reg_n_0_[2]\,
      I4 => pop,
      I5 => push,
      O => \raddr[2]_i_1_n_0\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \raddr[0]_i_1_n_0\,
      Q => \raddr_reg_n_0_[0]\,
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \raddr[1]_i_1_n_0\,
      Q => \raddr_reg_n_0_[1]\,
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \raddr[2]_i_1_n_0\,
      Q => \raddr_reg_n_0_[2]\,
      R => SR(0)
    );
\tmp_addr[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80AA0000"
    )
        port map (
      I0 => \^wreq_valid\,
      I1 => tmp_valid_reg,
      I2 => local_CHN_AWREADY,
      I3 => tmp_valid_reg_0,
      I4 => wrsp_ready,
      O => \^next_wreq\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized2_44\ is
  port (
    full_n_reg_0 : out STD_LOGIC;
    next_rreq : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dout_reg[78]\ : out STD_LOGIC_VECTOR ( 66 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[78]_0\ : out STD_LOGIC;
    full_n_reg_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[10]\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \dout_reg[0]\ : in STD_LOGIC;
    local_CHN_ARREADY : in STD_LOGIC;
    tmp_valid_reg : in STD_LOGIC;
    \ready_for_rreq0__0\ : in STD_LOGIC;
    \dout_reg[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \dout_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized2_44\ : entity is "depthwise_conv_gmem_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized2_44\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized2_44\ is
  signal \ap_CS_fsm[1]_i_7_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_8_n_0\ : STD_LOGIC;
  signal \dout_vld_i_1__7_n_0\ : STD_LOGIC;
  signal \empty_n_i_1__7_n_0\ : STD_LOGIC;
  signal \empty_n_i_2__12_n_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \full_n1__3\ : STD_LOGIC;
  signal \full_n_i_1__11_n_0\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__7_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__7_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__1_n_0\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^next_rreq\ : STD_LOGIC;
  signal \num_data_cnt1__0\ : STD_LOGIC;
  signal \num_data_cnt[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \num_data_cnt[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \num_data_cnt[2]_i_1__7_n_0\ : STD_LOGIC;
  signal \num_data_cnt[3]_i_1__7_n_0\ : STD_LOGIC;
  signal \num_data_cnt[3]_i_2__1_n_0\ : STD_LOGIC;
  signal num_data_cnt_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \raddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \raddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[2]\ : STD_LOGIC;
  signal rreq_valid : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \dout_vld_i_1__7\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \empty_n_i_2__12\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \full_n_i_2__6\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__7\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \num_data_cnt[0]_i_1__7\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \num_data_cnt[1]_i_1__7\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \num_data_cnt[3]_i_2__1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \num_data_cnt[3]_i_3__1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \tmp_addr[63]_i_1__0\ : label is "soft_lutpair295";
begin
  full_n_reg_0 <= \^full_n_reg_0\;
  next_rreq <= \^next_rreq\;
U_fifo_srl: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized2_45\
     port map (
      D(0) => D(0),
      Q(1) => Q(5),
      Q(0) => Q(0),
      S(1 downto 0) => S(1 downto 0),
      SR(0) => SR(0),
      \ap_CS_fsm_reg[12]\ => \^full_n_reg_0\,
      ap_clk => ap_clk,
      \dout_reg[0]_0\ => empty_n_reg_n_0,
      \dout_reg[0]_1\ => \dout_reg[0]\,
      \dout_reg[63]_0\(63 downto 0) => \dout_reg[63]\(63 downto 0),
      \dout_reg[63]_1\(63 downto 0) => \dout_reg[63]_0\(63 downto 0),
      \dout_reg[78]_0\(66 downto 0) => \dout_reg[78]\(66 downto 0),
      \dout_reg[78]_1\ => \dout_reg[78]_0\,
      \dout_reg[78]_2\ => \raddr_reg_n_0_[0]\,
      \dout_reg[78]_3\ => \raddr_reg_n_0_[1]\,
      \dout_reg[78]_4\ => \raddr_reg_n_0_[2]\,
      full_n_reg(0) => full_n_reg_1(1),
      local_CHN_ARREADY => local_CHN_ARREADY,
      pop => pop,
      push => push,
      \ready_for_rreq0__0\ => \ready_for_rreq0__0\,
      rreq_valid => rreq_valid,
      tmp_valid_reg => tmp_valid_reg
    );
\ap_CS_fsm[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_7_n_0\,
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(7),
      I4 => Q(6),
      I5 => \ap_CS_fsm[1]_i_8_n_0\,
      O => \ap_CS_fsm_reg[10]\
    );
\ap_CS_fsm[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0111"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \^full_n_reg_0\,
      O => \ap_CS_fsm[1]_i_7_n_0\
    );
\ap_CS_fsm[1]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(9),
      I1 => Q(8),
      I2 => Q(10),
      O => \ap_CS_fsm[1]_i_8_n_0\
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \^full_n_reg_0\,
      O => full_n_reg_1(0)
    );
\dout_vld_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAEAEA"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => rreq_valid,
      I2 => tmp_valid_reg,
      I3 => local_CHN_ARREADY,
      I4 => \dout_reg[0]\,
      O => \dout_vld_i_1__7_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__7_n_0\,
      Q => rreq_valid,
      R => SR(0)
    );
\empty_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00FF0000"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(2),
      I2 => \empty_n_i_2__12_n_0\,
      I3 => pop,
      I4 => push,
      I5 => empty_n_reg_n_0,
      O => \empty_n_i_1__7_n_0\
    );
\empty_n_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      O => \empty_n_i_2__12_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__7_n_0\,
      Q => empty_n_reg_n_0,
      R => SR(0)
    );
\full_n_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5444"
    )
        port map (
      I0 => \full_n1__3\,
      I1 => \^full_n_reg_0\,
      I2 => rreq_valid,
      I3 => \^next_rreq\,
      O => \full_n_i_1__11_n_0\
    );
\full_n_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \num_data_cnt1__0\,
      I1 => num_data_cnt_reg(2),
      I2 => num_data_cnt_reg(1),
      I3 => num_data_cnt_reg(0),
      I4 => num_data_cnt_reg(3),
      O => \full_n1__3\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__11_n_0\,
      Q => \^full_n_reg_0\,
      S => SR(0)
    );
\mOutPtr[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__7_n_0\
    );
\mOutPtr[1]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA56AA5555A955"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => Q(5),
      I2 => Q(0),
      I3 => \^full_n_reg_0\,
      I4 => pop,
      I5 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__7_n_0\
    );
\mOutPtr[2]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F708AE51"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => push,
      I2 => pop,
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__7_n_0\
    );
\mOutPtr[3]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57A8"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => Q(0),
      I2 => Q(5),
      I3 => pop,
      O => \mOutPtr[3]_i_1__7_n_0\
    );
\mOutPtr[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => pop,
      I1 => push,
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      I4 => mOutPtr_reg(3),
      I5 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_2__1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__7_n_0\,
      D => \mOutPtr[0]_i_1__7_n_0\,
      Q => mOutPtr_reg(0),
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__7_n_0\,
      D => \mOutPtr[1]_i_1__7_n_0\,
      Q => mOutPtr_reg(1),
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__7_n_0\,
      D => \mOutPtr[2]_i_1__7_n_0\,
      Q => mOutPtr_reg(2),
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__7_n_0\,
      D => \mOutPtr[3]_i_2__1_n_0\,
      Q => mOutPtr_reg(3),
      R => SR(0)
    );
\num_data_cnt[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      O => \num_data_cnt[0]_i_1__7_n_0\
    );
\num_data_cnt[1]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6665999"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      I1 => push,
      I2 => \^next_rreq\,
      I3 => rreq_valid,
      I4 => num_data_cnt_reg(1),
      O => \num_data_cnt[1]_i_1__7_n_0\
    );
\num_data_cnt[2]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7770888AEEE5111"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      I1 => push,
      I2 => \^next_rreq\,
      I3 => rreq_valid,
      I4 => num_data_cnt_reg(2),
      I5 => num_data_cnt_reg(1),
      O => \num_data_cnt[2]_i_1__7_n_0\
    );
\num_data_cnt[3]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A55AAAA"
    )
        port map (
      I0 => push,
      I1 => \dout_reg[0]\,
      I2 => local_CHN_ARREADY,
      I3 => tmp_valid_reg,
      I4 => rreq_valid,
      O => \num_data_cnt[3]_i_1__7_n_0\
    );
\num_data_cnt[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \num_data_cnt1__0\,
      I1 => num_data_cnt_reg(0),
      I2 => num_data_cnt_reg(1),
      I3 => num_data_cnt_reg(3),
      I4 => num_data_cnt_reg(2),
      O => \num_data_cnt[3]_i_2__1_n_0\
    );
\num_data_cnt[3]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0E0E0"
    )
        port map (
      I0 => Q(5),
      I1 => Q(0),
      I2 => \^full_n_reg_0\,
      I3 => \^next_rreq\,
      I4 => rreq_valid,
      O => \num_data_cnt1__0\
    );
\num_data_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[3]_i_1__7_n_0\,
      D => \num_data_cnt[0]_i_1__7_n_0\,
      Q => num_data_cnt_reg(0),
      R => SR(0)
    );
\num_data_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[3]_i_1__7_n_0\,
      D => \num_data_cnt[1]_i_1__7_n_0\,
      Q => num_data_cnt_reg(1),
      R => SR(0)
    );
\num_data_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[3]_i_1__7_n_0\,
      D => \num_data_cnt[2]_i_1__7_n_0\,
      Q => num_data_cnt_reg(2),
      R => SR(0)
    );
\num_data_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[3]_i_1__7_n_0\,
      D => \num_data_cnt[3]_i_2__1_n_0\,
      Q => num_data_cnt_reg(3),
      R => SR(0)
    );
\raddr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999BBBB66624440"
    )
        port map (
      I0 => push,
      I1 => pop,
      I2 => \raddr_reg_n_0_[2]\,
      I3 => \raddr_reg_n_0_[1]\,
      I4 => empty_n_reg_n_0,
      I5 => \raddr_reg_n_0_[0]\,
      O => \raddr[0]_i_1_n_0\
    );
\raddr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC6C6CC3C0CCCC"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => \raddr_reg_n_0_[1]\,
      I2 => \raddr_reg_n_0_[0]\,
      I3 => \raddr_reg_n_0_[2]\,
      I4 => pop,
      I5 => push,
      O => \raddr[1]_i_1_n_0\
    );
\raddr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF007F80FC00FF00"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => \raddr_reg_n_0_[1]\,
      I2 => \raddr_reg_n_0_[0]\,
      I3 => \raddr_reg_n_0_[2]\,
      I4 => pop,
      I5 => push,
      O => \raddr[2]_i_1_n_0\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \raddr[0]_i_1_n_0\,
      Q => \raddr_reg_n_0_[0]\,
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \raddr[1]_i_1_n_0\,
      Q => \raddr_reg_n_0_[1]\,
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \raddr[2]_i_1_n_0\,
      Q => \raddr_reg_n_0_[2]\,
      R => SR(0)
    );
\tmp_addr[63]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => rreq_valid,
      I1 => tmp_valid_reg,
      I2 => local_CHN_ARREADY,
      I3 => \dout_reg[0]\,
      O => \^next_rreq\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized3\ is
  port (
    empty_n_reg_0 : out STD_LOGIC;
    local_CHN_WVALID : out STD_LOGIC;
    local_AXI_WREADY : out STD_LOGIC;
    num_data_cnt1 : out STD_LOGIC;
    push_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.ready_for_data__0\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.data_valid_reg\ : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.offset_pack_buf_reg[32]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.offset_pack_buf_reg[33]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[35]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    dout_vld_reg_0 : in STD_LOGIC;
    push : in STD_LOGIC;
    full_n_i_2 : in STD_LOGIC;
    empty_n_reg_1 : in STD_LOGIC;
    \bus_wide_gen.local_HLS_WVALID\ : in STD_LOGIC;
    pop : in STD_LOGIC;
    p_4_in : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \conservative_gen.num_beat_cnt_reg[0]\ : in STD_LOGIC;
    local_BURST_WREADY : in STD_LOGIC;
    \conservative_gen.burst_valid\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_68_in : in STD_LOGIC;
    \bus_wide_gen.data_gen[0].data_buf_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n : in STD_LOGIC;
    \bus_wide_gen.add_tail_2\ : in STD_LOGIC;
    p_66_in : in STD_LOGIC;
    \bus_wide_gen.add_tail_1\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized3\ : entity is "depthwise_conv_gmem_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized3\ is
  signal \^bus_wide_gen.ready_for_data__0\ : STD_LOGIC;
  signal \empty_n1__3\ : STD_LOGIC;
  signal \empty_n_i_1__4_n_0\ : STD_LOGIC;
  signal \^empty_n_reg_0\ : STD_LOGIC;
  signal \full_n1__4\ : STD_LOGIC;
  signal \full_n_i_1__7_n_0\ : STD_LOGIC;
  signal \^local_axi_wready\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2__2_n_0\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \num_data_cnt1__0\ : STD_LOGIC;
  signal \num_data_cnt[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \num_data_cnt[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \num_data_cnt[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \num_data_cnt[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \num_data_cnt[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \num_data_cnt[4]_i_2__2_n_0\ : STD_LOGIC;
  signal num_data_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_17_in : STD_LOGIC;
  signal \^push_0\ : STD_LOGIC;
  signal raddr118_out : STD_LOGIC;
  signal \raddr[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \raddr[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \raddr[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_2__3_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_4__0_n_0\ : STD_LOGIC;
  signal raddr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_1__4\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \empty_n_i_2__2\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \full_n_i_1__7\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__3\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__3\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_3__2\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \num_data_cnt[1]_i_1__3\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \num_data_cnt[4]_i_3__2\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \raddr[3]_i_3__0\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \raddr[3]_i_4__0\ : label is "soft_lutpair297";
begin
  \bus_wide_gen.ready_for_data__0\ <= \^bus_wide_gen.ready_for_data__0\;
  empty_n_reg_0 <= \^empty_n_reg_0\;
  local_AXI_WREADY <= \^local_axi_wready\;
  push_0 <= \^push_0\;
U_fifo_srl: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized3\
     port map (
      Q(3 downto 0) => raddr_reg(3 downto 0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \bus_wide_gen.data_gen[2].data_buf_reg[23]\ => \^local_axi_wready\,
      \bus_wide_gen.data_gen[2].data_buf_reg[23]_0\ => empty_n_reg_1,
      \bus_wide_gen.ready_for_data__0\ => \^bus_wide_gen.ready_for_data__0\,
      \dout_reg[35]_0\(35 downto 0) => \dout_reg[35]\(35 downto 0),
      \in\(35 downto 0) => \in\(35 downto 0),
      pop => pop,
      sel => \^push_0\
    );
\bus_wide_gen.data_gen[0].data_buf[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B0B000FFFFFFFF"
    )
        port map (
      I0 => \^local_axi_wready\,
      I1 => empty_n_reg_1,
      I2 => p_68_in,
      I3 => \bus_wide_gen.data_gen[0].data_buf_reg[7]\(2),
      I4 => \bus_wide_gen.data_gen[0].data_buf_reg[7]\(3),
      I5 => ap_rst_n,
      O => full_n_reg_0(0)
    );
\bus_wide_gen.data_gen[1].data_buf[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA80FFFF"
    )
        port map (
      I0 => \^bus_wide_gen.ready_for_data__0\,
      I1 => p_68_in,
      I2 => \bus_wide_gen.data_gen[0].data_buf_reg[7]\(3),
      I3 => \bus_wide_gen.add_tail_1\,
      I4 => ap_rst_n,
      O => \bus_wide_gen.offset_pack_buf_reg[33]\(0)
    );
\bus_wide_gen.data_gen[2].data_buf[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8000FFFFFFFF"
    )
        port map (
      I0 => \^bus_wide_gen.ready_for_data__0\,
      I1 => p_68_in,
      I2 => \bus_wide_gen.data_gen[0].data_buf_reg[7]\(2),
      I3 => \bus_wide_gen.data_gen[0].data_buf_reg[7]\(3),
      I4 => \bus_wide_gen.add_tail_2\,
      I5 => ap_rst_n,
      O => \bus_wide_gen.offset_pack_buf_reg[32]\(0)
    );
\bus_wide_gen.data_gen[3].data_buf[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB00000FFFFFFFF"
    )
        port map (
      I0 => \^local_axi_wready\,
      I1 => empty_n_reg_1,
      I2 => \bus_wide_gen.data_gen[0].data_buf_reg[7]\(0),
      I3 => \bus_wide_gen.data_gen[0].data_buf_reg[7]\(1),
      I4 => p_66_in,
      I5 => ap_rst_n,
      O => full_n_reg_1(0)
    );
\conservative_gen.num_beat_cnt[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F888F888888888"
    )
        port map (
      I0 => empty_n_reg_1,
      I1 => \^local_axi_wready\,
      I2 => CO(0),
      I3 => \conservative_gen.num_beat_cnt_reg[0]\,
      I4 => local_BURST_WREADY,
      I5 => \conservative_gen.burst_valid\,
      O => E(0)
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => dout_vld_reg_0,
      Q => local_CHN_WVALID,
      R => SR(0)
    );
\empty_n_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7773000"
    )
        port map (
      I0 => \empty_n1__3\,
      I1 => pop,
      I2 => empty_n_reg_1,
      I3 => \^local_axi_wready\,
      I4 => \^empty_n_reg_0\,
      O => \empty_n_i_1__4_n_0\
    );
\empty_n_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(4),
      O => \empty_n1__3\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__4_n_0\,
      Q => \^empty_n_reg_0\,
      R => SR(0)
    );
\full_n_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \full_n1__4\,
      I1 => \^local_axi_wready\,
      I2 => p_4_in,
      O => \full_n_i_1__7_n_0\
    );
\full_n_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \num_data_cnt1__0\,
      I1 => num_data_cnt_reg(2),
      I2 => num_data_cnt_reg(3),
      I3 => num_data_cnt_reg(0),
      I4 => num_data_cnt_reg(1),
      I5 => num_data_cnt_reg(4),
      O => \full_n1__4\
    );
\full_n_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22A2AAAA"
    )
        port map (
      I0 => push,
      I1 => full_n_i_2,
      I2 => empty_n_reg_1,
      I3 => \^local_axi_wready\,
      I4 => \bus_wide_gen.local_HLS_WVALID\,
      O => num_data_cnt1
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__7_n_0\,
      Q => \^local_axi_wready\,
      S => SR(0)
    );
\mOutPtr[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__3_n_0\
    );
\mOutPtr[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A5595"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => empty_n_reg_1,
      I2 => \^local_axi_wready\,
      I3 => pop,
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__3_n_0\
    );
\mOutPtr[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F0080AAEA5515"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => empty_n_reg_1,
      I2 => \^local_axi_wready\,
      I3 => pop,
      I4 => mOutPtr_reg(2),
      I5 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__3_n_0\
    );
\mOutPtr[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => pop,
      I1 => \^push_0\,
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      I4 => mOutPtr_reg(3),
      I5 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_1__3_n_0\
    );
\mOutPtr[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^local_axi_wready\,
      I1 => empty_n_reg_1,
      I2 => pop,
      O => \mOutPtr[4]_i_1__2_n_0\
    );
\mOutPtr[4]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => p_17_in,
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(4),
      I5 => mOutPtr_reg(3),
      O => \mOutPtr[4]_i_2__2_n_0\
    );
\mOutPtr[4]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => empty_n_reg_1,
      I1 => \^local_axi_wready\,
      I2 => pop,
      O => p_17_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__2_n_0\,
      D => \mOutPtr[0]_i_1__3_n_0\,
      Q => mOutPtr_reg(0),
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__2_n_0\,
      D => \mOutPtr[1]_i_1__3_n_0\,
      Q => mOutPtr_reg(1),
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__2_n_0\,
      D => \mOutPtr[2]_i_1__3_n_0\,
      Q => mOutPtr_reg(2),
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__2_n_0\,
      D => \mOutPtr[3]_i_1__3_n_0\,
      Q => mOutPtr_reg(3),
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__2_n_0\,
      D => \mOutPtr[4]_i_2__2_n_0\,
      Q => mOutPtr_reg(4),
      R => SR(0)
    );
\num_data_cnt[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      O => \num_data_cnt[0]_i_1__3_n_0\
    );
\num_data_cnt[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A5595"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      I1 => empty_n_reg_1,
      I2 => \^local_axi_wready\,
      I3 => p_4_in,
      I4 => num_data_cnt_reg(1),
      O => \num_data_cnt[1]_i_1__3_n_0\
    );
\num_data_cnt[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F0080AAEA5515"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      I1 => empty_n_reg_1,
      I2 => \^local_axi_wready\,
      I3 => p_4_in,
      I4 => num_data_cnt_reg(2),
      I5 => num_data_cnt_reg(1),
      O => \num_data_cnt[2]_i_1__3_n_0\
    );
\num_data_cnt[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => p_4_in,
      I1 => \^push_0\,
      I2 => num_data_cnt_reg(0),
      I3 => num_data_cnt_reg(1),
      I4 => num_data_cnt_reg(3),
      I5 => num_data_cnt_reg(2),
      O => \num_data_cnt[3]_i_1__3_n_0\
    );
\num_data_cnt[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^local_axi_wready\,
      I1 => empty_n_reg_1,
      I2 => p_4_in,
      O => \num_data_cnt[4]_i_1__2_n_0\
    );
\num_data_cnt[4]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => num_data_cnt_reg(1),
      I1 => num_data_cnt_reg(0),
      I2 => \num_data_cnt1__0\,
      I3 => num_data_cnt_reg(2),
      I4 => num_data_cnt_reg(4),
      I5 => num_data_cnt_reg(3),
      O => \num_data_cnt[4]_i_2__2_n_0\
    );
\num_data_cnt[4]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => empty_n_reg_1,
      I1 => \^local_axi_wready\,
      I2 => p_4_in,
      O => \num_data_cnt1__0\
    );
\num_data_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__2_n_0\,
      D => \num_data_cnt[0]_i_1__3_n_0\,
      Q => num_data_cnt_reg(0),
      R => SR(0)
    );
\num_data_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__2_n_0\,
      D => \num_data_cnt[1]_i_1__3_n_0\,
      Q => num_data_cnt_reg(1),
      R => SR(0)
    );
\num_data_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__2_n_0\,
      D => \num_data_cnt[2]_i_1__3_n_0\,
      Q => num_data_cnt_reg(2),
      R => SR(0)
    );
\num_data_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__2_n_0\,
      D => \num_data_cnt[3]_i_1__3_n_0\,
      Q => num_data_cnt_reg(3),
      R => SR(0)
    );
\num_data_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__2_n_0\,
      D => \num_data_cnt[4]_i_2__2_n_0\,
      Q => num_data_cnt_reg(4),
      R => SR(0)
    );
p_3_out_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => empty_n_reg_1,
      I1 => \^local_axi_wready\,
      I2 => Q(0),
      O => \bus_wide_gen.data_valid_reg\
    );
p_3_out_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^local_axi_wready\,
      I1 => empty_n_reg_1,
      O => DI(0)
    );
\raddr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => raddr_reg(0),
      O => \raddr[0]_i_1__2_n_0\
    );
\raddr[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAA65555555"
    )
        port map (
      I0 => raddr_reg(0),
      I1 => pop,
      I2 => \^local_axi_wready\,
      I3 => empty_n_reg_1,
      I4 => \^empty_n_reg_0\,
      I5 => raddr_reg(1),
      O => \raddr[1]_i_1__4_n_0\
    );
\raddr[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFF2000BAAA4555"
    )
        port map (
      I0 => raddr_reg(0),
      I1 => pop,
      I2 => \^push_0\,
      I3 => \^empty_n_reg_0\,
      I4 => raddr_reg(2),
      I5 => raddr_reg(1),
      O => \raddr[2]_i_1__3_n_0\
    );
\raddr[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAA"
    )
        port map (
      I0 => raddr118_out,
      I1 => raddr_reg(3),
      I2 => raddr_reg(2),
      I3 => raddr_reg(0),
      I4 => raddr_reg(1),
      I5 => \raddr[3]_i_4__0_n_0\,
      O => \raddr[3]_i_1__3_n_0\
    );
\raddr[3]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFF80007"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => p_17_in,
      I2 => raddr_reg(0),
      I3 => raddr_reg(1),
      I4 => raddr_reg(3),
      I5 => raddr_reg(2),
      O => \raddr[3]_i_2__3_n_0\
    );
\raddr[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => pop,
      I1 => \^local_axi_wready\,
      I2 => empty_n_reg_1,
      I3 => \^empty_n_reg_0\,
      O => raddr118_out
    );
\raddr[3]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => pop,
      I1 => empty_n_reg_1,
      I2 => \^local_axi_wready\,
      O => \raddr[3]_i_4__0_n_0\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__3_n_0\,
      D => \raddr[0]_i_1__2_n_0\,
      Q => raddr_reg(0),
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__3_n_0\,
      D => \raddr[1]_i_1__4_n_0\,
      Q => raddr_reg(1),
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__3_n_0\,
      D => \raddr[2]_i_1__3_n_0\,
      Q => raddr_reg(2),
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__3_n_0\,
      D => \raddr[3]_i_2__3_n_0\,
      Q => raddr_reg(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized4\ is
  port (
    \dout_reg[0]\ : out STD_LOGIC;
    wrsp_ready : out STD_LOGIC;
    \push__0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \num_data_cnt1__0\ : out STD_LOGIC;
    valid_length : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    next_wreq : in STD_LOGIC;
    \dout_reg[0]_0\ : in STD_LOGIC;
    local_CHN_AWREADY : in STD_LOGIC;
    \bus_wide_gen.offset_full_n\ : in STD_LOGIC;
    wreq_valid : in STD_LOGIC;
    \num_data_cnt_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \num_data_cnt_reg[3]_1\ : in STD_LOGIC;
    dout_vld_reg_0 : in STD_LOGIC;
    dout_vld_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ost_resp_info : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized4\ : entity is "depthwise_conv_gmem_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized4\ is
  signal U_fifo_srl_n_1 : STD_LOGIC;
  signal U_fifo_srl_n_10 : STD_LOGIC;
  signal U_fifo_srl_n_11 : STD_LOGIC;
  signal U_fifo_srl_n_12 : STD_LOGIC;
  signal U_fifo_srl_n_13 : STD_LOGIC;
  signal U_fifo_srl_n_14 : STD_LOGIC;
  signal U_fifo_srl_n_15 : STD_LOGIC;
  signal U_fifo_srl_n_18 : STD_LOGIC;
  signal U_fifo_srl_n_19 : STD_LOGIC;
  signal U_fifo_srl_n_20 : STD_LOGIC;
  signal U_fifo_srl_n_3 : STD_LOGIC;
  signal U_fifo_srl_n_4 : STD_LOGIC;
  signal U_fifo_srl_n_5 : STD_LOGIC;
  signal U_fifo_srl_n_6 : STD_LOGIC;
  signal U_fifo_srl_n_7 : STD_LOGIC;
  signal U_fifo_srl_n_8 : STD_LOGIC;
  signal U_fifo_srl_n_9 : STD_LOGIC;
  signal \empty_n1__4\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \mOutPtr[0]_i_1__4_n_0\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \num_data_cnt[0]_i_1__4_n_0\ : STD_LOGIC;
  signal num_data_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \raddr[0]_i_1__3_n_0\ : STD_LOGIC;
  signal raddr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^wrsp_ready\ : STD_LOGIC;
  signal wrsp_valid : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__3\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__4\ : label is "soft_lutpair363";
begin
  wrsp_ready <= \^wrsp_ready\;
U_fifo_srl: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized4\
     port map (
      D(3) => U_fifo_srl_n_5,
      D(2) => U_fifo_srl_n_6,
      D(1) => U_fifo_srl_n_7,
      D(0) => U_fifo_srl_n_8,
      E(0) => U_fifo_srl_n_1,
      Q(3 downto 0) => raddr_reg(3 downto 0),
      SR(0) => SR(0),
      \ap_CS_fsm_reg[32]\(0) => E(0),
      ap_clk => ap_clk,
      \bus_wide_gen.offset_full_n\ => \bus_wide_gen.offset_full_n\,
      \dout_reg[0]_0\ => \dout_reg[0]\,
      \dout_reg[0]_1\ => \dout_reg[0]_0\,
      dout_vld_reg => U_fifo_srl_n_18,
      dout_vld_reg_0 => dout_vld_reg_0,
      dout_vld_reg_1(0) => dout_vld_reg_1(0),
      \empty_n1__4\ => \empty_n1__4\,
      empty_n_reg(2) => U_fifo_srl_n_9,
      empty_n_reg(1) => U_fifo_srl_n_10,
      empty_n_reg(0) => U_fifo_srl_n_11,
      empty_n_reg_0 => U_fifo_srl_n_19,
      empty_n_reg_1 => empty_n_reg_n_0,
      full_n_reg => \push__0\,
      full_n_reg_0(0) => U_fifo_srl_n_4,
      full_n_reg_1 => U_fifo_srl_n_20,
      full_n_reg_2 => \^wrsp_ready\,
      local_CHN_AWREADY => local_CHN_AWREADY,
      \mOutPtr_reg[4]\(4 downto 0) => mOutPtr_reg(4 downto 0),
      next_wreq => next_wreq,
      \num_data_cnt1__0\ => \num_data_cnt1__0\,
      \num_data_cnt_reg[1]\(3) => U_fifo_srl_n_12,
      \num_data_cnt_reg[1]\(2) => U_fifo_srl_n_13,
      \num_data_cnt_reg[1]\(1) => U_fifo_srl_n_14,
      \num_data_cnt_reg[1]\(0) => U_fifo_srl_n_15,
      \num_data_cnt_reg[3]\(0) => \num_data_cnt_reg[3]_0\(0),
      \num_data_cnt_reg[3]_0\ => \num_data_cnt_reg[3]_1\,
      \num_data_cnt_reg[4]\(4 downto 0) => num_data_cnt_reg(4 downto 0),
      ost_resp_info => ost_resp_info,
      \raddr_reg[3]\(0) => U_fifo_srl_n_3,
      valid_length => valid_length,
      wreq_valid => wreq_valid,
      wrsp_valid => wrsp_valid
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => U_fifo_srl_n_19,
      Q => wrsp_valid,
      R => SR(0)
    );
\empty_n_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(4),
      O => \empty_n1__4\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => U_fifo_srl_n_18,
      Q => empty_n_reg_n_0,
      R => SR(0)
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => U_fifo_srl_n_20,
      Q => \^wrsp_ready\,
      S => SR(0)
    );
\mOutPtr[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__4_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_1,
      D => \mOutPtr[0]_i_1__4_n_0\,
      Q => mOutPtr_reg(0),
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_1,
      D => U_fifo_srl_n_8,
      Q => mOutPtr_reg(1),
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_1,
      D => U_fifo_srl_n_7,
      Q => mOutPtr_reg(2),
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_1,
      D => U_fifo_srl_n_6,
      Q => mOutPtr_reg(3),
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_1,
      D => U_fifo_srl_n_5,
      Q => mOutPtr_reg(4),
      R => SR(0)
    );
\num_data_cnt[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      O => \num_data_cnt[0]_i_1__4_n_0\
    );
\num_data_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_4,
      D => \num_data_cnt[0]_i_1__4_n_0\,
      Q => num_data_cnt_reg(0),
      R => SR(0)
    );
\num_data_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_4,
      D => U_fifo_srl_n_15,
      Q => num_data_cnt_reg(1),
      R => SR(0)
    );
\num_data_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_4,
      D => U_fifo_srl_n_14,
      Q => num_data_cnt_reg(2),
      R => SR(0)
    );
\num_data_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_4,
      D => U_fifo_srl_n_13,
      Q => num_data_cnt_reg(3),
      R => SR(0)
    );
\num_data_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_4,
      D => U_fifo_srl_n_12,
      Q => num_data_cnt_reg(4),
      R => SR(0)
    );
\raddr[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => raddr_reg(0),
      O => \raddr[0]_i_1__3_n_0\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_3,
      D => \raddr[0]_i_1__3_n_0\,
      Q => raddr_reg(0),
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_3,
      D => U_fifo_srl_n_11,
      Q => raddr_reg(1),
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_3,
      D => U_fifo_srl_n_10,
      Q => raddr_reg(2),
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_3,
      D => U_fifo_srl_n_9,
      Q => raddr_reg(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized4_46\ is
  port (
    \dout_reg[0]\ : out STD_LOGIC;
    ost_ctrl_ready : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    push : in STD_LOGIC;
    ost_ctrl_info : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ost_ctrl_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ursp_ready : in STD_LOGIC;
    wrsp_type : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized4_46\ : entity is "depthwise_conv_gmem_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized4_46\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized4_46\ is
  signal U_fifo_srl_n_1 : STD_LOGIC;
  signal U_fifo_srl_n_10 : STD_LOGIC;
  signal U_fifo_srl_n_11 : STD_LOGIC;
  signal U_fifo_srl_n_12 : STD_LOGIC;
  signal U_fifo_srl_n_13 : STD_LOGIC;
  signal U_fifo_srl_n_14 : STD_LOGIC;
  signal U_fifo_srl_n_15 : STD_LOGIC;
  signal U_fifo_srl_n_16 : STD_LOGIC;
  signal U_fifo_srl_n_17 : STD_LOGIC;
  signal U_fifo_srl_n_18 : STD_LOGIC;
  signal U_fifo_srl_n_3 : STD_LOGIC;
  signal U_fifo_srl_n_4 : STD_LOGIC;
  signal U_fifo_srl_n_5 : STD_LOGIC;
  signal U_fifo_srl_n_6 : STD_LOGIC;
  signal U_fifo_srl_n_7 : STD_LOGIC;
  signal U_fifo_srl_n_8 : STD_LOGIC;
  signal U_fifo_srl_n_9 : STD_LOGIC;
  signal \empty_n1__9\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \mOutPtr[0]_i_1__9_n_0\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \num_data_cnt[0]_i_1__9_n_0\ : STD_LOGIC;
  signal num_data_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^ost_ctrl_ready\ : STD_LOGIC;
  signal ost_resp_valid : STD_LOGIC;
  signal \raddr[0]_i_1__5_n_0\ : STD_LOGIC;
  signal raddr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__6\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__9\ : label is "soft_lutpair182";
begin
  ost_ctrl_ready <= \^ost_ctrl_ready\;
U_fifo_srl: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized4_47\
     port map (
      D(3) => U_fifo_srl_n_3,
      D(2) => U_fifo_srl_n_4,
      D(1) => U_fifo_srl_n_5,
      D(0) => U_fifo_srl_n_6,
      E(0) => U_fifo_srl_n_1,
      Q(3 downto 0) => raddr_reg(3 downto 0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \dout_reg[0]_0\ => \dout_reg[0]\,
      dout_vld_reg => p_1_in,
      dout_vld_reg_0(0) => Q(0),
      \empty_n1__9\ => \empty_n1__9\,
      empty_n_reg(2) => U_fifo_srl_n_13,
      empty_n_reg(1) => U_fifo_srl_n_14,
      empty_n_reg(0) => U_fifo_srl_n_15,
      empty_n_reg_0 => U_fifo_srl_n_17,
      empty_n_reg_1 => empty_n_reg_n_0,
      full_n_reg(0) => U_fifo_srl_n_7,
      full_n_reg_0 => U_fifo_srl_n_16,
      full_n_reg_1 => U_fifo_srl_n_18,
      full_n_reg_2 => \^ost_ctrl_ready\,
      \mOutPtr_reg[1]\(3) => U_fifo_srl_n_9,
      \mOutPtr_reg[1]\(2) => U_fifo_srl_n_10,
      \mOutPtr_reg[1]\(1) => U_fifo_srl_n_11,
      \mOutPtr_reg[1]\(0) => U_fifo_srl_n_12,
      \mOutPtr_reg[4]\(4 downto 0) => mOutPtr_reg(4 downto 0),
      \num_data_cnt_reg[4]\(4 downto 0) => num_data_cnt_reg(4 downto 0),
      ost_ctrl_info => ost_ctrl_info,
      ost_ctrl_valid => ost_ctrl_valid,
      ost_resp_valid => ost_resp_valid,
      push => push,
      \raddr_reg[3]\(0) => U_fifo_srl_n_8,
      ursp_ready => ursp_ready,
      wrsp_type => wrsp_type
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => U_fifo_srl_n_17,
      Q => ost_resp_valid,
      R => SR(0)
    );
\empty_n_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(4),
      O => \empty_n1__9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => U_fifo_srl_n_16,
      Q => empty_n_reg_n_0,
      R => SR(0)
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => U_fifo_srl_n_18,
      Q => \^ost_ctrl_ready\,
      S => SR(0)
    );
\mOutPtr[0]_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__9_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_7,
      D => \mOutPtr[0]_i_1__9_n_0\,
      Q => mOutPtr_reg(0),
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_7,
      D => U_fifo_srl_n_12,
      Q => mOutPtr_reg(1),
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_7,
      D => U_fifo_srl_n_11,
      Q => mOutPtr_reg(2),
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_7,
      D => U_fifo_srl_n_10,
      Q => mOutPtr_reg(3),
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_7,
      D => U_fifo_srl_n_9,
      Q => mOutPtr_reg(4),
      R => SR(0)
    );
\num_data_cnt[0]_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      O => \num_data_cnt[0]_i_1__9_n_0\
    );
\num_data_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_1,
      D => \num_data_cnt[0]_i_1__9_n_0\,
      Q => num_data_cnt_reg(0),
      R => SR(0)
    );
\num_data_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_1,
      D => U_fifo_srl_n_6,
      Q => num_data_cnt_reg(1),
      R => SR(0)
    );
\num_data_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_1,
      D => U_fifo_srl_n_5,
      Q => num_data_cnt_reg(2),
      R => SR(0)
    );
\num_data_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_1,
      D => U_fifo_srl_n_4,
      Q => num_data_cnt_reg(3),
      R => SR(0)
    );
\num_data_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_1,
      D => U_fifo_srl_n_3,
      Q => num_data_cnt_reg(4),
      R => SR(0)
    );
\raddr[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => raddr_reg(0),
      O => \raddr[0]_i_1__5_n_0\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_8,
      D => \raddr[0]_i_1__5_n_0\,
      Q => raddr_reg(0),
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_8,
      D => U_fifo_srl_n_15,
      Q => raddr_reg(1),
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_8,
      D => U_fifo_srl_n_14,
      Q => raddr_reg(2),
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_8,
      D => U_fifo_srl_n_13,
      Q => raddr_reg(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized4_48\ is
  port (
    full_n_reg_0 : out STD_LOGIC;
    DIPADIP : out STD_LOGIC_VECTOR ( 0 to 0 );
    push_0 : in STD_LOGIC;
    ost_ctrl_info : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ost_ctrl_valid : in STD_LOGIC;
    local_CHN_RREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    push : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized4_48\ : entity is "depthwise_conv_gmem_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized4_48\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized4_48\ is
  signal \dout_vld_i_1__12_n_0\ : STD_LOGIC;
  signal \empty_n1__12\ : STD_LOGIC;
  signal \empty_n_i_1__12_n_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \full_n1__4\ : STD_LOGIC;
  signal \full_n_i_1__10_n_0\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__12_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__8_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__8_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2__5_n_0\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \num_data_cnt1__0\ : STD_LOGIC;
  signal \num_data_cnt[0]_i_1__12_n_0\ : STD_LOGIC;
  signal \num_data_cnt[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \num_data_cnt[2]_i_1__8_n_0\ : STD_LOGIC;
  signal \num_data_cnt[3]_i_1__8_n_0\ : STD_LOGIC;
  signal \num_data_cnt[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \num_data_cnt[4]_i_2__5_n_0\ : STD_LOGIC;
  signal num_data_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ost_burst_empty_n : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal raddr118_out : STD_LOGIC;
  signal \raddr[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \raddr[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \raddr[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_2__6_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_4__3_n_0\ : STD_LOGIC;
  signal raddr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__9\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__12\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__8\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__8\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \num_data_cnt[0]_i_1__12\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \num_data_cnt[1]_i_1__8\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \num_data_cnt[2]_i_1__8\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \num_data_cnt[3]_i_1__8\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \raddr[1]_i_1__7\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \raddr[2]_i_1__6\ : label is "soft_lutpair103";
begin
  full_n_reg_0 <= \^full_n_reg_0\;
U_fifo_srl: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized4_53\
     port map (
      DIPADIP(0) => DIPADIP(0),
      Q(3 downto 0) => raddr_reg(3 downto 0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \dout_reg[0]_0\ => empty_n_reg_n_0,
      \dout_reg[0]_1\(0) => \dout_reg[0]\(0),
      \dout_reg[0]_2\(0) => Q(0),
      local_CHN_RREADY => local_CHN_RREADY,
      ost_burst_empty_n => ost_burst_empty_n,
      ost_ctrl_info => ost_ctrl_info,
      pop => pop,
      push_0 => push_0
    );
\dout_vld_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFAAAA"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => \dout_reg[0]\(0),
      I2 => Q(0),
      I3 => local_CHN_RREADY,
      I4 => ost_burst_empty_n,
      O => \dout_vld_i_1__12_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__12_n_0\,
      Q => ost_burst_empty_n,
      R => SR(0)
    );
\empty_n_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7773000"
    )
        port map (
      I0 => \empty_n1__12\,
      I1 => pop,
      I2 => ost_ctrl_valid,
      I3 => \^full_n_reg_0\,
      I4 => empty_n_reg_n_0,
      O => \empty_n_i_1__12_n_0\
    );
\empty_n_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(4),
      O => \empty_n1__12\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__12_n_0\,
      Q => empty_n_reg_n_0,
      R => SR(0)
    );
\full_n_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54444444"
    )
        port map (
      I0 => \full_n1__4\,
      I1 => \^full_n_reg_0\,
      I2 => ost_burst_empty_n,
      I3 => push,
      I4 => \dout_reg[0]\(0),
      O => \full_n_i_1__10_n_0\
    );
\full_n_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \num_data_cnt1__0\,
      I1 => num_data_cnt_reg(2),
      I2 => num_data_cnt_reg(3),
      I3 => num_data_cnt_reg(0),
      I4 => num_data_cnt_reg(1),
      I5 => num_data_cnt_reg(4),
      O => \full_n1__4\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__10_n_0\,
      Q => \^full_n_reg_0\,
      S => SR(0)
    );
\mOutPtr[0]_i_1__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__12_n_0\
    );
\mOutPtr[1]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => p_17_in,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__8_n_0\
    );
\mOutPtr[2]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => p_17_in,
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__8_n_0\
    );
\mOutPtr[3]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => p_17_in,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_1__8_n_0\
    );
\mOutPtr[4]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7878887888788878"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => ost_ctrl_valid,
      I2 => empty_n_reg_n_0,
      I3 => ost_burst_empty_n,
      I4 => \dout_reg[0]\(0),
      I5 => push,
      O => \mOutPtr[4]_i_1__5_n_0\
    );
\mOutPtr[4]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => p_17_in,
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(4),
      I5 => mOutPtr_reg(3),
      O => \mOutPtr[4]_i_2__5_n_0\
    );
\mOutPtr[4]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888000088888888"
    )
        port map (
      I0 => ost_ctrl_valid,
      I1 => \^full_n_reg_0\,
      I2 => push,
      I3 => \dout_reg[0]\(0),
      I4 => ost_burst_empty_n,
      I5 => empty_n_reg_n_0,
      O => p_17_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__5_n_0\,
      D => \mOutPtr[0]_i_1__12_n_0\,
      Q => mOutPtr_reg(0),
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__5_n_0\,
      D => \mOutPtr[1]_i_1__8_n_0\,
      Q => mOutPtr_reg(1),
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__5_n_0\,
      D => \mOutPtr[2]_i_1__8_n_0\,
      Q => mOutPtr_reg(2),
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__5_n_0\,
      D => \mOutPtr[3]_i_1__8_n_0\,
      Q => mOutPtr_reg(3),
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__5_n_0\,
      D => \mOutPtr[4]_i_2__5_n_0\,
      Q => mOutPtr_reg(4),
      R => SR(0)
    );
\num_data_cnt[0]_i_1__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      O => \num_data_cnt[0]_i_1__12_n_0\
    );
\num_data_cnt[1]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      I1 => \num_data_cnt1__0\,
      I2 => num_data_cnt_reg(1),
      O => \num_data_cnt[1]_i_1__8_n_0\
    );
\num_data_cnt[2]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      I1 => \num_data_cnt1__0\,
      I2 => num_data_cnt_reg(2),
      I3 => num_data_cnt_reg(1),
      O => \num_data_cnt[2]_i_1__8_n_0\
    );
\num_data_cnt[3]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \num_data_cnt1__0\,
      I1 => num_data_cnt_reg(0),
      I2 => num_data_cnt_reg(1),
      I3 => num_data_cnt_reg(3),
      I4 => num_data_cnt_reg(2),
      O => \num_data_cnt[3]_i_1__8_n_0\
    );
\num_data_cnt[4]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888888888888888"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => ost_ctrl_valid,
      I2 => ost_burst_empty_n,
      I3 => local_CHN_RREADY,
      I4 => Q(0),
      I5 => \dout_reg[0]\(0),
      O => \num_data_cnt[4]_i_1__5_n_0\
    );
\num_data_cnt[4]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => num_data_cnt_reg(1),
      I1 => num_data_cnt_reg(0),
      I2 => \num_data_cnt1__0\,
      I3 => num_data_cnt_reg(2),
      I4 => num_data_cnt_reg(4),
      I5 => num_data_cnt_reg(3),
      O => \num_data_cnt[4]_i_2__5_n_0\
    );
\num_data_cnt[4]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888888888888888"
    )
        port map (
      I0 => ost_ctrl_valid,
      I1 => \^full_n_reg_0\,
      I2 => \dout_reg[0]\(0),
      I3 => Q(0),
      I4 => local_CHN_RREADY,
      I5 => ost_burst_empty_n,
      O => \num_data_cnt1__0\
    );
\num_data_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__5_n_0\,
      D => \num_data_cnt[0]_i_1__12_n_0\,
      Q => num_data_cnt_reg(0),
      R => SR(0)
    );
\num_data_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__5_n_0\,
      D => \num_data_cnt[1]_i_1__8_n_0\,
      Q => num_data_cnt_reg(1),
      R => SR(0)
    );
\num_data_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__5_n_0\,
      D => \num_data_cnt[2]_i_1__8_n_0\,
      Q => num_data_cnt_reg(2),
      R => SR(0)
    );
\num_data_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__5_n_0\,
      D => \num_data_cnt[3]_i_1__8_n_0\,
      Q => num_data_cnt_reg(3),
      R => SR(0)
    );
\num_data_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__5_n_0\,
      D => \num_data_cnt[4]_i_2__5_n_0\,
      Q => num_data_cnt_reg(4),
      R => SR(0)
    );
\raddr[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => raddr_reg(0),
      O => \raddr[0]_i_1__7_n_0\
    );
\raddr[1]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A95"
    )
        port map (
      I0 => raddr_reg(0),
      I1 => p_17_in,
      I2 => empty_n_reg_n_0,
      I3 => raddr_reg(1),
      O => \raddr[1]_i_1__7_n_0\
    );
\raddr[2]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80EA15"
    )
        port map (
      I0 => raddr_reg(0),
      I1 => p_17_in,
      I2 => empty_n_reg_n_0,
      I3 => raddr_reg(2),
      I4 => raddr_reg(1),
      O => \raddr[2]_i_1__6_n_0\
    );
\raddr[3]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAA"
    )
        port map (
      I0 => raddr118_out,
      I1 => raddr_reg(3),
      I2 => raddr_reg(2),
      I3 => raddr_reg(0),
      I4 => raddr_reg(1),
      I5 => \raddr[3]_i_4__3_n_0\,
      O => \raddr[3]_i_1__6_n_0\
    );
\raddr[3]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFF80007"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => p_17_in,
      I2 => raddr_reg(0),
      I3 => raddr_reg(1),
      I4 => raddr_reg(3),
      I5 => raddr_reg(2),
      O => \raddr[3]_i_2__6_n_0\
    );
\raddr[3]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A00000000000000"
    )
        port map (
      I0 => ost_burst_empty_n,
      I1 => \dout_reg[0]\(0),
      I2 => push,
      I3 => \^full_n_reg_0\,
      I4 => ost_ctrl_valid,
      I5 => empty_n_reg_n_0,
      O => raddr118_out
    );
\raddr[3]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008F008F008F00"
    )
        port map (
      I0 => push,
      I1 => \dout_reg[0]\(0),
      I2 => ost_burst_empty_n,
      I3 => empty_n_reg_n_0,
      I4 => ost_ctrl_valid,
      I5 => \^full_n_reg_0\,
      O => \raddr[3]_i_4__3_n_0\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__6_n_0\,
      D => \raddr[0]_i_1__7_n_0\,
      Q => raddr_reg(0),
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__6_n_0\,
      D => \raddr[1]_i_1__7_n_0\,
      Q => raddr_reg(1),
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__6_n_0\,
      D => \raddr[2]_i_1__6_n_0\,
      Q => raddr_reg(2),
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__6_n_0\,
      D => \raddr[3]_i_2__6_n_0\,
      Q => raddr_reg(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized6\ is
  port (
    \bus_wide_gen.offset_valid\ : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    \bus_wide_gen.last_split0__2\ : out STD_LOGIC;
    p_21_in : out STD_LOGIC;
    full_n_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ready_for_rreq0__0\ : out STD_LOGIC;
    \dout_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n_0 : out STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    local_CHN_ARREADY : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    p_22_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.last_data__0\ : in STD_LOGIC;
    p_17_in : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]_0\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]_1\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]_2\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]_3\ : in STD_LOGIC;
    \dout_reg[3]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dout_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pop_dout__0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \bus_wide_gen.split_cnt1__0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized6\ : entity is "depthwise_conv_gmem_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized6\ is
  signal U_fifo_srl_n_0 : STD_LOGIC;
  signal U_fifo_srl_n_1 : STD_LOGIC;
  signal U_fifo_srl_n_13 : STD_LOGIC;
  signal U_fifo_srl_n_2 : STD_LOGIC;
  signal U_fifo_srl_n_3 : STD_LOGIC;
  signal U_fifo_srl_n_4 : STD_LOGIC;
  signal U_fifo_srl_n_5 : STD_LOGIC;
  signal U_fifo_srl_n_6 : STD_LOGIC;
  signal U_fifo_srl_n_7 : STD_LOGIC;
  signal U_fifo_srl_n_8 : STD_LOGIC;
  signal \^bus_wide_gen.offset_valid\ : STD_LOGIC;
  signal dout_vld_i_1_n_0 : STD_LOGIC;
  signal \empty_n1__6\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \full_n2__6\ : STD_LOGIC;
  signal full_n_i_1_n_0 : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__6_n_0\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \num_data_cnt1__0\ : STD_LOGIC;
  signal \num_data_cnt[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \num_data_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \num_data_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \num_data_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \num_data_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \num_data_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal num_data_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \raddr112_in__5\ : STD_LOGIC;
  signal \raddr[0]_i_1__4_n_0\ : STD_LOGIC;
  signal raddr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_p2[81]_i_1__0\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \empty_n_i_2__4\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of full_n_i_1 : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \full_n_i_2__10\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__6\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \num_data_cnt[0]_i_1__6\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \num_data_cnt[2]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \num_data_cnt[3]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \raddr[0]_i_1__4\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \raddr[3]_i_3__5\ : label is "soft_lutpair276";
begin
  \bus_wide_gen.offset_valid\ <= \^bus_wide_gen.offset_valid\;
  full_n_reg_0 <= \^full_n_reg_0\;
U_fifo_srl: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized6\
     port map (
      D(3) => U_fifo_srl_n_2,
      D(2) => U_fifo_srl_n_3,
      D(1) => U_fifo_srl_n_4,
      D(0) => U_fifo_srl_n_5,
      E(0) => U_fifo_srl_n_0,
      Q(4 downto 0) => mOutPtr_reg(4 downto 0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => ap_rst_n_0,
      \bus_wide_gen.last_data__0\ => \bus_wide_gen.last_data__0\,
      \bus_wide_gen.last_split0__2\ => \bus_wide_gen.last_split0__2\,
      \bus_wide_gen.split_cnt1__0\ => \bus_wide_gen.split_cnt1__0\,
      \bus_wide_gen.split_cnt_buf_reg[1]\ => \bus_wide_gen.split_cnt_buf_reg[1]\,
      \bus_wide_gen.split_cnt_buf_reg[1]_0\ => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      \bus_wide_gen.split_cnt_buf_reg[1]_1\ => \bus_wide_gen.split_cnt_buf_reg[1]_1\,
      \bus_wide_gen.split_cnt_buf_reg[1]_2\ => \bus_wide_gen.split_cnt_buf_reg[1]_2\,
      \bus_wide_gen.split_cnt_buf_reg[1]_3\ => \bus_wide_gen.split_cnt_buf_reg[1]_3\,
      \dout_reg[0]_0\(0) => \dout_reg[0]\(0),
      \dout_reg[3]_0\(1 downto 0) => \dout_reg[3]\(1 downto 0),
      \dout_reg[3]_1\(3 downto 0) => raddr_reg(3 downto 0),
      \dout_reg[3]_2\ => \^bus_wide_gen.offset_valid\,
      \dout_reg[3]_3\(0) => Q(0),
      \dout_reg[3]_4\(0) => E(0),
      \dout_reg[3]_5\(0) => \dout_reg[3]_0\(0),
      \dout_reg[3]_6\(1 downto 0) => \dout_reg[3]_1\(1 downto 0),
      \empty_n1__6\ => \empty_n1__6\,
      empty_n_reg(0) => U_fifo_srl_n_1,
      empty_n_reg_0(2) => U_fifo_srl_n_6,
      empty_n_reg_0(1) => U_fifo_srl_n_7,
      empty_n_reg_0(0) => U_fifo_srl_n_8,
      empty_n_reg_1 => empty_n_reg_n_0,
      local_CHN_ARREADY => local_CHN_ARREADY,
      \mOutPtr_reg[0]\ => \^full_n_reg_0\,
      \mOutPtr_reg[0]_0\ => \mOutPtr_reg[0]_0\,
      p_17_in => p_17_in,
      p_21_in => p_21_in,
      \raddr112_in__5\ => \raddr112_in__5\,
      tmp_valid_reg => U_fifo_srl_n_13
    );
\data_p2[81]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => local_CHN_ARREADY,
      O => full_n_reg_1(0)
    );
dout_vld_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => Q(0),
      I2 => p_22_in,
      I3 => \^bus_wide_gen.offset_valid\,
      O => dout_vld_i_1_n_0
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => dout_vld_i_1_n_0,
      Q => \^bus_wide_gen.offset_valid\,
      R => SR(0)
    );
\empty_n_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(4),
      O => \empty_n1__6\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => U_fifo_srl_n_13,
      Q => empty_n_reg_n_0,
      R => SR(0)
    );
full_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4CCC"
    )
        port map (
      I0 => \full_n2__6\,
      I1 => \^full_n_reg_0\,
      I2 => local_CHN_ARREADY,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => \pop_dout__0\,
      O => full_n_i_1_n_0
    );
\full_n_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => num_data_cnt_reg(4),
      I1 => num_data_cnt_reg(1),
      I2 => num_data_cnt_reg(0),
      I3 => num_data_cnt_reg(3),
      I4 => num_data_cnt_reg(2),
      O => \full_n2__6\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_0,
      Q => \^full_n_reg_0\,
      S => SR(0)
    );
\mOutPtr[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__6_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_0,
      D => \mOutPtr[0]_i_1__6_n_0\,
      Q => mOutPtr_reg(0),
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_0,
      D => U_fifo_srl_n_5,
      Q => mOutPtr_reg(1),
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_0,
      D => U_fifo_srl_n_4,
      Q => mOutPtr_reg(2),
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_0,
      D => U_fifo_srl_n_3,
      Q => mOutPtr_reg(3),
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_0,
      D => U_fifo_srl_n_2,
      Q => mOutPtr_reg(4),
      R => SR(0)
    );
\num_data_cnt[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      O => \num_data_cnt[0]_i_1__6_n_0\
    );
\num_data_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      I1 => \num_data_cnt1__0\,
      I2 => num_data_cnt_reg(1),
      O => \num_data_cnt[1]_i_1_n_0\
    );
\num_data_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      I1 => \num_data_cnt1__0\,
      I2 => num_data_cnt_reg(2),
      I3 => num_data_cnt_reg(1),
      O => \num_data_cnt[2]_i_1_n_0\
    );
\num_data_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \num_data_cnt1__0\,
      I1 => num_data_cnt_reg(0),
      I2 => num_data_cnt_reg(1),
      I3 => num_data_cnt_reg(3),
      I4 => num_data_cnt_reg(2),
      O => \num_data_cnt[3]_i_1_n_0\
    );
\num_data_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80808080808080"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => local_CHN_ARREADY,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \^bus_wide_gen.offset_valid\,
      I4 => p_22_in,
      I5 => Q(0),
      O => \num_data_cnt[4]_i_1_n_0\
    );
\num_data_cnt[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => num_data_cnt_reg(1),
      I1 => num_data_cnt_reg(0),
      I2 => \num_data_cnt1__0\,
      I3 => num_data_cnt_reg(2),
      I4 => num_data_cnt_reg(4),
      I5 => num_data_cnt_reg(3),
      O => \num_data_cnt[4]_i_2_n_0\
    );
\num_data_cnt[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080808080808080"
    )
        port map (
      I0 => \mOutPtr_reg[0]_0\,
      I1 => local_CHN_ARREADY,
      I2 => \^full_n_reg_0\,
      I3 => Q(0),
      I4 => p_22_in,
      I5 => \^bus_wide_gen.offset_valid\,
      O => \num_data_cnt1__0\
    );
\num_data_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1_n_0\,
      D => \num_data_cnt[0]_i_1__6_n_0\,
      Q => num_data_cnt_reg(0),
      R => SR(0)
    );
\num_data_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1_n_0\,
      D => \num_data_cnt[1]_i_1_n_0\,
      Q => num_data_cnt_reg(1),
      R => SR(0)
    );
\num_data_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1_n_0\,
      D => \num_data_cnt[2]_i_1_n_0\,
      Q => num_data_cnt_reg(2),
      R => SR(0)
    );
\num_data_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1_n_0\,
      D => \num_data_cnt[3]_i_1_n_0\,
      Q => num_data_cnt_reg(3),
      R => SR(0)
    );
\num_data_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1_n_0\,
      D => \num_data_cnt[4]_i_2_n_0\,
      Q => num_data_cnt_reg(4),
      R => SR(0)
    );
\raddr[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => raddr_reg(0),
      O => \raddr[0]_i_1__4_n_0\
    );
\raddr[3]_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => raddr_reg(3),
      I1 => raddr_reg(2),
      I2 => raddr_reg(0),
      I3 => raddr_reg(1),
      O => \raddr112_in__5\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_1,
      D => \raddr[0]_i_1__4_n_0\,
      Q => raddr_reg(0),
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_1,
      D => U_fifo_srl_n_8,
      Q => raddr_reg(1),
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_1,
      D => U_fifo_srl_n_7,
      Q => raddr_reg(2),
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_1,
      D => U_fifo_srl_n_6,
      Q => raddr_reg(3),
      R => SR(0)
    );
tmp_valid_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C4"
    )
        port map (
      I0 => \mOutPtr_reg[0]_0\,
      I1 => local_CHN_ARREADY,
      I2 => \^full_n_reg_0\,
      O => \ready_for_rreq0__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized7\ is
  port (
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    local_AXI_RVALID : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    dout_vld_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \num_data_cnt_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \num_data_cnt_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ready_for_outstanding : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \num_data_cnt_reg[3]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mOutPtr_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \num_data_cnt_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_reg : in STD_LOGIC_VECTOR ( 32 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    local_AXI_RREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[8]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \num_data_cnt_reg[8]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized7\ : entity is "depthwise_conv_gmem_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized7\ is
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dout_vld_i_1__8_n_0\ : STD_LOGIC;
  signal \empty_n1__8\ : STD_LOGIC;
  signal \empty_n_i_1__8_n_0\ : STD_LOGIC;
  signal \empty_n_i_3__1_n_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \full_n2__8\ : STD_LOGIC;
  signal \full_n_i_1__12_n_0\ : STD_LOGIC;
  signal \full_n_i_3__1_n_0\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \^local_axi_rvalid\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \mOutPtr[8]_i_1_n_0\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 8 downto 7 );
  signal \num_data_cnt[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \num_data_cnt[8]_i_1_n_0\ : STD_LOGIC;
  signal num_data_cnt_reg : STD_LOGIC_VECTOR ( 8 downto 7 );
  signal \^num_data_cnt_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^num_data_cnt_reg[6]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pop : STD_LOGIC;
  signal \raddr[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \raddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[1]_i_2_n_0\ : STD_LOGIC;
  signal \raddr[2]_i_1__8_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_1__8_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_2__8_n_0\ : STD_LOGIC;
  signal \raddr[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \raddr[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \raddr[6]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[7]_i_2_n_0\ : STD_LOGIC;
  signal \raddr[7]_i_3_n_0\ : STD_LOGIC;
  signal \raddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[5]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[6]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[7]\ : STD_LOGIC;
  signal \waddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[1]_i_2_n_0\ : STD_LOGIC;
  signal \waddr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \waddr[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \waddr[3]_i_2_n_0\ : STD_LOGIC;
  signal \waddr[4]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \waddr[6]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[7]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[7]_i_2_n_0\ : STD_LOGIC;
  signal \waddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[5]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[6]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_p2[32]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \full_n_i_1__12\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \full_n_i_3__1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \num_data_cnt[0]_i_1__8\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \raddr[1]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \raddr[2]_i_1__8\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \raddr[3]_i_1__8\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \raddr[7]_i_3\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \waddr[1]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \waddr[2]_i_1__0\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \waddr[3]_i_1__0\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \waddr[7]_i_2\ : label is "soft_lutpair263";
begin
  DI(3 downto 0) <= \^di\(3 downto 0);
  E(0) <= \^e\(0);
  Q(3 downto 0) <= \^q\(3 downto 0);
  full_n_reg_0 <= \^full_n_reg_0\;
  local_AXI_RVALID <= \^local_axi_rvalid\;
  \num_data_cnt_reg[3]_0\(3 downto 0) <= \^num_data_cnt_reg[3]_0\(3 downto 0);
  \num_data_cnt_reg[6]_0\(3 downto 0) <= \^num_data_cnt_reg[6]_0\(3 downto 0);
U_fifo_mem: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_mem
     port map (
      D(32 downto 0) => D(32 downto 0),
      DIPADIP(0) => DIPADIP(0),
      Q(7) => \raddr_reg_n_0_[7]\,
      Q(6) => \raddr_reg_n_0_[6]\,
      Q(5) => \raddr_reg_n_0_[5]\,
      Q(4) => \raddr_reg_n_0_[4]\,
      Q(3) => \raddr_reg_n_0_[3]\,
      Q(2) => \raddr_reg_n_0_[2]\,
      Q(1) => \raddr_reg_n_0_[1]\,
      Q(0) => \raddr_reg_n_0_[0]\,
      SR(0) => SR(0),
      WEBWE(0) => \^e\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      local_AXI_RREADY => local_AXI_RREADY,
      mem_reg_0(7) => \waddr_reg_n_0_[7]\,
      mem_reg_0(6) => \waddr_reg_n_0_[6]\,
      mem_reg_0(5) => \waddr_reg_n_0_[5]\,
      mem_reg_0(4) => \waddr_reg_n_0_[4]\,
      mem_reg_0(3) => \waddr_reg_n_0_[3]\,
      mem_reg_0(2) => \waddr_reg_n_0_[2]\,
      mem_reg_0(1) => \waddr_reg_n_0_[1]\,
      mem_reg_0(0) => \waddr_reg_n_0_[0]\,
      mem_reg_1(32 downto 0) => mem_reg(32 downto 0),
      mem_reg_2 => \^full_n_reg_0\,
      mem_reg_3(0) => mem_reg_0(0),
      mem_reg_4 => empty_n_reg_n_0,
      ready_for_outstanding => ready_for_outstanding,
      ready_for_outstanding_reg => \^local_axi_rvalid\
    );
\data_p2[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^local_axi_rvalid\,
      I1 => local_AXI_RREADY,
      O => dout_vld_reg_0(0)
    );
\dout_vld_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => local_AXI_RREADY,
      I2 => \^local_axi_rvalid\,
      O => \dout_vld_i_1__8_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__8_n_0\,
      Q => \^local_axi_rvalid\,
      R => SR(0)
    );
\empty_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF750075007500"
    )
        port map (
      I0 => \empty_n1__8\,
      I1 => local_AXI_RREADY,
      I2 => \^local_axi_rvalid\,
      I3 => empty_n_reg_n_0,
      I4 => mem_reg_0(0),
      I5 => \^full_n_reg_0\,
      O => \empty_n_i_1__8_n_0\
    );
\empty_n_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \^q\(0),
      I1 => \empty_n_i_3__1_n_0\,
      I2 => mOutPtr_reg(8),
      I3 => mOutPtr_reg(7),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \empty_n1__8\
    );
\empty_n_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^di\(3),
      I1 => \^q\(1),
      I2 => \^di\(1),
      I3 => \^di\(2),
      O => \empty_n_i_3__1_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__8_n_0\,
      Q => empty_n_reg_n_0,
      R => SR(0)
    );
\full_n_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88F8F8F8"
    )
        port map (
      I0 => \^local_axi_rvalid\,
      I1 => local_AXI_RREADY,
      I2 => \^full_n_reg_0\,
      I3 => mem_reg_0(0),
      I4 => \full_n2__8\,
      O => \full_n_i_1__12_n_0\
    );
\full_n_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => num_data_cnt_reg(8),
      I1 => \full_n_i_3__1_n_0\,
      I2 => \^num_data_cnt_reg[6]_0\(3),
      I3 => num_data_cnt_reg(7),
      I4 => \^num_data_cnt_reg[6]_0\(1),
      I5 => \^num_data_cnt_reg[6]_0\(2),
      O => \full_n2__8\
    );
\full_n_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^num_data_cnt_reg[3]_0\(2),
      I1 => \^num_data_cnt_reg[3]_0\(3),
      I2 => \^num_data_cnt_reg[6]_0\(0),
      I3 => \^num_data_cnt_reg[3]_0\(1),
      O => \full_n_i_3__1_n_0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__12_n_0\,
      Q => \^full_n_reg_0\,
      S => SR(0)
    );
\mOutPtr[0]_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \mOutPtr[0]_i_1__8_n_0\
    );
\mOutPtr[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78788878"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => mem_reg_0(0),
      I2 => empty_n_reg_n_0,
      I3 => \^local_axi_rvalid\,
      I4 => local_AXI_RREADY,
      O => \mOutPtr[8]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_0\,
      D => \mOutPtr[0]_i_1__8_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_0\,
      D => \mOutPtr_reg[8]_0\(0),
      Q => \^di\(1),
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_0\,
      D => \mOutPtr_reg[8]_0\(1),
      Q => \^di\(2),
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_0\,
      D => \mOutPtr_reg[8]_0\(2),
      Q => \^di\(3),
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_0\,
      D => \mOutPtr_reg[8]_0\(3),
      Q => \^q\(1),
      R => SR(0)
    );
\mOutPtr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_0\,
      D => \mOutPtr_reg[8]_0\(4),
      Q => \^q\(2),
      R => SR(0)
    );
\mOutPtr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_0\,
      D => \mOutPtr_reg[8]_0\(5),
      Q => \^q\(3),
      R => SR(0)
    );
\mOutPtr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_0\,
      D => \mOutPtr_reg[8]_0\(6),
      Q => mOutPtr_reg(7),
      R => SR(0)
    );
\mOutPtr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_0\,
      D => \mOutPtr_reg[8]_0\(7),
      Q => mOutPtr_reg(8),
      R => SR(0)
    );
\num_data_cnt[0]_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^num_data_cnt_reg[6]_0\(0),
      O => \num_data_cnt[0]_i_1__8_n_0\
    );
\num_data_cnt[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => mem_reg_0(0),
      I2 => \^local_axi_rvalid\,
      I3 => local_AXI_RREADY,
      O => \num_data_cnt[8]_i_1_n_0\
    );
\num_data_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[8]_i_1_n_0\,
      D => \num_data_cnt[0]_i_1__8_n_0\,
      Q => \^num_data_cnt_reg[6]_0\(0),
      R => SR(0)
    );
\num_data_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[8]_i_1_n_0\,
      D => \num_data_cnt_reg[8]_0\(0),
      Q => \^num_data_cnt_reg[3]_0\(1),
      R => SR(0)
    );
\num_data_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[8]_i_1_n_0\,
      D => \num_data_cnt_reg[8]_0\(1),
      Q => \^num_data_cnt_reg[3]_0\(2),
      R => SR(0)
    );
\num_data_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[8]_i_1_n_0\,
      D => \num_data_cnt_reg[8]_0\(2),
      Q => \^num_data_cnt_reg[3]_0\(3),
      R => SR(0)
    );
\num_data_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[8]_i_1_n_0\,
      D => \num_data_cnt_reg[8]_0\(3),
      Q => \^num_data_cnt_reg[6]_0\(1),
      R => SR(0)
    );
\num_data_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[8]_i_1_n_0\,
      D => \num_data_cnt_reg[8]_0\(4),
      Q => \^num_data_cnt_reg[6]_0\(2),
      R => SR(0)
    );
\num_data_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[8]_i_1_n_0\,
      D => \num_data_cnt_reg[8]_0\(5),
      Q => \^num_data_cnt_reg[6]_0\(3),
      R => SR(0)
    );
\num_data_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[8]_i_1_n_0\,
      D => \num_data_cnt_reg[8]_0\(6),
      Q => num_data_cnt_reg(7),
      R => SR(0)
    );
\num_data_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[8]_i_1_n_0\,
      D => \num_data_cnt_reg[8]_0\(7),
      Q => num_data_cnt_reg(8),
      R => SR(0)
    );
\p_0_out__21_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => num_data_cnt_reg(7),
      I1 => num_data_cnt_reg(8),
      O => \num_data_cnt_reg[7]_0\(3)
    );
\p_0_out__21_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^num_data_cnt_reg[6]_0\(3),
      I1 => num_data_cnt_reg(7),
      O => \num_data_cnt_reg[7]_0\(2)
    );
\p_0_out__21_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^num_data_cnt_reg[6]_0\(2),
      I1 => \^num_data_cnt_reg[6]_0\(3),
      O => \num_data_cnt_reg[7]_0\(1)
    );
\p_0_out__21_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^num_data_cnt_reg[6]_0\(1),
      I1 => \^num_data_cnt_reg[6]_0\(2),
      O => \num_data_cnt_reg[7]_0\(0)
    );
\p_0_out__21_carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^num_data_cnt_reg[3]_0\(1),
      O => \^num_data_cnt_reg[3]_0\(0)
    );
\p_0_out__21_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^num_data_cnt_reg[3]_0\(3),
      I1 => \^num_data_cnt_reg[6]_0\(1),
      O => \num_data_cnt_reg[3]_1\(3)
    );
\p_0_out__21_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^num_data_cnt_reg[3]_0\(2),
      I1 => \^num_data_cnt_reg[3]_0\(3),
      O => \num_data_cnt_reg[3]_1\(2)
    );
\p_0_out__21_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^num_data_cnt_reg[3]_0\(1),
      I1 => \^num_data_cnt_reg[3]_0\(2),
      O => \num_data_cnt_reg[3]_1\(1)
    );
\p_0_out__21_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A555555"
    )
        port map (
      I0 => \^num_data_cnt_reg[3]_0\(1),
      I1 => \^local_axi_rvalid\,
      I2 => local_AXI_RREADY,
      I3 => \^full_n_reg_0\,
      I4 => mem_reg_0(0),
      O => \num_data_cnt_reg[3]_1\(0)
    );
\p_0_out_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mOutPtr_reg(7),
      I1 => mOutPtr_reg(8),
      O => \mOutPtr_reg[7]_0\(3)
    );
\p_0_out_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => mOutPtr_reg(7),
      O => \mOutPtr_reg[7]_0\(2)
    );
\p_0_out_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \mOutPtr_reg[7]_0\(1)
    );
\p_0_out_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \mOutPtr_reg[7]_0\(0)
    );
\p_0_out_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^di\(1),
      O => \^di\(0)
    );
\p_0_out_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(3),
      I1 => \^q\(1),
      O => S(3)
    );
\p_0_out_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(2),
      I1 => \^di\(3),
      O => S(2)
    );
\p_0_out_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^di\(2),
      O => S(1)
    );
\p_0_out_carry_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66A6555555555555"
    )
        port map (
      I0 => \^di\(1),
      I1 => empty_n_reg_n_0,
      I2 => \^local_axi_rvalid\,
      I3 => local_AXI_RREADY,
      I4 => \^full_n_reg_0\,
      I5 => mem_reg_0(0),
      O => S(0)
    );
\raddr[0]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2333333333333333"
    )
        port map (
      I0 => \raddr[7]_i_3_n_0\,
      I1 => \raddr_reg_n_0_[0]\,
      I2 => \raddr_reg_n_0_[5]\,
      I3 => \raddr_reg_n_0_[4]\,
      I4 => \raddr_reg_n_0_[7]\,
      I5 => \raddr_reg_n_0_[6]\,
      O => \raddr[0]_i_1__8_n_0\
    );
\raddr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFBF00"
    )
        port map (
      I0 => \raddr[1]_i_2_n_0\,
      I1 => \raddr_reg_n_0_[3]\,
      I2 => \raddr_reg_n_0_[2]\,
      I3 => \raddr_reg_n_0_[1]\,
      I4 => \raddr_reg_n_0_[0]\,
      O => \raddr[1]_i_1_n_0\
    );
\raddr[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \raddr_reg_n_0_[5]\,
      I1 => \raddr_reg_n_0_[4]\,
      I2 => \raddr_reg_n_0_[7]\,
      I3 => \raddr_reg_n_0_[6]\,
      O => \raddr[1]_i_2_n_0\
    );
\raddr[2]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC011C0"
    )
        port map (
      I0 => \raddr_reg_n_0_[3]\,
      I1 => \raddr_reg_n_0_[0]\,
      I2 => \raddr_reg_n_0_[1]\,
      I3 => \raddr_reg_n_0_[2]\,
      I4 => \raddr[3]_i_2__8_n_0\,
      O => \raddr[2]_i_1__8_n_0\
    );
\raddr[3]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF805580"
    )
        port map (
      I0 => \raddr_reg_n_0_[2]\,
      I1 => \raddr_reg_n_0_[1]\,
      I2 => \raddr_reg_n_0_[0]\,
      I3 => \raddr_reg_n_0_[3]\,
      I4 => \raddr[3]_i_2__8_n_0\,
      O => \raddr[3]_i_1__8_n_0\
    );
\raddr[3]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15555555FFFFFFFF"
    )
        port map (
      I0 => \raddr_reg_n_0_[0]\,
      I1 => \raddr_reg_n_0_[5]\,
      I2 => \raddr_reg_n_0_[4]\,
      I3 => \raddr_reg_n_0_[7]\,
      I4 => \raddr_reg_n_0_[6]\,
      I5 => \raddr_reg_n_0_[1]\,
      O => \raddr[3]_i_2__8_n_0\
    );
\raddr[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF7F00FF0000"
    )
        port map (
      I0 => \raddr_reg_n_0_[7]\,
      I1 => \raddr_reg_n_0_[6]\,
      I2 => \raddr_reg_n_0_[5]\,
      I3 => \raddr[7]_i_3_n_0\,
      I4 => \raddr_reg_n_0_[0]\,
      I5 => \raddr_reg_n_0_[4]\,
      O => \raddr[4]_i_1__0_n_0\
    );
\raddr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFFFFF55000000"
    )
        port map (
      I0 => \raddr[7]_i_3_n_0\,
      I1 => \raddr_reg_n_0_[7]\,
      I2 => \raddr_reg_n_0_[6]\,
      I3 => \raddr_reg_n_0_[0]\,
      I4 => \raddr_reg_n_0_[4]\,
      I5 => \raddr_reg_n_0_[5]\,
      O => \raddr[5]_i_1__0_n_0\
    );
\raddr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F01CF0F0F0F0F0F0"
    )
        port map (
      I0 => \raddr_reg_n_0_[7]\,
      I1 => \raddr_reg_n_0_[0]\,
      I2 => \raddr_reg_n_0_[6]\,
      I3 => \raddr[7]_i_3_n_0\,
      I4 => \raddr_reg_n_0_[5]\,
      I5 => \raddr_reg_n_0_[4]\,
      O => \raddr[6]_i_1_n_0\
    );
\raddr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => \^local_axi_rvalid\,
      I2 => local_AXI_RREADY,
      O => pop
    );
\raddr[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF7FF08000000"
    )
        port map (
      I0 => \raddr_reg_n_0_[4]\,
      I1 => \raddr_reg_n_0_[5]\,
      I2 => \raddr[7]_i_3_n_0\,
      I3 => \raddr_reg_n_0_[6]\,
      I4 => \raddr_reg_n_0_[0]\,
      I5 => \raddr_reg_n_0_[7]\,
      O => \raddr[7]_i_2_n_0\
    );
\raddr[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \raddr_reg_n_0_[3]\,
      I1 => \raddr_reg_n_0_[2]\,
      I2 => \raddr_reg_n_0_[1]\,
      O => \raddr[7]_i_3_n_0\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[0]_i_1__8_n_0\,
      Q => \raddr_reg_n_0_[0]\,
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[1]_i_1_n_0\,
      Q => \raddr_reg_n_0_[1]\,
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[2]_i_1__8_n_0\,
      Q => \raddr_reg_n_0_[2]\,
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[3]_i_1__8_n_0\,
      Q => \raddr_reg_n_0_[3]\,
      R => SR(0)
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[4]_i_1__0_n_0\,
      Q => \raddr_reg_n_0_[4]\,
      R => SR(0)
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[5]_i_1__0_n_0\,
      Q => \raddr_reg_n_0_[5]\,
      R => SR(0)
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[6]_i_1_n_0\,
      Q => \raddr_reg_n_0_[6]\,
      R => SR(0)
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[7]_i_2_n_0\,
      Q => \raddr_reg_n_0_[7]\,
      R => SR(0)
    );
\waddr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2333333333333333"
    )
        port map (
      I0 => \waddr[7]_i_2_n_0\,
      I1 => \waddr_reg_n_0_[0]\,
      I2 => \waddr_reg_n_0_[5]\,
      I3 => \waddr_reg_n_0_[4]\,
      I4 => \waddr_reg_n_0_[7]\,
      I5 => \waddr_reg_n_0_[6]\,
      O => \waddr[0]_i_1_n_0\
    );
\waddr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFBF00"
    )
        port map (
      I0 => \waddr[1]_i_2_n_0\,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \waddr_reg_n_0_[2]\,
      I3 => \waddr_reg_n_0_[1]\,
      I4 => \waddr_reg_n_0_[0]\,
      O => \waddr[1]_i_1_n_0\
    );
\waddr[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \waddr_reg_n_0_[7]\,
      I3 => \waddr_reg_n_0_[6]\,
      O => \waddr[1]_i_2_n_0\
    );
\waddr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC011C0"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[0]\,
      I2 => \waddr_reg_n_0_[1]\,
      I3 => \waddr_reg_n_0_[2]\,
      I4 => \waddr[3]_i_2_n_0\,
      O => \waddr[2]_i_1__0_n_0\
    );
\waddr[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF805580"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => \waddr_reg_n_0_[1]\,
      I2 => \waddr_reg_n_0_[0]\,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => \waddr[3]_i_2_n_0\,
      O => \waddr[3]_i_1__0_n_0\
    );
\waddr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15555555FFFFFFFF"
    )
        port map (
      I0 => \waddr_reg_n_0_[0]\,
      I1 => \waddr_reg_n_0_[5]\,
      I2 => \waddr_reg_n_0_[4]\,
      I3 => \waddr_reg_n_0_[7]\,
      I4 => \waddr_reg_n_0_[6]\,
      I5 => \waddr_reg_n_0_[1]\,
      O => \waddr[3]_i_2_n_0\
    );
\waddr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF7F00FF0000"
    )
        port map (
      I0 => \waddr_reg_n_0_[7]\,
      I1 => \waddr_reg_n_0_[6]\,
      I2 => \waddr_reg_n_0_[5]\,
      I3 => \waddr[7]_i_2_n_0\,
      I4 => \waddr_reg_n_0_[0]\,
      I5 => \waddr_reg_n_0_[4]\,
      O => \waddr[4]_i_1_n_0\
    );
\waddr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFFFFF55000000"
    )
        port map (
      I0 => \waddr[7]_i_2_n_0\,
      I1 => \waddr_reg_n_0_[7]\,
      I2 => \waddr_reg_n_0_[6]\,
      I3 => \waddr_reg_n_0_[0]\,
      I4 => \waddr_reg_n_0_[4]\,
      I5 => \waddr_reg_n_0_[5]\,
      O => \waddr[5]_i_1__0_n_0\
    );
\waddr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F01CF0F0F0F0F0F0"
    )
        port map (
      I0 => \waddr_reg_n_0_[7]\,
      I1 => \waddr_reg_n_0_[0]\,
      I2 => \waddr_reg_n_0_[6]\,
      I3 => \waddr[7]_i_2_n_0\,
      I4 => \waddr_reg_n_0_[5]\,
      I5 => \waddr_reg_n_0_[4]\,
      O => \waddr[6]_i_1_n_0\
    );
\waddr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF7FF08000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \waddr_reg_n_0_[5]\,
      I2 => \waddr[7]_i_2_n_0\,
      I3 => \waddr_reg_n_0_[6]\,
      I4 => \waddr_reg_n_0_[0]\,
      I5 => \waddr_reg_n_0_[7]\,
      O => \waddr[7]_i_1_n_0\
    );
\waddr[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[2]\,
      I2 => \waddr_reg_n_0_[1]\,
      O => \waddr[7]_i_2_n_0\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \waddr[0]_i_1_n_0\,
      Q => \waddr_reg_n_0_[0]\,
      R => SR(0)
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \waddr[1]_i_1_n_0\,
      Q => \waddr_reg_n_0_[1]\,
      R => SR(0)
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \waddr[2]_i_1__0_n_0\,
      Q => \waddr_reg_n_0_[2]\,
      R => SR(0)
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \waddr[3]_i_1__0_n_0\,
      Q => \waddr_reg_n_0_[3]\,
      R => SR(0)
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \waddr[4]_i_1_n_0\,
      Q => \waddr_reg_n_0_[4]\,
      R => SR(0)
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \waddr[5]_i_1__0_n_0\,
      Q => \waddr_reg_n_0_[5]\,
      R => SR(0)
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \waddr[6]_i_1_n_0\,
      Q => \waddr_reg_n_0_[6]\,
      R => SR(0)
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \waddr[7]_i_1_n_0\,
      Q => \waddr_reg_n_0_[7]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized8\ is
  port (
    full_n_reg_0 : out STD_LOGIC;
    burst_valid : out STD_LOGIC;
    \local_BURST_AWVALID__1\ : out STD_LOGIC;
    \dout_reg[63]\ : out STD_LOGIC_VECTOR ( 61 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    full_n_reg_1 : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    burst_handling : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 61 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized8\ : entity is "depthwise_conv_gmem_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized8\ is
  signal \^burst_valid\ : STD_LOGIC;
  signal \dout_vld_i_1__10_n_0\ : STD_LOGIC;
  signal \empty_n1__10\ : STD_LOGIC;
  signal \empty_n_i_1__10_n_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \full_n2__10\ : STD_LOGIC;
  signal \full_n_i_1__3_n_0\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__9_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__9_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__9_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2__6_n_0\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \num_data_cnt1__0\ : STD_LOGIC;
  signal \num_data_cnt[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \num_data_cnt[1]_i_1__9_n_0\ : STD_LOGIC;
  signal \num_data_cnt[2]_i_1__9_n_0\ : STD_LOGIC;
  signal \num_data_cnt[3]_i_1__9_n_0\ : STD_LOGIC;
  signal \num_data_cnt[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \num_data_cnt[4]_i_2__6_n_0\ : STD_LOGIC;
  signal num_data_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_17_in : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \raddr112_in__8\ : STD_LOGIC;
  signal \raddr[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \raddr[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \raddr[2]_i_1__7_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_1__7_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_2__7_n_0\ : STD_LOGIC;
  signal raddr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_vld_i_1__10\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \full_n_i_2__12\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__10\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__9\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \num_data_cnt[0]_i_1__10\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \num_data_cnt[2]_i_1__9\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \num_data_cnt[3]_i_1__9\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \raddr[0]_i_1__6\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \raddr[3]_i_3__6\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \state[0]_i_3\ : label is "soft_lutpair252";
begin
  burst_valid <= \^burst_valid\;
  full_n_reg_0 <= \^full_n_reg_0\;
U_fifo_srl: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized7\
     port map (
      Q(0) => Q(0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \dout_reg[2]_0\ => empty_n_reg_n_0,
      \dout_reg[2]_1\ => \^burst_valid\,
      \dout_reg[63]_0\(61 downto 0) => \dout_reg[63]\(61 downto 0),
      \dout_reg[63]_1\ => \^full_n_reg_0\,
      \dout_reg[63]_2\ => full_n_reg_1,
      \dout_reg[63]_3\(3 downto 0) => raddr_reg(3 downto 0),
      \in\(61 downto 0) => \in\(61 downto 0),
      p_6_in => p_6_in,
      pop => pop,
      push => push
    );
\dout_vld_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => Q(0),
      I2 => p_6_in,
      I3 => \^burst_valid\,
      O => \dout_vld_i_1__10_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__10_n_0\,
      Q => \^burst_valid\,
      R => SR(0)
    );
\empty_n_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7773000"
    )
        port map (
      I0 => \empty_n1__10\,
      I1 => pop,
      I2 => full_n_reg_1,
      I3 => \^full_n_reg_0\,
      I4 => empty_n_reg_n_0,
      O => \empty_n_i_1__10_n_0\
    );
\empty_n_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(4),
      O => \empty_n1__10\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__10_n_0\,
      Q => empty_n_reg_n_0,
      R => SR(0)
    );
\full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4C4C4C4C4C4C4C"
    )
        port map (
      I0 => \full_n2__10\,
      I1 => \^full_n_reg_0\,
      I2 => full_n_reg_1,
      I3 => \^burst_valid\,
      I4 => p_6_in,
      I5 => Q(0),
      O => \full_n_i_1__3_n_0\
    );
\full_n_i_2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => num_data_cnt_reg(4),
      I1 => num_data_cnt_reg(1),
      I2 => num_data_cnt_reg(0),
      I3 => num_data_cnt_reg(3),
      I4 => num_data_cnt_reg(2),
      O => \full_n2__10\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__3_n_0\,
      Q => \^full_n_reg_0\,
      S => SR(0)
    );
\mOutPtr[0]_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__10_n_0\
    );
\mOutPtr[1]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A5595"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => full_n_reg_1,
      I2 => \^full_n_reg_0\,
      I3 => pop,
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__9_n_0\
    );
\mOutPtr[2]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F0080AAEA5515"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => full_n_reg_1,
      I2 => \^full_n_reg_0\,
      I3 => pop,
      I4 => mOutPtr_reg(2),
      I5 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__9_n_0\
    );
\mOutPtr[3]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => pop,
      I1 => push,
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      I4 => mOutPtr_reg(3),
      I5 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_1__9_n_0\
    );
\mOutPtr[4]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => full_n_reg_1,
      I2 => pop,
      O => \mOutPtr[4]_i_1__6_n_0\
    );
\mOutPtr[4]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => p_17_in,
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(4),
      I5 => mOutPtr_reg(3),
      O => \mOutPtr[4]_i_2__6_n_0\
    );
\mOutPtr[4]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888000088888888"
    )
        port map (
      I0 => full_n_reg_1,
      I1 => \^full_n_reg_0\,
      I2 => p_6_in,
      I3 => Q(0),
      I4 => \^burst_valid\,
      I5 => empty_n_reg_n_0,
      O => p_17_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__6_n_0\,
      D => \mOutPtr[0]_i_1__10_n_0\,
      Q => mOutPtr_reg(0),
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__6_n_0\,
      D => \mOutPtr[1]_i_1__9_n_0\,
      Q => mOutPtr_reg(1),
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__6_n_0\,
      D => \mOutPtr[2]_i_1__9_n_0\,
      Q => mOutPtr_reg(2),
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__6_n_0\,
      D => \mOutPtr[3]_i_1__9_n_0\,
      Q => mOutPtr_reg(3),
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__6_n_0\,
      D => \mOutPtr[4]_i_2__6_n_0\,
      Q => mOutPtr_reg(4),
      R => SR(0)
    );
\num_data_cnt[0]_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      O => \num_data_cnt[0]_i_1__10_n_0\
    );
\num_data_cnt[1]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A666666659999999"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      I1 => push,
      I2 => Q(0),
      I3 => p_6_in,
      I4 => \^burst_valid\,
      I5 => num_data_cnt_reg(1),
      O => \num_data_cnt[1]_i_1__9_n_0\
    );
\num_data_cnt[2]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      I1 => \num_data_cnt1__0\,
      I2 => num_data_cnt_reg(2),
      I3 => num_data_cnt_reg(1),
      O => \num_data_cnt[2]_i_1__9_n_0\
    );
\num_data_cnt[3]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \num_data_cnt1__0\,
      I1 => num_data_cnt_reg(0),
      I2 => num_data_cnt_reg(1),
      I3 => num_data_cnt_reg(3),
      I4 => num_data_cnt_reg(2),
      O => \num_data_cnt[3]_i_1__9_n_0\
    );
\num_data_cnt[4]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888888"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => full_n_reg_1,
      I2 => \^burst_valid\,
      I3 => p_6_in,
      I4 => Q(0),
      O => \num_data_cnt[4]_i_1__6_n_0\
    );
\num_data_cnt[4]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => num_data_cnt_reg(1),
      I1 => num_data_cnt_reg(0),
      I2 => \num_data_cnt1__0\,
      I3 => num_data_cnt_reg(2),
      I4 => num_data_cnt_reg(4),
      I5 => num_data_cnt_reg(3),
      O => \num_data_cnt[4]_i_2__6_n_0\
    );
\num_data_cnt[4]_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08888888"
    )
        port map (
      I0 => full_n_reg_1,
      I1 => \^full_n_reg_0\,
      I2 => Q(0),
      I3 => p_6_in,
      I4 => \^burst_valid\,
      O => \num_data_cnt1__0\
    );
\num_data_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__6_n_0\,
      D => \num_data_cnt[0]_i_1__10_n_0\,
      Q => num_data_cnt_reg(0),
      R => SR(0)
    );
\num_data_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__6_n_0\,
      D => \num_data_cnt[1]_i_1__9_n_0\,
      Q => num_data_cnt_reg(1),
      R => SR(0)
    );
\num_data_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__6_n_0\,
      D => \num_data_cnt[2]_i_1__9_n_0\,
      Q => num_data_cnt_reg(2),
      R => SR(0)
    );
\num_data_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__6_n_0\,
      D => \num_data_cnt[3]_i_1__9_n_0\,
      Q => num_data_cnt_reg(3),
      R => SR(0)
    );
\num_data_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__6_n_0\,
      D => \num_data_cnt[4]_i_2__6_n_0\,
      Q => num_data_cnt_reg(4),
      R => SR(0)
    );
\raddr[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => raddr_reg(0),
      O => \raddr[0]_i_1__6_n_0\
    );
\raddr[1]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAA65555555"
    )
        port map (
      I0 => raddr_reg(0),
      I1 => pop,
      I2 => \^full_n_reg_0\,
      I3 => full_n_reg_1,
      I4 => empty_n_reg_n_0,
      I5 => raddr_reg(1),
      O => \raddr[1]_i_1__8_n_0\
    );
\raddr[2]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFF2000BAAA4555"
    )
        port map (
      I0 => raddr_reg(0),
      I1 => pop,
      I2 => push,
      I3 => empty_n_reg_n_0,
      I4 => raddr_reg(2),
      I5 => raddr_reg(1),
      O => \raddr[2]_i_1__7_n_0\
    );
\raddr[3]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AC0C0C0"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => \raddr112_in__8\,
      I2 => pop,
      I3 => full_n_reg_1,
      I4 => \^full_n_reg_0\,
      O => \raddr[3]_i_1__7_n_0\
    );
\raddr[3]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFF80007"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => p_17_in,
      I2 => raddr_reg(0),
      I3 => raddr_reg(1),
      I4 => raddr_reg(3),
      I5 => raddr_reg(2),
      O => \raddr[3]_i_2__7_n_0\
    );
\raddr[3]_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => raddr_reg(3),
      I1 => raddr_reg(2),
      I2 => raddr_reg(0),
      I3 => raddr_reg(1),
      O => \raddr112_in__8\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__7_n_0\,
      D => \raddr[0]_i_1__6_n_0\,
      Q => raddr_reg(0),
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__7_n_0\,
      D => \raddr[1]_i_1__8_n_0\,
      Q => raddr_reg(1),
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__7_n_0\,
      D => \raddr[2]_i_1__7_n_0\,
      Q => raddr_reg(2),
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__7_n_0\,
      D => \raddr[3]_i_2__7_n_0\,
      Q => raddr_reg(3),
      R => SR(0)
    );
\state[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^burst_valid\,
      I1 => burst_handling,
      I2 => Q(0),
      O => \local_BURST_AWVALID__1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_5ns_4ns_5ns_7_4_1 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_block_pp0_stage0_subdone_grp0_done_reg : in STD_LOGIC;
    a_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[6]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \m_reg_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_1_reg_606_pp0_iter4_reg : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_5ns_4ns_5ns_7_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_5ns_4ns_5ns_7_4_1 is
begin
depthwise_conv_mac_muladd_5ns_4ns_5ns_7_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_5ns_4ns_5ns_7_4_1_DSP48_0
     port map (
      CO(0) => CO(0),
      DI(0) => DI(0),
      O(0) => O(0),
      Q(6 downto 0) => Q(6 downto 0),
      S(0) => S(0),
      a_reg(4 downto 0) => a_reg(4 downto 0),
      ap_block_pp0_stage0_subdone_grp0_done_reg => ap_block_pp0_stage0_subdone_grp0_done_reg,
      ap_clk => ap_clk,
      \m_reg_reg[6]_0\(1 downto 0) => \m_reg_reg[6]\(1 downto 0),
      \m_reg_reg[6]_1\(0) => \m_reg_reg[6]_0\(0),
      tmp_1_reg_606_pp0_iter4_reg(4 downto 0) => tmp_1_reg_606_pp0_iter4_reg(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16ns_16_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg_i_9__0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_reg_reg_i_9__0_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_reg_reg_i_9__0_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_reg_reg_i_9__0_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_reg_reg_i_9__0_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_reg_reg_i_9__0_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_reg_reg_i_9__0_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_reg_reg_i_9__0_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_reg_reg_i_10__0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_reg_reg_i_10__0_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_reg_reg_i_10__0_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_reg_reg_i_10__0_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_reg_reg_i_10__0_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_reg_reg_i_10__0_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_reg_reg_i_10__0_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_reg_reg_i_10__0_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16ns_16_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16ns_16_4_1 is
begin
depthwise_conv_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0
     port map (
      P(15 downto 0) => P(15 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      p_reg_reg_0(3 downto 0) => p_reg_reg(3 downto 0),
      \p_reg_reg_i_10__0_0\(7 downto 0) => \p_reg_reg_i_10__0\(7 downto 0),
      \p_reg_reg_i_10__0_1\(7 downto 0) => \p_reg_reg_i_10__0_0\(7 downto 0),
      \p_reg_reg_i_10__0_2\(7 downto 0) => \p_reg_reg_i_10__0_1\(7 downto 0),
      \p_reg_reg_i_10__0_3\(7 downto 0) => \p_reg_reg_i_10__0_2\(7 downto 0),
      \p_reg_reg_i_10__0_4\(7 downto 0) => \p_reg_reg_i_10__0_3\(7 downto 0),
      \p_reg_reg_i_10__0_5\(7 downto 0) => \p_reg_reg_i_10__0_4\(7 downto 0),
      \p_reg_reg_i_10__0_6\(7 downto 0) => \p_reg_reg_i_10__0_5\(7 downto 0),
      \p_reg_reg_i_10__0_7\(7 downto 0) => \p_reg_reg_i_10__0_6\(7 downto 0),
      \p_reg_reg_i_9__0_0\(7 downto 0) => \p_reg_reg_i_9__0\(7 downto 0),
      \p_reg_reg_i_9__0_1\(7 downto 0) => \p_reg_reg_i_9__0_0\(7 downto 0),
      \p_reg_reg_i_9__0_2\(7 downto 0) => \p_reg_reg_i_9__0_1\(7 downto 0),
      \p_reg_reg_i_9__0_3\(7 downto 0) => \p_reg_reg_i_9__0_2\(7 downto 0),
      \p_reg_reg_i_9__0_4\(7 downto 0) => \p_reg_reg_i_9__0_3\(7 downto 0),
      \p_reg_reg_i_9__0_5\(7 downto 0) => \p_reg_reg_i_9__0_4\(7 downto 0),
      \p_reg_reg_i_9__0_6\(7 downto 0) => \p_reg_reg_i_9__0_5\(7 downto 0),
      \p_reg_reg_i_9__0_7\(7 downto 0) => \p_reg_reg_i_9__0_6\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16s_16_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_35_reg_5047_pp0_iter14_reg_reg[6]__0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_6_reg_5122_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_6_reg_5122_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_reg_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    tmp_35_reg_5047_pp0_iter14_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    C : in STD_LOGIC_VECTOR ( 14 downto 0 );
    m_reg_reg : in STD_LOGIC;
    m_reg_reg_0 : in STD_LOGIC;
    m_reg_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_reg_reg_2 : in STD_LOGIC;
    m_reg_reg_3 : in STD_LOGIC;
    m_reg_reg_4 : in STD_LOGIC;
    m_reg_reg_5 : in STD_LOGIC;
    m_reg_reg_6 : in STD_LOGIC;
    m_reg_reg_7 : in STD_LOGIC;
    m_reg_reg_8 : in STD_LOGIC;
    m_reg_reg_9 : in STD_LOGIC;
    m_reg_reg_10 : in STD_LOGIC;
    m_reg_reg_11 : in STD_LOGIC;
    m_reg_reg_12 : in STD_LOGIC;
    m_reg_reg_13 : in STD_LOGIC;
    m_reg_reg_14 : in STD_LOGIC;
    m_reg_reg_15 : in STD_LOGIC;
    m_reg_reg_16 : in STD_LOGIC;
    m_reg_reg_17 : in STD_LOGIC;
    m_reg_reg_18 : in STD_LOGIC;
    m_reg_reg_19 : in STD_LOGIC;
    m_reg_reg_20 : in STD_LOGIC;
    m_reg_reg_21 : in STD_LOGIC;
    m_reg_reg_22 : in STD_LOGIC;
    m_reg_reg_23 : in STD_LOGIC;
    m_reg_reg_24 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_reg_reg_i_17 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_i_17_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_i_17_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_i_17_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_i_17_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_i_17_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_i_17_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_i_17_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_i_18 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_i_18_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_i_18_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_i_18_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_i_18_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_i_18_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_i_18_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_i_18_6 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16s_16_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16s_16_4_1 is
begin
depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_43
     port map (
      C(14 downto 0) => C(14 downto 0),
      DI(1 downto 0) => DI(1 downto 0),
      P(0) => P(0),
      Q(4 downto 0) => Q(4 downto 0),
      S(0) => S(0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      m_reg_reg_0 => m_reg_reg,
      m_reg_reg_1 => m_reg_reg_0,
      m_reg_reg_10 => m_reg_reg_9,
      m_reg_reg_11 => m_reg_reg_10,
      m_reg_reg_12 => m_reg_reg_11,
      m_reg_reg_13 => m_reg_reg_12,
      m_reg_reg_14 => m_reg_reg_13,
      m_reg_reg_15 => m_reg_reg_14,
      m_reg_reg_16 => m_reg_reg_15,
      m_reg_reg_17 => m_reg_reg_16,
      m_reg_reg_18 => m_reg_reg_17,
      m_reg_reg_19 => m_reg_reg_18,
      m_reg_reg_2(1 downto 0) => m_reg_reg_1(1 downto 0),
      m_reg_reg_20 => m_reg_reg_19,
      m_reg_reg_21 => m_reg_reg_20,
      m_reg_reg_22 => m_reg_reg_21,
      m_reg_reg_23 => m_reg_reg_22,
      m_reg_reg_24 => m_reg_reg_23,
      m_reg_reg_25(3 downto 0) => m_reg_reg_24(3 downto 0),
      m_reg_reg_3 => m_reg_reg_2,
      m_reg_reg_4 => m_reg_reg_3,
      m_reg_reg_5 => m_reg_reg_4,
      m_reg_reg_6 => m_reg_reg_5,
      m_reg_reg_7 => m_reg_reg_6,
      m_reg_reg_8 => m_reg_reg_7,
      m_reg_reg_9 => m_reg_reg_8,
      m_reg_reg_i_17_0(7 downto 0) => m_reg_reg_i_17(7 downto 0),
      m_reg_reg_i_17_1(7 downto 0) => m_reg_reg_i_17_0(7 downto 0),
      m_reg_reg_i_17_2(7 downto 0) => m_reg_reg_i_17_1(7 downto 0),
      m_reg_reg_i_17_3(7 downto 0) => m_reg_reg_i_17_2(7 downto 0),
      m_reg_reg_i_17_4(7 downto 0) => m_reg_reg_i_17_3(7 downto 0),
      m_reg_reg_i_17_5(7 downto 0) => m_reg_reg_i_17_4(7 downto 0),
      m_reg_reg_i_17_6(7 downto 0) => m_reg_reg_i_17_5(7 downto 0),
      m_reg_reg_i_17_7(7 downto 0) => m_reg_reg_i_17_6(7 downto 0),
      m_reg_reg_i_18_0(7 downto 0) => m_reg_reg_i_18(7 downto 0),
      m_reg_reg_i_18_1(7 downto 0) => m_reg_reg_i_18_0(7 downto 0),
      m_reg_reg_i_18_2(7 downto 0) => m_reg_reg_i_18_1(7 downto 0),
      m_reg_reg_i_18_3(7 downto 0) => m_reg_reg_i_18_2(7 downto 0),
      m_reg_reg_i_18_4(7 downto 0) => m_reg_reg_i_18_3(7 downto 0),
      m_reg_reg_i_18_5(7 downto 0) => m_reg_reg_i_18_4(7 downto 0),
      m_reg_reg_i_18_6(7 downto 0) => m_reg_reg_i_18_5(7 downto 0),
      m_reg_reg_i_18_7(7 downto 0) => m_reg_reg_i_18_6(7 downto 0),
      \p_reg_reg[15]_0\(15 downto 0) => \p_reg_reg[15]\(15 downto 0),
      tmp_35_reg_5047_pp0_iter14_reg(2 downto 0) => tmp_35_reg_5047_pp0_iter14_reg(2 downto 0),
      \tmp_35_reg_5047_pp0_iter14_reg_reg[6]__0\(1 downto 0) => \tmp_35_reg_5047_pp0_iter14_reg_reg[6]__0\(1 downto 0),
      \tmp_6_reg_5122_reg[6]\(0) => \tmp_6_reg_5122_reg[6]\(0),
      \tmp_6_reg_5122_reg[7]\(0) => \tmp_6_reg_5122_reg[7]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_27 is
  port (
    P : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_31_reg_5042_pp0_iter14_reg_reg[6]__0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_5_reg_5117_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_5_reg_5117_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_reg_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    tmp_31_reg_5042_pp0_iter14_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    O : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_reg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_reg_reg : in STD_LOGIC;
    m_reg_reg_0 : in STD_LOGIC;
    m_reg_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_reg_reg_2 : in STD_LOGIC;
    m_reg_reg_3 : in STD_LOGIC;
    m_reg_reg_4 : in STD_LOGIC;
    m_reg_reg_5 : in STD_LOGIC;
    m_reg_reg_6 : in STD_LOGIC;
    m_reg_reg_7 : in STD_LOGIC;
    m_reg_reg_8 : in STD_LOGIC;
    m_reg_reg_9 : in STD_LOGIC;
    m_reg_reg_10 : in STD_LOGIC;
    m_reg_reg_11 : in STD_LOGIC;
    m_reg_reg_12 : in STD_LOGIC;
    m_reg_reg_13 : in STD_LOGIC;
    m_reg_reg_14 : in STD_LOGIC;
    m_reg_reg_15 : in STD_LOGIC;
    m_reg_reg_16 : in STD_LOGIC;
    m_reg_reg_17 : in STD_LOGIC;
    m_reg_reg_18 : in STD_LOGIC;
    m_reg_reg_19 : in STD_LOGIC;
    m_reg_reg_20 : in STD_LOGIC;
    m_reg_reg_21 : in STD_LOGIC;
    m_reg_reg_22 : in STD_LOGIC;
    m_reg_reg_23 : in STD_LOGIC;
    m_reg_reg_24 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_reg_reg_i_17__0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__0_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__0_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__0_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__0_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__0_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__0_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__0_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__0_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__0_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__0_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__0_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__0_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__0_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__0_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_27 : entity is "depthwise_conv_mac_muladd_8s_8s_16s_16_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_27 is
begin
depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_42
     port map (
      DI(1 downto 0) => DI(1 downto 0),
      O(2 downto 0) => O(2 downto 0),
      P(0) => P(0),
      Q(4 downto 0) => Q(4 downto 0),
      S(0) => S(0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      m_reg_reg_0 => m_reg_reg,
      m_reg_reg_1 => m_reg_reg_0,
      m_reg_reg_10 => m_reg_reg_9,
      m_reg_reg_11 => m_reg_reg_10,
      m_reg_reg_12 => m_reg_reg_11,
      m_reg_reg_13 => m_reg_reg_12,
      m_reg_reg_14 => m_reg_reg_13,
      m_reg_reg_15 => m_reg_reg_14,
      m_reg_reg_16 => m_reg_reg_15,
      m_reg_reg_17 => m_reg_reg_16,
      m_reg_reg_18 => m_reg_reg_17,
      m_reg_reg_19 => m_reg_reg_18,
      m_reg_reg_2(1 downto 0) => m_reg_reg_1(1 downto 0),
      m_reg_reg_20 => m_reg_reg_19,
      m_reg_reg_21 => m_reg_reg_20,
      m_reg_reg_22 => m_reg_reg_21,
      m_reg_reg_23 => m_reg_reg_22,
      m_reg_reg_24 => m_reg_reg_23,
      m_reg_reg_25(3 downto 0) => m_reg_reg_24(3 downto 0),
      m_reg_reg_3 => m_reg_reg_2,
      m_reg_reg_4 => m_reg_reg_3,
      m_reg_reg_5 => m_reg_reg_4,
      m_reg_reg_6 => m_reg_reg_5,
      m_reg_reg_7 => m_reg_reg_6,
      m_reg_reg_8 => m_reg_reg_7,
      m_reg_reg_9 => m_reg_reg_8,
      \m_reg_reg_i_17__0_0\(7 downto 0) => \m_reg_reg_i_17__0\(7 downto 0),
      \m_reg_reg_i_17__0_1\(7 downto 0) => \m_reg_reg_i_17__0_0\(7 downto 0),
      \m_reg_reg_i_17__0_2\(7 downto 0) => \m_reg_reg_i_17__0_1\(7 downto 0),
      \m_reg_reg_i_17__0_3\(7 downto 0) => \m_reg_reg_i_17__0_2\(7 downto 0),
      \m_reg_reg_i_17__0_4\(7 downto 0) => \m_reg_reg_i_17__0_3\(7 downto 0),
      \m_reg_reg_i_17__0_5\(7 downto 0) => \m_reg_reg_i_17__0_4\(7 downto 0),
      \m_reg_reg_i_17__0_6\(7 downto 0) => \m_reg_reg_i_17__0_5\(7 downto 0),
      \m_reg_reg_i_17__0_7\(7 downto 0) => \m_reg_reg_i_17__0_6\(7 downto 0),
      \m_reg_reg_i_18__0_0\(7 downto 0) => \m_reg_reg_i_18__0\(7 downto 0),
      \m_reg_reg_i_18__0_1\(7 downto 0) => \m_reg_reg_i_18__0_0\(7 downto 0),
      \m_reg_reg_i_18__0_2\(7 downto 0) => \m_reg_reg_i_18__0_1\(7 downto 0),
      \m_reg_reg_i_18__0_3\(7 downto 0) => \m_reg_reg_i_18__0_2\(7 downto 0),
      \m_reg_reg_i_18__0_4\(7 downto 0) => \m_reg_reg_i_18__0_3\(7 downto 0),
      \m_reg_reg_i_18__0_5\(7 downto 0) => \m_reg_reg_i_18__0_4\(7 downto 0),
      \m_reg_reg_i_18__0_6\(7 downto 0) => \m_reg_reg_i_18__0_5\(7 downto 0),
      \m_reg_reg_i_18__0_7\(7 downto 0) => \m_reg_reg_i_18__0_6\(7 downto 0),
      \p_reg_reg[11]_0\(3 downto 0) => \p_reg_reg[11]\(3 downto 0),
      \p_reg_reg[15]_0\(15 downto 0) => \p_reg_reg[15]\(15 downto 0),
      \p_reg_reg[15]_1\(3 downto 0) => \p_reg_reg[15]_0\(3 downto 0),
      \p_reg_reg[7]_0\(3 downto 0) => \p_reg_reg[7]\(3 downto 0),
      tmp_31_reg_5042_pp0_iter14_reg(2 downto 0) => tmp_31_reg_5042_pp0_iter14_reg(2 downto 0),
      \tmp_31_reg_5042_pp0_iter14_reg_reg[6]__0\(1 downto 0) => \tmp_31_reg_5042_pp0_iter14_reg_reg[6]__0\(1 downto 0),
      \tmp_5_reg_5117_reg[6]\(0) => \tmp_5_reg_5117_reg[6]\(0),
      \tmp_5_reg_5117_reg[7]\(0) => \tmp_5_reg_5117_reg[7]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_28 is
  port (
    P : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_11_reg_5017_pp0_iter14_reg_reg[6]__0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_reg_5102_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_reg_5102_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg : out STD_LOGIC;
    ram_reg_0 : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ram_reg_8 : out STD_LOGIC;
    ram_reg_9 : out STD_LOGIC;
    ram_reg_10 : out STD_LOGIC;
    ram_reg_11 : out STD_LOGIC;
    ram_reg_12 : out STD_LOGIC;
    ram_reg_13 : out STD_LOGIC;
    ram_reg_14 : out STD_LOGIC;
    ram_reg_15 : out STD_LOGIC;
    ram_reg_16 : out STD_LOGIC;
    ram_reg_17 : out STD_LOGIC;
    ram_reg_18 : out STD_LOGIC;
    ram_reg_19 : out STD_LOGIC;
    ram_reg_20 : out STD_LOGIC;
    ram_reg_21 : out STD_LOGIC;
    ram_reg_22 : out STD_LOGIC;
    \p_reg_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    tmp_11_reg_5017_pp0_iter14_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    O : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_reg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_reg_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_reg_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_reg_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_8 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_reg_reg_i_17__1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__1_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__1_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__1_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__1_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__1_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__1_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__1_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__1_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__1_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__1_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__1_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__1_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__1_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__1_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_28 : entity is "depthwise_conv_mac_muladd_8s_8s_16s_16_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_28 is
begin
depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_41
     port map (
      DI(1 downto 0) => DI(1 downto 0),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      O(2 downto 0) => O(2 downto 0),
      P(0) => P(0),
      Q(4 downto 0) => Q(4 downto 0),
      S(0) => S(0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      m_reg_reg_0(1 downto 0) => m_reg_reg(1 downto 0),
      m_reg_reg_1(7 downto 0) => m_reg_reg_0(7 downto 0),
      m_reg_reg_10(3 downto 0) => m_reg_reg_9(3 downto 0),
      m_reg_reg_2(1 downto 0) => m_reg_reg_1(1 downto 0),
      m_reg_reg_3(7 downto 0) => m_reg_reg_2(7 downto 0),
      m_reg_reg_4(7 downto 0) => m_reg_reg_3(7 downto 0),
      m_reg_reg_5(7 downto 0) => m_reg_reg_4(7 downto 0),
      m_reg_reg_6(7 downto 0) => m_reg_reg_5(7 downto 0),
      m_reg_reg_7(7 downto 0) => m_reg_reg_6(7 downto 0),
      m_reg_reg_8(7 downto 0) => m_reg_reg_7(7 downto 0),
      m_reg_reg_9(7 downto 0) => m_reg_reg_8(7 downto 0),
      \m_reg_reg_i_17__1_0\(7 downto 0) => \m_reg_reg_i_17__1\(7 downto 0),
      \m_reg_reg_i_17__1_1\(7 downto 0) => \m_reg_reg_i_17__1_0\(7 downto 0),
      \m_reg_reg_i_17__1_2\(7 downto 0) => \m_reg_reg_i_17__1_1\(7 downto 0),
      \m_reg_reg_i_17__1_3\(7 downto 0) => \m_reg_reg_i_17__1_2\(7 downto 0),
      \m_reg_reg_i_17__1_4\(7 downto 0) => \m_reg_reg_i_17__1_3\(7 downto 0),
      \m_reg_reg_i_17__1_5\(7 downto 0) => \m_reg_reg_i_17__1_4\(7 downto 0),
      \m_reg_reg_i_17__1_6\(7 downto 0) => \m_reg_reg_i_17__1_5\(7 downto 0),
      \m_reg_reg_i_17__1_7\(7 downto 0) => \m_reg_reg_i_17__1_6\(7 downto 0),
      \m_reg_reg_i_18__1_0\(7 downto 0) => \m_reg_reg_i_18__1\(7 downto 0),
      \m_reg_reg_i_18__1_1\(7 downto 0) => \m_reg_reg_i_18__1_0\(7 downto 0),
      \m_reg_reg_i_18__1_2\(7 downto 0) => \m_reg_reg_i_18__1_1\(7 downto 0),
      \m_reg_reg_i_18__1_3\(7 downto 0) => \m_reg_reg_i_18__1_2\(7 downto 0),
      \m_reg_reg_i_18__1_4\(7 downto 0) => \m_reg_reg_i_18__1_3\(7 downto 0),
      \m_reg_reg_i_18__1_5\(7 downto 0) => \m_reg_reg_i_18__1_4\(7 downto 0),
      \m_reg_reg_i_18__1_6\(7 downto 0) => \m_reg_reg_i_18__1_5\(7 downto 0),
      \m_reg_reg_i_18__1_7\(7 downto 0) => \m_reg_reg_i_18__1_6\(7 downto 0),
      \p_reg_reg[11]_0\(3 downto 0) => \p_reg_reg[11]\(3 downto 0),
      \p_reg_reg[15]_0\(15 downto 0) => \p_reg_reg[15]\(15 downto 0),
      \p_reg_reg[15]_1\(3 downto 0) => \p_reg_reg[15]_0\(3 downto 0),
      \p_reg_reg[7]_0\(3 downto 0) => \p_reg_reg[7]\(3 downto 0),
      ram_reg => ram_reg,
      ram_reg_0 => ram_reg_0,
      ram_reg_1 => ram_reg_1,
      ram_reg_10 => ram_reg_10,
      ram_reg_11 => ram_reg_11,
      ram_reg_12 => ram_reg_12,
      ram_reg_13 => ram_reg_13,
      ram_reg_14 => ram_reg_14,
      ram_reg_15 => ram_reg_15,
      ram_reg_16 => ram_reg_16,
      ram_reg_17 => ram_reg_17,
      ram_reg_18 => ram_reg_18,
      ram_reg_19 => ram_reg_19,
      ram_reg_2 => ram_reg_2,
      ram_reg_20 => ram_reg_20,
      ram_reg_21 => ram_reg_21,
      ram_reg_22 => ram_reg_22,
      ram_reg_3 => ram_reg_3,
      ram_reg_4 => ram_reg_4,
      ram_reg_5 => ram_reg_5,
      ram_reg_6 => ram_reg_6,
      ram_reg_7 => ram_reg_7,
      ram_reg_8 => ram_reg_8,
      ram_reg_9 => ram_reg_9,
      tmp_11_reg_5017_pp0_iter14_reg(2 downto 0) => tmp_11_reg_5017_pp0_iter14_reg(2 downto 0),
      \tmp_11_reg_5017_pp0_iter14_reg_reg[6]__0\(1 downto 0) => \tmp_11_reg_5017_pp0_iter14_reg_reg[6]__0\(1 downto 0),
      \tmp_reg_5102_reg[6]\(0) => \tmp_reg_5102_reg[6]\(0),
      \tmp_reg_5102_reg[7]\(0) => \tmp_reg_5102_reg[7]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_29 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    din1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    din0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    din2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_reg_reg_i_9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_i_9_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_i_9_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_i_9_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_i_9_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_i_9_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_i_9_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_i_9_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_i_10 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_i_10_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_i_10_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_i_10_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_i_10_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_i_10_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_i_10_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_i_10_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_reg_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_8 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_reg_reg_i_17__2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__2_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__2_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__2_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__2_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__2_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__2_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__2_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__2_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__2_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__2_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__2_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__2_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_29 : entity is "depthwise_conv_mac_muladd_8s_8s_16s_16_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_29 is
begin
depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_DSP48_0
     port map (
      DOADO(7 downto 0) => DOADO(7 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      din0(7 downto 0) => din0(7 downto 0),
      din1(7 downto 0) => din1(7 downto 0),
      din2(7 downto 0) => din2(7 downto 0),
      m_reg_reg_0(1 downto 0) => m_reg_reg(1 downto 0),
      m_reg_reg_1(7 downto 0) => m_reg_reg_0(7 downto 0),
      m_reg_reg_10(3 downto 0) => m_reg_reg_9(3 downto 0),
      m_reg_reg_2(7 downto 0) => m_reg_reg_1(7 downto 0),
      m_reg_reg_3(1 downto 0) => m_reg_reg_2(1 downto 0),
      m_reg_reg_4(7 downto 0) => m_reg_reg_3(7 downto 0),
      m_reg_reg_5(7 downto 0) => m_reg_reg_4(7 downto 0),
      m_reg_reg_6(7 downto 0) => m_reg_reg_5(7 downto 0),
      m_reg_reg_7(7 downto 0) => m_reg_reg_6(7 downto 0),
      m_reg_reg_8(7 downto 0) => m_reg_reg_7(7 downto 0),
      m_reg_reg_9(7 downto 0) => m_reg_reg_8(7 downto 0),
      \m_reg_reg_i_17__2_0\(7 downto 0) => \m_reg_reg_i_17__2\(7 downto 0),
      \m_reg_reg_i_17__2_1\(7 downto 0) => \m_reg_reg_i_17__2_0\(7 downto 0),
      \m_reg_reg_i_17__2_2\(7 downto 0) => \m_reg_reg_i_17__2_1\(7 downto 0),
      \m_reg_reg_i_17__2_3\(7 downto 0) => \m_reg_reg_i_17__2_2\(7 downto 0),
      \m_reg_reg_i_17__2_4\(7 downto 0) => \m_reg_reg_i_17__2_3\(7 downto 0),
      \m_reg_reg_i_17__2_5\(7 downto 0) => \m_reg_reg_i_17__2_4\(7 downto 0),
      \m_reg_reg_i_17__2_6\(7 downto 0) => \m_reg_reg_i_17__2_5\(7 downto 0),
      \m_reg_reg_i_17__2_7\(7 downto 0) => \m_reg_reg_i_17__2_6\(7 downto 0),
      \m_reg_reg_i_18__2_0\(7 downto 0) => \m_reg_reg_i_18__2\(7 downto 0),
      \m_reg_reg_i_18__2_1\(7 downto 0) => \m_reg_reg_i_18__2_0\(7 downto 0),
      \m_reg_reg_i_18__2_2\(7 downto 0) => \m_reg_reg_i_18__2_1\(7 downto 0),
      \m_reg_reg_i_18__2_3\(7 downto 0) => \m_reg_reg_i_18__2_2\(7 downto 0),
      \m_reg_reg_i_18__2_4\(7 downto 0) => \m_reg_reg_i_18__2_3\(7 downto 0),
      \m_reg_reg_i_18__2_5\(7 downto 0) => \m_reg_reg_i_18__2_4\(7 downto 0),
      \m_reg_reg_i_18__2_6\(7 downto 0) => \m_reg_reg_i_18__2_5\(7 downto 0),
      \m_reg_reg_i_18__2_7\(7 downto 0) => \m_reg_reg_i_18__2_6\(7 downto 0),
      p_reg_reg_0(3 downto 0) => p_reg_reg(3 downto 0),
      p_reg_reg_i_10_0(7 downto 0) => p_reg_reg_i_10(7 downto 0),
      p_reg_reg_i_10_1(7 downto 0) => p_reg_reg_i_10_0(7 downto 0),
      p_reg_reg_i_10_2(7 downto 0) => p_reg_reg_i_10_1(7 downto 0),
      p_reg_reg_i_10_3(7 downto 0) => p_reg_reg_i_10_2(7 downto 0),
      p_reg_reg_i_10_4(7 downto 0) => p_reg_reg_i_10_3(7 downto 0),
      p_reg_reg_i_10_5(7 downto 0) => p_reg_reg_i_10_4(7 downto 0),
      p_reg_reg_i_10_6(7 downto 0) => p_reg_reg_i_10_5(7 downto 0),
      p_reg_reg_i_10_7(7 downto 0) => p_reg_reg_i_10_6(7 downto 0),
      p_reg_reg_i_9_0(7 downto 0) => p_reg_reg_i_9(7 downto 0),
      p_reg_reg_i_9_1(7 downto 0) => p_reg_reg_i_9_0(7 downto 0),
      p_reg_reg_i_9_2(7 downto 0) => p_reg_reg_i_9_1(7 downto 0),
      p_reg_reg_i_9_3(7 downto 0) => p_reg_reg_i_9_2(7 downto 0),
      p_reg_reg_i_9_4(7 downto 0) => p_reg_reg_i_9_3(7 downto 0),
      p_reg_reg_i_9_5(7 downto 0) => p_reg_reg_i_9_4(7 downto 0),
      p_reg_reg_i_9_6(7 downto 0) => p_reg_reg_i_9_5(7 downto 0),
      p_reg_reg_i_9_7(7 downto 0) => p_reg_reg_i_9_6(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_urem_5ns_3ns_2_9_1 is
  port (
    ap_clk_0 : out STD_LOGIC;
    ap_clk_1 : out STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    select_ln54_reg_4505_pp0_iter4_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    select_ln54_reg_4505_pp0_iter5_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    select_ln54_reg_4505_pp0_iter6_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_urem_5ns_3ns_2_9_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_urem_5ns_3ns_2_9_1 is
  signal depthwise_conv_urem_5ns_3ns_2_9_1_divider_u_n_0 : STD_LOGIC;
  signal depthwise_conv_urem_5ns_3ns_2_9_1_divider_u_n_1 : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \remd_reg[0]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/urem_5ns_3ns_2_9_1_U47/remd_reg ";
  attribute srl_name : string;
  attribute srl_name of \remd_reg[0]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/urem_5ns_3ns_2_9_1_U47/remd_reg[0]_srl2 ";
  attribute srl_bus_name of \remd_reg[1]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/urem_5ns_3ns_2_9_1_U47/remd_reg ";
  attribute srl_name of \remd_reg[1]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/urem_5ns_3ns_2_9_1_U47/remd_reg[1]_srl2 ";
begin
depthwise_conv_urem_5ns_3ns_2_9_1_divider_u: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_urem_5ns_3ns_2_9_1_divider_40
     port map (
      D(0) => D(0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      \loop[3].remd_tmp_reg[4][2]_0\ => depthwise_conv_urem_5ns_3ns_2_9_1_divider_u_n_1,
      \loop[3].remd_tmp_reg[4][3]_0\ => depthwise_conv_urem_5ns_3ns_2_9_1_divider_u_n_0,
      select_ln54_reg_4505_pp0_iter4_reg(1 downto 0) => select_ln54_reg_4505_pp0_iter4_reg(1 downto 0),
      select_ln54_reg_4505_pp0_iter5_reg(0) => select_ln54_reg_4505_pp0_iter5_reg(0),
      select_ln54_reg_4505_pp0_iter6_reg(0) => select_ln54_reg_4505_pp0_iter6_reg(0)
    );
\remd_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => depthwise_conv_urem_5ns_3ns_2_9_1_divider_u_n_0,
      Q => ap_clk_1
    );
\remd_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => depthwise_conv_urem_5ns_3ns_2_9_1_divider_u_n_1,
      Q => ap_clk_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_urem_5ns_3ns_2_9_1_39 is
  port (
    ap_clk_0 : out STD_LOGIC;
    ap_clk_1 : out STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    j_2_mid2_reg_4493_pp0_iter4_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    j_2_mid2_reg_4493_pp0_iter5_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    j_2_mid2_reg_4493_pp0_iter6_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    j_2_mid2_reg_4493_pp0_iter7_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_urem_5ns_3ns_2_9_1_39 : entity is "depthwise_conv_urem_5ns_3ns_2_9_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_urem_5ns_3ns_2_9_1_39;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_urem_5ns_3ns_2_9_1_39 is
  signal depthwise_conv_urem_5ns_3ns_2_9_1_divider_u_n_0 : STD_LOGIC;
  signal depthwise_conv_urem_5ns_3ns_2_9_1_divider_u_n_1 : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \remd_reg[0]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/urem_5ns_3ns_2_9_1_U49/remd_reg ";
  attribute srl_name : string;
  attribute srl_name of \remd_reg[0]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/urem_5ns_3ns_2_9_1_U49/remd_reg[0]_srl2 ";
  attribute srl_bus_name of \remd_reg[1]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/urem_5ns_3ns_2_9_1_U49/remd_reg ";
  attribute srl_name of \remd_reg[1]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/urem_5ns_3ns_2_9_1_U49/remd_reg[1]_srl2 ";
begin
depthwise_conv_urem_5ns_3ns_2_9_1_divider_u: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_urem_5ns_3ns_2_9_1_divider
     port map (
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      j_2_mid2_reg_4493_pp0_iter4_reg(1 downto 0) => j_2_mid2_reg_4493_pp0_iter4_reg(1 downto 0),
      j_2_mid2_reg_4493_pp0_iter5_reg(0) => j_2_mid2_reg_4493_pp0_iter5_reg(0),
      j_2_mid2_reg_4493_pp0_iter6_reg(0) => j_2_mid2_reg_4493_pp0_iter6_reg(0),
      j_2_mid2_reg_4493_pp0_iter7_reg(0) => j_2_mid2_reg_4493_pp0_iter7_reg(0),
      \loop[3].remd_tmp_reg[4][2]_0\ => depthwise_conv_urem_5ns_3ns_2_9_1_divider_u_n_1,
      \loop[3].remd_tmp_reg[4][3]_0\ => depthwise_conv_urem_5ns_3ns_2_9_1_divider_u_n_0
    );
\remd_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => depthwise_conv_urem_5ns_3ns_2_9_1_divider_u_n_0,
      Q => ap_clk_1
    );
\remd_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => depthwise_conv_urem_5ns_3ns_2_9_1_divider_u_n_1,
      Q => ap_clk_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_urem_6ns_3ns_2_10_1 is
  port (
    ap_clk_0 : out STD_LOGIC;
    ap_clk_1 : out STD_LOGIC;
    ap_block_pp0_stage0_subdone_grp0_done_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_urem_6ns_3ns_2_10_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_urem_6ns_3ns_2_10_1 is
  signal depthwise_conv_urem_6ns_3ns_2_10_1_divider_u_n_0 : STD_LOGIC;
  signal depthwise_conv_urem_6ns_3ns_2_10_1_divider_u_n_1 : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \remd_reg[0]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/urem_6ns_3ns_2_10_1_U2/remd_reg ";
  attribute srl_name : string;
  attribute srl_name of \remd_reg[0]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/urem_6ns_3ns_2_10_1_U2/remd_reg[0]_srl2 ";
  attribute srl_bus_name of \remd_reg[1]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/urem_6ns_3ns_2_10_1_U2/remd_reg ";
  attribute srl_name of \remd_reg[1]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/urem_6ns_3ns_2_10_1_U2/remd_reg[1]_srl2 ";
begin
depthwise_conv_urem_6ns_3ns_2_10_1_divider_u: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_urem_6ns_3ns_2_10_1_divider_25
     port map (
      Q(5 downto 0) => Q(5 downto 0),
      ap_block_pp0_stage0_subdone_grp0_done_reg => ap_block_pp0_stage0_subdone_grp0_done_reg,
      ap_clk => ap_clk,
      \loop[4].remd_tmp_reg[5][3]_0\ => depthwise_conv_urem_6ns_3ns_2_10_1_divider_u_n_0,
      \loop[4].remd_tmp_reg[5][4]_0\ => depthwise_conv_urem_6ns_3ns_2_10_1_divider_u_n_1
    );
\remd_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      CLK => ap_clk,
      D => depthwise_conv_urem_6ns_3ns_2_10_1_divider_u_n_1,
      Q => ap_clk_1
    );
\remd_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      CLK => ap_clk,
      D => depthwise_conv_urem_6ns_3ns_2_10_1_divider_u_n_0,
      Q => ap_clk_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_urem_6ns_3ns_2_10_1_24 is
  port (
    ap_block_pp0_stage0_subdone_grp0_done_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[10]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[10]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[10]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[10]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[10]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[10]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[10]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \loop[4].dividend_tmp_reg[5][5]__0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter12 : in STD_LOGIC;
    urem_ln31_reg_631 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_in_buf_3_ce0 : in STD_LOGIC;
    tmp_product : in STD_LOGIC_VECTOR ( 5 downto 0 );
    icmp_ln30_reg_582 : in STD_LOGIC;
    and_ln29_reg_588 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_urem_6ns_3ns_2_10_1_24 : entity is "depthwise_conv_urem_6ns_3ns_2_10_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_urem_6ns_3ns_2_10_1_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_urem_6ns_3ns_2_10_1_24 is
  signal \^ap_block_pp0_stage0_subdone_grp0_done_reg\ : STD_LOGIC;
  signal depthwise_conv_urem_6ns_3ns_2_10_1_divider_u_n_7 : STD_LOGIC;
  signal depthwise_conv_urem_6ns_3ns_2_10_1_divider_u_n_8 : STD_LOGIC;
  signal grp_fu_450_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  ap_block_pp0_stage0_subdone_grp0_done_reg <= \^ap_block_pp0_stage0_subdone_grp0_done_reg\;
depthwise_conv_urem_6ns_3ns_2_10_1_divider_u: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_urem_6ns_3ns_2_10_1_divider
     port map (
      D(5 downto 0) => D(5 downto 0),
      E(0) => \^ap_block_pp0_stage0_subdone_grp0_done_reg\,
      Q(1) => depthwise_conv_urem_6ns_3ns_2_10_1_divider_u_n_7,
      Q(0) => depthwise_conv_urem_6ns_3ns_2_10_1_divider_u_n_8,
      and_ln29_reg_588 => and_ln29_reg_588,
      ap_clk => ap_clk,
      icmp_ln30_reg_582 => icmp_ln30_reg_582,
      \loop[4].dividend_tmp_reg[5][5]__0_0\ => \loop[4].dividend_tmp_reg[5][5]__0\,
      tmp_product(5 downto 0) => tmp_product(5 downto 0)
    );
\ram_reg_i_13__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => Q(0),
      I1 => grp_fu_450_p2(1),
      I2 => grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_in_buf_3_ce0,
      I3 => urem_ln31_reg_631(1),
      I4 => grp_fu_450_p2(0),
      I5 => urem_ln31_reg_631(0),
      O => \ap_CS_fsm_reg[10]_3\(0)
    );
ram_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => Q(0),
      I1 => \loop[4].dividend_tmp_reg[5][5]__0\,
      I2 => ap_enable_reg_pp0_iter12,
      I3 => grp_fu_450_p2(1),
      I4 => grp_fu_450_p2(0),
      I5 => urem_ln31_reg_631(1),
      O => WEA(0)
    );
\ram_reg_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => Q(0),
      I1 => \loop[4].dividend_tmp_reg[5][5]__0\,
      I2 => ap_enable_reg_pp0_iter12,
      I3 => grp_fu_450_p2(1),
      I4 => urem_ln31_reg_631(1),
      I5 => grp_fu_450_p2(0),
      O => \ap_CS_fsm_reg[10]\(0)
    );
\ram_reg_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => Q(0),
      I1 => grp_fu_450_p2(1),
      I2 => grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_in_buf_3_ce0,
      I3 => urem_ln31_reg_631(1),
      I4 => grp_fu_450_p2(0),
      I5 => urem_ln31_reg_631(0),
      O => \ap_CS_fsm_reg[10]_0\(0)
    );
\ram_reg_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => Q(0),
      I1 => grp_fu_450_p2(1),
      I2 => grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_in_buf_3_ce0,
      I3 => urem_ln31_reg_631(1),
      I4 => grp_fu_450_p2(0),
      I5 => urem_ln31_reg_631(0),
      O => \ap_CS_fsm_reg[10]_1\(0)
    );
\ram_reg_i_9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => Q(0),
      I1 => grp_fu_450_p2(1),
      I2 => grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_in_buf_3_ce0,
      I3 => urem_ln31_reg_631(1),
      I4 => urem_ln31_reg_631(0),
      I5 => grp_fu_450_p2(0),
      O => \ap_CS_fsm_reg[10]_2\(0)
    );
\ram_reg_i_9__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter12,
      I2 => \loop[4].dividend_tmp_reg[5][5]__0\,
      I3 => urem_ln31_reg_631(1),
      I4 => urem_ln31_reg_631(0),
      I5 => grp_fu_450_p2(1),
      O => \ap_CS_fsm_reg[10]_4\(0)
    );
\ram_reg_i_9__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter12,
      I2 => \loop[4].dividend_tmp_reg[5][5]__0\,
      I3 => urem_ln31_reg_631(1),
      I4 => urem_ln31_reg_631(0),
      I5 => grp_fu_450_p2(1),
      O => \ap_CS_fsm_reg[10]_5\(0)
    );
\ram_reg_i_9__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter12,
      I2 => \loop[4].dividend_tmp_reg[5][5]__0\,
      I3 => grp_fu_450_p2(1),
      I4 => urem_ln31_reg_631(1),
      O => \ap_CS_fsm_reg[10]_6\(0)
    );
\remd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone_grp0_done_reg\,
      D => depthwise_conv_urem_6ns_3ns_2_10_1_divider_u_n_8,
      Q => grp_fu_450_p2(0),
      R => '0'
    );
\remd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone_grp0_done_reg\,
      D => depthwise_conv_urem_6ns_3ns_2_10_1_divider_u_n_7,
      Q => grp_fu_450_p2(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6 is
  port (
    ap_enable_reg_pp0_iter20 : out STD_LOGIC;
    grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_3_ce0 : out STD_LOGIC;
    push : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \ap_CS_fsm_reg[27]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[27]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[27]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[27]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[27]_3\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[27]_4\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[27]_5\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[27]_6\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter20_reg_0 : out STD_LOGIC;
    \select_ln68_reg_5187_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    gmem_0_WREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_6_reg_5122_reg[7]_i_2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_6_reg_5122_reg[7]_i_2_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_6_reg_5122_reg[7]_i_2_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_6_reg_5122_reg[7]_i_2_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_6_reg_5122_reg[7]_i_2_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_6_reg_5122_reg[7]_i_2_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_6_reg_5122_reg[7]_i_2_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_6_reg_5122_reg[7]_i_2_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_6_reg_5122_reg[7]_i_3_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_6_reg_5122_reg[7]_i_3_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_6_reg_5122_reg[7]_i_3_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_6_reg_5122_reg[7]_i_3_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_6_reg_5122_reg[7]_i_3_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_6_reg_5122_reg[7]_i_3_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_6_reg_5122_reg[7]_i_3_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_6_reg_5122_reg[7]_i_3_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_5_reg_5117_reg[7]_i_2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_5_reg_5117_reg[7]_i_2_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_5_reg_5117_reg[7]_i_2_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_5_reg_5117_reg[7]_i_2_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_5_reg_5117_reg[7]_i_2_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_5_reg_5117_reg[7]_i_2_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_5_reg_5117_reg[7]_i_2_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_5_reg_5117_reg[7]_i_2_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_5_reg_5117_reg[7]_i_3_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_5_reg_5117_reg[7]_i_3_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_5_reg_5117_reg[7]_i_3_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_5_reg_5117_reg[7]_i_3_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_5_reg_5117_reg[7]_i_3_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_5_reg_5117_reg[7]_i_3_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_5_reg_5117_reg[7]_i_3_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_5_reg_5117_reg[7]_i_3_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_5102_reg[7]_i_2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_5102_reg[7]_i_2_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_5102_reg[7]_i_2_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_5102_reg[7]_i_2_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_5102_reg[7]_i_2_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_5102_reg[7]_i_2_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_5102_reg[7]_i_2_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_5102_reg[7]_i_2_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_5102_reg[7]_i_3_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_5102_reg[7]_i_3_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_5102_reg[7]_i_3_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_5102_reg[7]_i_3_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_5102_reg[7]_i_3_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_5102_reg[7]_i_3_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_5102_reg[7]_i_3_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_5102_reg[7]_i_3_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_i_9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_i_9_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_i_9_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_i_9_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_i_9_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_i_9_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_i_9_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_i_9_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_i_10 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_i_10_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_i_10_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_i_10_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_i_10_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_i_10_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_i_10_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_i_10_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_reg_reg_i_9__0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_reg_reg_i_9__0_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_reg_reg_i_9__0_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_reg_reg_i_9__0_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_reg_reg_i_9__0_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_reg_reg_i_9__0_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_reg_reg_i_9__0_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_reg_reg_i_9__0_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_reg_reg_i_10__0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_reg_reg_i_10__0_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_reg_reg_i_10__0_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_reg_reg_i_10__0_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_reg_reg_i_10__0_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_reg_reg_i_10__0_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_reg_reg_i_10__0_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_reg_reg_i_10__0_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_i_17 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_i_17_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_i_17_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_i_17_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_i_17_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_i_17_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_i_17_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_i_17_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_i_18 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_i_18_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_i_18_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_i_18_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_i_18_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_i_18_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_i_18_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_reg_reg_i_18_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__0_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__0_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__0_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__0_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__0_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__0_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__0_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__0_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__0_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__0_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__0_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__0_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__0_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__0_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__1_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__1_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__1_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__1_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__1_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__1_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__1_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__1_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__1_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__1_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__1_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__1_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__1_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__1_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__2_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__2_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__2_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__2_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__2_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_17__2_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__2_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__2_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__2_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__2_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__2_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg_i_18__2_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6 is
  signal C : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal P : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal add_ln53_1_fu_2236_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln61_11_fu_2609_p2 : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal add_ln61_13_fu_2641_p2 : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal add_ln61_15_fu_2676_p2 : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal add_ln61_17_fu_2708_p2 : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal add_ln61_19_fu_2740_p2 : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal add_ln61_21_fu_2775_p2 : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal add_ln61_23_fu_2807_p2 : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal add_ln61_25_fu_2839_p2 : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal add_ln61_2_reg_5152 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal add_ln61_2_reg_51520 : STD_LOGIC;
  signal add_ln61_2_reg_5152_pp0_iter17_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal add_ln61_3_reg_5157 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal add_ln61_3_reg_5157_pp0_iter17_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal add_ln61_5_reg_5162 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal add_ln61_8_fu_3620_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal add_ln61_8_reg_5172 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \add_ln61_8_reg_5172[11]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln61_8_reg_5172[11]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln61_8_reg_5172[11]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln61_8_reg_5172[11]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln61_8_reg_5172[15]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln61_8_reg_5172[15]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln61_8_reg_5172[15]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln61_8_reg_5172[15]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln61_8_reg_5172[3]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln61_8_reg_5172[3]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln61_8_reg_5172[3]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln61_8_reg_5172[3]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln61_8_reg_5172[7]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln61_8_reg_5172[7]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln61_8_reg_5172[7]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln61_8_reg_5172[7]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln61_8_reg_5172_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln61_8_reg_5172_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln61_8_reg_5172_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln61_8_reg_5172_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln61_8_reg_5172_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln61_8_reg_5172_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln61_8_reg_5172_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln61_8_reg_5172_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln61_8_reg_5172_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln61_8_reg_5172_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln61_8_reg_5172_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln61_8_reg_5172_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln61_8_reg_5172_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln61_8_reg_5172_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln61_8_reg_5172_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal add_ln61_9_fu_2577_p2 : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal add_ln61_fu_2359_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln61_reg_4512 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ap_CS_fsm[27]_i_2_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10_reg_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter11 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter14_reg_srl3___grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_enable_reg_pp0_iter4_reg_r_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter15_reg_gate_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter15_reg_grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_enable_reg_pp0_iter5_reg_r_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter16 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter18_reg_srl2___grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_enable_reg_pp0_iter3_reg_r_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter19_reg_gate_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter19_reg_grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_enable_reg_pp0_iter4_reg_r_n_0 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter20\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_r_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_reg_r_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4_reg_r_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5_reg_r_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6_reg_r_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7_reg_r_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter8_reg_r_n_0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter8_reg_srl7___grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_enable_reg_pp0_iter8_reg_r_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter9_reg_gate_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter9_reg_grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_enable_reg_pp0_iter9_reg_r_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter9_reg_r_n_0 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter18_reg_reg_srl18_n_0 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter19_reg : STD_LOGIC;
  signal c_fu_452 : STD_LOGIC;
  signal c_fu_452_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal data0 : STD_LOGIC_VECTOR ( 10 downto 4 );
  signal data1 : STD_LOGIC_VECTOR ( 10 downto 4 );
  signal data2 : STD_LOGIC_VECTOR ( 10 downto 4 );
  signal data3 : STD_LOGIC_VECTOR ( 10 downto 4 );
  signal data4 : STD_LOGIC_VECTOR ( 10 downto 4 );
  signal data5 : STD_LOGIC_VECTOR ( 10 downto 4 );
  signal data6 : STD_LOGIC_VECTOR ( 10 downto 4 );
  signal data7 : STD_LOGIC_VECTOR ( 10 downto 4 );
  signal data8 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal din0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal din1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal din2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_31 : STD_LOGIC;
  signal grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_ready : STD_LOGIC;
  signal grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_1_address0 : STD_LOGIC_VECTOR ( 10 downto 4 );
  signal grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_2_address0 : STD_LOGIC_VECTOR ( 10 downto 4 );
  signal grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_3_address0 : STD_LOGIC_VECTOR ( 10 downto 4 );
  signal grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_4_address0 : STD_LOGIC_VECTOR ( 10 downto 4 );
  signal grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_5_address0 : STD_LOGIC_VECTOR ( 10 downto 4 );
  signal grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_6_address0 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_7_address0 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_8_address0 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_address0 : STD_LOGIC_VECTOR ( 10 downto 4 );
  signal i_fu_444 : STD_LOGIC;
  signal \i_fu_444[3]_i_2_n_0\ : STD_LOGIC;
  signal \i_fu_444[4]_i_4_n_0\ : STD_LOGIC;
  signal \i_fu_444_reg_n_0_[0]\ : STD_LOGIC;
  signal \i_fu_444_reg_n_0_[1]\ : STD_LOGIC;
  signal \i_fu_444_reg_n_0_[2]\ : STD_LOGIC;
  signal \i_fu_444_reg_n_0_[3]\ : STD_LOGIC;
  signal \i_fu_444_reg_n_0_[4]\ : STD_LOGIC;
  signal icmp_ln54_fu_2245_p2 : STD_LOGIC;
  signal icmp_ln54_reg_4484 : STD_LOGIC;
  signal \icmp_ln54_reg_4484[0]_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln54_reg_4484_pp0_iter8_reg_reg[0]_srl8_n_0\ : STD_LOGIC;
  signal icmp_ln54_reg_4484_pp0_iter9_reg : STD_LOGIC;
  signal icmp_ln64_reg_5182 : STD_LOGIC;
  signal \icmp_ln64_reg_5182[0]_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln64_reg_5182[0]_i_2_n_0\ : STD_LOGIC;
  signal indvar_flatten39_fu_448 : STD_LOGIC;
  signal \indvar_flatten39_fu_448_reg_n_0_[0]\ : STD_LOGIC;
  signal \indvar_flatten39_fu_448_reg_n_0_[1]\ : STD_LOGIC;
  signal \indvar_flatten39_fu_448_reg_n_0_[2]\ : STD_LOGIC;
  signal \indvar_flatten39_fu_448_reg_n_0_[3]\ : STD_LOGIC;
  signal \indvar_flatten39_fu_448_reg_n_0_[4]\ : STD_LOGIC;
  signal \indvar_flatten39_fu_448_reg_n_0_[5]\ : STD_LOGIC;
  signal \indvar_flatten39_fu_448_reg_n_0_[6]\ : STD_LOGIC;
  signal \indvar_flatten39_fu_448_reg_n_0_[7]\ : STD_LOGIC;
  signal \indvar_flatten39_fu_448_reg_n_0_[8]\ : STD_LOGIC;
  signal \indvar_flatten39_fu_448_reg_n_0_[9]\ : STD_LOGIC;
  signal indvar_flatten54_fu_456 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \indvar_flatten54_fu_456[13]_i_5_n_0\ : STD_LOGIC;
  signal \indvar_flatten54_fu_456[13]_i_7_n_0\ : STD_LOGIC;
  signal indvars_iv_next34_mid2_fu_2343_p3 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal indvars_iv_next34_mid2_reg_4500 : STD_LOGIC;
  signal \indvars_iv_next34_mid2_reg_4500[0]_i_1_n_0\ : STD_LOGIC;
  signal \indvars_iv_next34_mid2_reg_4500[1]_i_1_n_0\ : STD_LOGIC;
  signal \indvars_iv_next34_mid2_reg_4500_reg_n_0_[0]\ : STD_LOGIC;
  signal \indvars_iv_next34_mid2_reg_4500_reg_n_0_[1]\ : STD_LOGIC;
  signal \indvars_iv_next34_mid2_reg_4500_reg_n_0_[2]\ : STD_LOGIC;
  signal \indvars_iv_next34_mid2_reg_4500_reg_n_0_[3]\ : STD_LOGIC;
  signal \indvars_iv_next34_mid2_reg_4500_reg_n_0_[4]\ : STD_LOGIC;
  signal j_2_mid2_fu_2329_p3 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \j_2_mid2_reg_4493_pp0_iter3_reg_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \j_2_mid2_reg_4493_pp0_iter3_reg_reg[4]_srl3_n_0\ : STD_LOGIC;
  signal j_2_mid2_reg_4493_pp0_iter4_reg : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal \j_2_mid2_reg_4493_pp0_iter4_reg_reg[2]_srl4_n_0\ : STD_LOGIC;
  signal j_2_mid2_reg_4493_pp0_iter5_reg : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \j_2_mid2_reg_4493_pp0_iter5_reg_reg[1]_srl5_n_0\ : STD_LOGIC;
  signal j_2_mid2_reg_4493_pp0_iter6_reg : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \j_2_mid2_reg_4493_pp0_iter6_reg_reg[0]_srl6_n_0\ : STD_LOGIC;
  signal j_2_mid2_reg_4493_pp0_iter7_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal j_2_mid2_reg_4493_pp0_iter8_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \j_2_mid2_reg_4493_pp0_iter8_reg_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \j_2_mid2_reg_4493_pp0_iter8_reg_reg[2]_srl3_n_0\ : STD_LOGIC;
  signal \j_2_mid2_reg_4493_pp0_iter8_reg_reg[3]_srl4_n_0\ : STD_LOGIC;
  signal \j_2_mid2_reg_4493_pp0_iter8_reg_reg[4]_srl4_n_0\ : STD_LOGIC;
  signal j_2_mid2_reg_4493_pp0_iter9_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal j_fu_440 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal mac_muladd_8s_8s_16ns_16_4_1_U84_n_0 : STD_LOGIC;
  signal mac_muladd_8s_8s_16ns_16_4_1_U84_n_1 : STD_LOGIC;
  signal mac_muladd_8s_8s_16ns_16_4_1_U84_n_10 : STD_LOGIC;
  signal mac_muladd_8s_8s_16ns_16_4_1_U84_n_11 : STD_LOGIC;
  signal mac_muladd_8s_8s_16ns_16_4_1_U84_n_12 : STD_LOGIC;
  signal mac_muladd_8s_8s_16ns_16_4_1_U84_n_13 : STD_LOGIC;
  signal mac_muladd_8s_8s_16ns_16_4_1_U84_n_14 : STD_LOGIC;
  signal mac_muladd_8s_8s_16ns_16_4_1_U84_n_15 : STD_LOGIC;
  signal mac_muladd_8s_8s_16ns_16_4_1_U84_n_2 : STD_LOGIC;
  signal mac_muladd_8s_8s_16ns_16_4_1_U84_n_3 : STD_LOGIC;
  signal mac_muladd_8s_8s_16ns_16_4_1_U84_n_4 : STD_LOGIC;
  signal mac_muladd_8s_8s_16ns_16_4_1_U84_n_5 : STD_LOGIC;
  signal mac_muladd_8s_8s_16ns_16_4_1_U84_n_6 : STD_LOGIC;
  signal mac_muladd_8s_8s_16ns_16_4_1_U84_n_7 : STD_LOGIC;
  signal mac_muladd_8s_8s_16ns_16_4_1_U84_n_8 : STD_LOGIC;
  signal mac_muladd_8s_8s_16ns_16_4_1_U84_n_9 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U80_n_0 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U80_n_1 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U80_n_2 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U80_n_3 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U80_n_4 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U80_n_5 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U80_n_6 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U81_n_0 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U81_n_1 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U81_n_10 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U81_n_11 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U81_n_12 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U81_n_13 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U81_n_14 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U81_n_15 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U81_n_16 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U81_n_17 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U81_n_18 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U81_n_19 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U81_n_2 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U81_n_20 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U81_n_21 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U81_n_22 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U81_n_3 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U81_n_4 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U81_n_5 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U81_n_6 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U81_n_7 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U81_n_8 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U81_n_9 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U82_n_0 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U82_n_1 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U82_n_10 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U82_n_11 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U82_n_12 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U82_n_13 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U82_n_14 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U82_n_15 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U82_n_16 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U82_n_17 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U82_n_18 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U82_n_19 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U82_n_2 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U82_n_20 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U82_n_21 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U82_n_22 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U82_n_23 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U82_n_24 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U82_n_25 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U82_n_26 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U82_n_27 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U82_n_28 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U82_n_29 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U82_n_3 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U82_n_30 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U82_n_31 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U82_n_32 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U82_n_33 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U82_n_34 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U82_n_35 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U82_n_36 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U82_n_37 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U82_n_38 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U82_n_39 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U82_n_4 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U82_n_40 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U82_n_41 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U82_n_42 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U82_n_43 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U82_n_44 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U82_n_45 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U82_n_46 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U82_n_5 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U82_n_6 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U82_n_7 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U82_n_8 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U82_n_9 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U83_n_0 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U83_n_1 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U83_n_10 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U83_n_11 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U83_n_12 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U83_n_13 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U83_n_14 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U83_n_15 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U83_n_16 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U83_n_17 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U83_n_18 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U83_n_19 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U83_n_2 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U83_n_20 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U83_n_21 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U83_n_22 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U83_n_23 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U83_n_24 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U83_n_25 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U83_n_26 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U83_n_27 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U83_n_28 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U83_n_29 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U83_n_3 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U83_n_30 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U83_n_31 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U83_n_32 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U83_n_33 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U83_n_34 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U83_n_35 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U83_n_36 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U83_n_37 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U83_n_38 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U83_n_39 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U83_n_4 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U83_n_40 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U83_n_41 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U83_n_42 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U83_n_43 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U83_n_44 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U83_n_45 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U83_n_46 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U83_n_47 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U83_n_5 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U83_n_6 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U83_n_7 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U83_n_8 : STD_LOGIC;
  signal mac_muladd_8s_8s_16s_16_4_1_U83_n_9 : STD_LOGIC;
  signal mul_4ns_5ns_7_1_1_U53_n_0 : STD_LOGIC;
  signal mul_4ns_5ns_7_1_1_U53_n_1 : STD_LOGIC;
  signal mul_4ns_5ns_7_1_1_U53_n_2 : STD_LOGIC;
  signal mul_4ns_5ns_7_1_1_U53_n_3 : STD_LOGIC;
  signal mul_4ns_5ns_7_1_1_U53_n_4 : STD_LOGIC;
  signal mul_4ns_5ns_7_1_1_U54_n_0 : STD_LOGIC;
  signal mul_4ns_5ns_7_1_1_U54_n_1 : STD_LOGIC;
  signal mul_4ns_5ns_7_1_1_U54_n_2 : STD_LOGIC;
  signal mul_4ns_5ns_7_1_1_U54_n_3 : STD_LOGIC;
  signal mul_4ns_5ns_7_1_1_U54_n_4 : STD_LOGIC;
  signal mul_4ns_5ns_7_1_1_U55_n_0 : STD_LOGIC;
  signal mul_4ns_5ns_7_1_1_U55_n_1 : STD_LOGIC;
  signal mul_4ns_5ns_7_1_1_U55_n_2 : STD_LOGIC;
  signal mul_4ns_5ns_7_1_1_U55_n_3 : STD_LOGIC;
  signal mul_4ns_5ns_7_1_1_U55_n_4 : STD_LOGIC;
  signal mul_5ns_7ns_11_1_1_U48_n_0 : STD_LOGIC;
  signal mul_5ns_7ns_11_1_1_U48_n_1 : STD_LOGIC;
  signal mul_5ns_7ns_11_1_1_U48_n_2 : STD_LOGIC;
  signal mul_5ns_7ns_11_1_1_U48_n_3 : STD_LOGIC;
  signal mul_5ns_7ns_11_1_1_U50_n_0 : STD_LOGIC;
  signal mul_5ns_7ns_11_1_1_U50_n_1 : STD_LOGIC;
  signal mul_5ns_7ns_11_1_1_U50_n_2 : STD_LOGIC;
  signal mul_5ns_7ns_11_1_1_U50_n_3 : STD_LOGIC;
  signal mul_5ns_7ns_11_1_1_U51_n_0 : STD_LOGIC;
  signal mul_5ns_7ns_11_1_1_U51_n_1 : STD_LOGIC;
  signal mul_5ns_7ns_11_1_1_U51_n_2 : STD_LOGIC;
  signal mul_5ns_7ns_11_1_1_U51_n_3 : STD_LOGIC;
  signal mul_5ns_7ns_11_1_1_U52_n_0 : STD_LOGIC;
  signal mul_5ns_7ns_11_1_1_U52_n_1 : STD_LOGIC;
  signal mul_5ns_7ns_11_1_1_U52_n_2 : STD_LOGIC;
  signal mul_5ns_7ns_11_1_1_U52_n_3 : STD_LOGIC;
  signal mul_5ns_7ns_11_1_1_U56_n_0 : STD_LOGIC;
  signal mul_5ns_7ns_11_1_1_U56_n_1 : STD_LOGIC;
  signal mul_5ns_7ns_11_1_1_U56_n_2 : STD_LOGIC;
  signal mul_5ns_7ns_11_1_1_U56_n_3 : STD_LOGIC;
  signal mul_8s_8s_16_1_1_U76_n_15 : STD_LOGIC;
  signal mul_8s_8s_16_1_1_U77_n_0 : STD_LOGIC;
  signal mul_8s_8s_16_1_1_U77_n_1 : STD_LOGIC;
  signal mul_8s_8s_16_1_1_U77_n_10 : STD_LOGIC;
  signal mul_8s_8s_16_1_1_U77_n_11 : STD_LOGIC;
  signal mul_8s_8s_16_1_1_U77_n_12 : STD_LOGIC;
  signal mul_8s_8s_16_1_1_U77_n_13 : STD_LOGIC;
  signal mul_8s_8s_16_1_1_U77_n_14 : STD_LOGIC;
  signal mul_8s_8s_16_1_1_U77_n_15 : STD_LOGIC;
  signal mul_8s_8s_16_1_1_U77_n_2 : STD_LOGIC;
  signal mul_8s_8s_16_1_1_U77_n_3 : STD_LOGIC;
  signal mul_8s_8s_16_1_1_U77_n_4 : STD_LOGIC;
  signal mul_8s_8s_16_1_1_U77_n_5 : STD_LOGIC;
  signal mul_8s_8s_16_1_1_U77_n_6 : STD_LOGIC;
  signal mul_8s_8s_16_1_1_U77_n_7 : STD_LOGIC;
  signal mul_8s_8s_16_1_1_U77_n_8 : STD_LOGIC;
  signal mul_8s_8s_16_1_1_U77_n_9 : STD_LOGIC;
  signal mul_8s_8s_16_1_1_U79_n_0 : STD_LOGIC;
  signal mul_8s_8s_16_1_1_U79_n_1 : STD_LOGIC;
  signal mul_8s_8s_16_1_1_U79_n_10 : STD_LOGIC;
  signal mul_8s_8s_16_1_1_U79_n_11 : STD_LOGIC;
  signal mul_8s_8s_16_1_1_U79_n_12 : STD_LOGIC;
  signal mul_8s_8s_16_1_1_U79_n_13 : STD_LOGIC;
  signal mul_8s_8s_16_1_1_U79_n_14 : STD_LOGIC;
  signal mul_8s_8s_16_1_1_U79_n_15 : STD_LOGIC;
  signal mul_8s_8s_16_1_1_U79_n_2 : STD_LOGIC;
  signal mul_8s_8s_16_1_1_U79_n_3 : STD_LOGIC;
  signal mul_8s_8s_16_1_1_U79_n_4 : STD_LOGIC;
  signal mul_8s_8s_16_1_1_U79_n_5 : STD_LOGIC;
  signal mul_8s_8s_16_1_1_U79_n_6 : STD_LOGIC;
  signal mul_8s_8s_16_1_1_U79_n_7 : STD_LOGIC;
  signal mul_8s_8s_16_1_1_U79_n_8 : STD_LOGIC;
  signal mul_8s_8s_16_1_1_U79_n_9 : STD_LOGIC;
  signal mul_ln54_1_reg_4555 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \mul_ln54_1_reg_4555[1]_i_1_n_0\ : STD_LOGIC;
  signal mul_ln56_reg_4582 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \mul_ln56_reg_4582[1]_i_1_n_0\ : STD_LOGIC;
  signal mul_ln61_10_reg_4575 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \mul_ln61_10_reg_4575[1]_i_1_n_0\ : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ram_reg_i_103_n_0 : STD_LOGIC;
  signal ram_reg_i_107_n_0 : STD_LOGIC;
  signal ram_reg_i_108_n_0 : STD_LOGIC;
  signal ram_reg_i_109_n_0 : STD_LOGIC;
  signal ram_reg_i_110_n_0 : STD_LOGIC;
  signal ram_reg_i_111_n_0 : STD_LOGIC;
  signal ram_reg_i_112_n_0 : STD_LOGIC;
  signal ram_reg_i_113_n_0 : STD_LOGIC;
  signal ram_reg_i_114_n_0 : STD_LOGIC;
  signal ram_reg_i_115_n_0 : STD_LOGIC;
  signal ram_reg_i_116_n_0 : STD_LOGIC;
  signal ram_reg_i_117_n_0 : STD_LOGIC;
  signal ram_reg_i_118_n_0 : STD_LOGIC;
  signal ram_reg_i_119_n_0 : STD_LOGIC;
  signal ram_reg_i_120_n_0 : STD_LOGIC;
  signal ram_reg_i_121_n_0 : STD_LOGIC;
  signal ram_reg_i_122_n_0 : STD_LOGIC;
  signal ram_reg_i_123_n_0 : STD_LOGIC;
  signal ram_reg_i_124_n_0 : STD_LOGIC;
  signal ram_reg_i_125_n_0 : STD_LOGIC;
  signal ram_reg_i_126_n_0 : STD_LOGIC;
  signal ram_reg_i_127_n_0 : STD_LOGIC;
  signal ram_reg_i_128_n_0 : STD_LOGIC;
  signal ram_reg_i_129_n_0 : STD_LOGIC;
  signal ram_reg_i_130_n_0 : STD_LOGIC;
  signal ram_reg_i_131_n_0 : STD_LOGIC;
  signal ram_reg_i_132_n_0 : STD_LOGIC;
  signal ram_reg_i_133_n_0 : STD_LOGIC;
  signal ram_reg_i_134_n_0 : STD_LOGIC;
  signal ram_reg_i_135_n_0 : STD_LOGIC;
  signal ram_reg_i_136_n_0 : STD_LOGIC;
  signal \ram_reg_i_17__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_17__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_17__5_n_0\ : STD_LOGIC;
  signal \ram_reg_i_18__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_18__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_18__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_19__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_19__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_20__1_n_0\ : STD_LOGIC;
  signal ram_reg_i_20_n_0 : STD_LOGIC;
  signal \ram_reg_i_21__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_21__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_22__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_22__1_n_0\ : STD_LOGIC;
  signal ram_reg_i_22_n_0 : STD_LOGIC;
  signal \ram_reg_i_23__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_23__1_n_0\ : STD_LOGIC;
  signal ram_reg_i_23_n_0 : STD_LOGIC;
  signal \ram_reg_i_24__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_24__1_n_0\ : STD_LOGIC;
  signal ram_reg_i_24_n_0 : STD_LOGIC;
  signal \ram_reg_i_25__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_25__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_26__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_26__1_n_0\ : STD_LOGIC;
  signal ram_reg_i_26_n_1 : STD_LOGIC;
  signal ram_reg_i_26_n_2 : STD_LOGIC;
  signal ram_reg_i_26_n_3 : STD_LOGIC;
  signal \ram_reg_i_27__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_27__1_n_0\ : STD_LOGIC;
  signal ram_reg_i_27_n_0 : STD_LOGIC;
  signal \ram_reg_i_28__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_28__1_n_0\ : STD_LOGIC;
  signal ram_reg_i_28_n_0 : STD_LOGIC;
  signal \ram_reg_i_29__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_29__1_n_0\ : STD_LOGIC;
  signal ram_reg_i_29_n_0 : STD_LOGIC;
  signal \ram_reg_i_30__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_30__1_n_0\ : STD_LOGIC;
  signal ram_reg_i_30_n_0 : STD_LOGIC;
  signal \ram_reg_i_31__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_31__1_n_0\ : STD_LOGIC;
  signal ram_reg_i_31_n_0 : STD_LOGIC;
  signal \ram_reg_i_32__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_32__1_n_0\ : STD_LOGIC;
  signal ram_reg_i_32_n_0 : STD_LOGIC;
  signal \ram_reg_i_33__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_33__1_n_0\ : STD_LOGIC;
  signal ram_reg_i_33_n_0 : STD_LOGIC;
  signal \ram_reg_i_34__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_34__1_n_0\ : STD_LOGIC;
  signal ram_reg_i_34_n_0 : STD_LOGIC;
  signal \ram_reg_i_35__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_35__1_n_0\ : STD_LOGIC;
  signal ram_reg_i_35_n_0 : STD_LOGIC;
  signal \ram_reg_i_36__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_36__1_n_0\ : STD_LOGIC;
  signal ram_reg_i_36_n_0 : STD_LOGIC;
  signal \ram_reg_i_37__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_37__1_n_0\ : STD_LOGIC;
  signal ram_reg_i_37_n_0 : STD_LOGIC;
  signal \ram_reg_i_38__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_38__1_n_0\ : STD_LOGIC;
  signal ram_reg_i_38_n_0 : STD_LOGIC;
  signal ram_reg_i_39_n_0 : STD_LOGIC;
  signal ram_reg_i_39_n_1 : STD_LOGIC;
  signal ram_reg_i_39_n_2 : STD_LOGIC;
  signal ram_reg_i_39_n_3 : STD_LOGIC;
  signal ram_reg_i_40_n_0 : STD_LOGIC;
  signal ram_reg_i_41_n_0 : STD_LOGIC;
  signal ram_reg_i_42_n_0 : STD_LOGIC;
  signal ram_reg_i_43_n_0 : STD_LOGIC;
  signal ram_reg_i_44_n_0 : STD_LOGIC;
  signal ram_reg_i_45_n_0 : STD_LOGIC;
  signal ram_reg_i_46_n_0 : STD_LOGIC;
  signal ram_reg_i_47_n_0 : STD_LOGIC;
  signal ram_reg_i_48_n_0 : STD_LOGIC;
  signal ram_reg_i_49_n_0 : STD_LOGIC;
  signal ram_reg_i_49_n_1 : STD_LOGIC;
  signal ram_reg_i_49_n_2 : STD_LOGIC;
  signal ram_reg_i_49_n_3 : STD_LOGIC;
  signal ram_reg_i_53_n_0 : STD_LOGIC;
  signal ram_reg_i_54_n_1 : STD_LOGIC;
  signal ram_reg_i_54_n_2 : STD_LOGIC;
  signal ram_reg_i_54_n_3 : STD_LOGIC;
  signal ram_reg_i_55_n_1 : STD_LOGIC;
  signal ram_reg_i_55_n_2 : STD_LOGIC;
  signal ram_reg_i_55_n_3 : STD_LOGIC;
  signal ram_reg_i_56_n_1 : STD_LOGIC;
  signal ram_reg_i_56_n_2 : STD_LOGIC;
  signal ram_reg_i_56_n_3 : STD_LOGIC;
  signal ram_reg_i_57_n_1 : STD_LOGIC;
  signal ram_reg_i_57_n_2 : STD_LOGIC;
  signal ram_reg_i_57_n_3 : STD_LOGIC;
  signal ram_reg_i_58_n_1 : STD_LOGIC;
  signal ram_reg_i_58_n_2 : STD_LOGIC;
  signal ram_reg_i_58_n_3 : STD_LOGIC;
  signal ram_reg_i_59_n_1 : STD_LOGIC;
  signal ram_reg_i_59_n_2 : STD_LOGIC;
  signal ram_reg_i_59_n_3 : STD_LOGIC;
  signal ram_reg_i_60_n_1 : STD_LOGIC;
  signal ram_reg_i_60_n_2 : STD_LOGIC;
  signal ram_reg_i_60_n_3 : STD_LOGIC;
  signal ram_reg_i_61_n_1 : STD_LOGIC;
  signal ram_reg_i_61_n_2 : STD_LOGIC;
  signal ram_reg_i_61_n_3 : STD_LOGIC;
  signal ram_reg_i_62_n_0 : STD_LOGIC;
  signal ram_reg_i_63_n_0 : STD_LOGIC;
  signal ram_reg_i_64_n_0 : STD_LOGIC;
  signal ram_reg_i_65_n_0 : STD_LOGIC;
  signal ram_reg_i_65_n_1 : STD_LOGIC;
  signal ram_reg_i_65_n_2 : STD_LOGIC;
  signal ram_reg_i_65_n_3 : STD_LOGIC;
  signal ram_reg_i_66_n_0 : STD_LOGIC;
  signal ram_reg_i_66_n_1 : STD_LOGIC;
  signal ram_reg_i_66_n_2 : STD_LOGIC;
  signal ram_reg_i_66_n_3 : STD_LOGIC;
  signal ram_reg_i_67_n_0 : STD_LOGIC;
  signal ram_reg_i_67_n_1 : STD_LOGIC;
  signal ram_reg_i_67_n_2 : STD_LOGIC;
  signal ram_reg_i_67_n_3 : STD_LOGIC;
  signal ram_reg_i_68_n_0 : STD_LOGIC;
  signal ram_reg_i_68_n_1 : STD_LOGIC;
  signal ram_reg_i_68_n_2 : STD_LOGIC;
  signal ram_reg_i_68_n_3 : STD_LOGIC;
  signal ram_reg_i_69_n_0 : STD_LOGIC;
  signal ram_reg_i_69_n_1 : STD_LOGIC;
  signal ram_reg_i_69_n_2 : STD_LOGIC;
  signal ram_reg_i_69_n_3 : STD_LOGIC;
  signal ram_reg_i_70_n_0 : STD_LOGIC;
  signal ram_reg_i_70_n_1 : STD_LOGIC;
  signal ram_reg_i_70_n_2 : STD_LOGIC;
  signal ram_reg_i_70_n_3 : STD_LOGIC;
  signal ram_reg_i_71_n_0 : STD_LOGIC;
  signal ram_reg_i_71_n_1 : STD_LOGIC;
  signal ram_reg_i_71_n_2 : STD_LOGIC;
  signal ram_reg_i_71_n_3 : STD_LOGIC;
  signal ram_reg_i_72_n_0 : STD_LOGIC;
  signal ram_reg_i_73_n_0 : STD_LOGIC;
  signal ram_reg_i_74_n_0 : STD_LOGIC;
  signal ram_reg_i_75_n_0 : STD_LOGIC;
  signal ram_reg_i_79_n_0 : STD_LOGIC;
  signal ram_reg_i_83_n_0 : STD_LOGIC;
  signal ram_reg_i_87_n_0 : STD_LOGIC;
  signal ram_reg_i_91_n_0 : STD_LOGIC;
  signal ram_reg_i_95_n_0 : STD_LOGIC;
  signal ram_reg_i_99_n_0 : STD_LOGIC;
  signal select_ln53_2_fu_2476_p3 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal select_ln53_2_reg_4537 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal select_ln54_1_fu_2257_p3 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal select_ln54_fu_2351_p3 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \select_ln54_reg_4505_pp0_iter3_reg_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \select_ln54_reg_4505_pp0_iter3_reg_reg[4]_srl3_n_0\ : STD_LOGIC;
  signal select_ln54_reg_4505_pp0_iter4_reg : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal \select_ln54_reg_4505_pp0_iter4_reg_reg[2]_srl4_n_0\ : STD_LOGIC;
  signal select_ln54_reg_4505_pp0_iter5_reg : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \select_ln54_reg_4505_pp0_iter5_reg_reg[1]_srl5_n_0\ : STD_LOGIC;
  signal select_ln54_reg_4505_pp0_iter6_reg : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \select_ln54_reg_4505_pp0_iter6_reg_reg[0]_srl6_n_0\ : STD_LOGIC;
  signal select_ln54_reg_4505_pp0_iter7_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \select_ln54_reg_4505_pp0_iter7_reg_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \select_ln54_reg_4505_pp0_iter7_reg_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \select_ln54_reg_4505_pp0_iter7_reg_reg[4]_srl3_n_0\ : STD_LOGIC;
  signal select_ln54_reg_4505_pp0_iter8_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal select_ln68_reg_5187 : STD_LOGIC;
  signal \select_ln68_reg_5187[0]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln68_reg_5187[1]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln68_reg_5187[2]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln68_reg_5187[3]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln68_reg_5187[4]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln68_reg_5187[5]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln68_reg_5187[6]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln68_reg_5187[7]_i_10_n_0\ : STD_LOGIC;
  signal \select_ln68_reg_5187[7]_i_11_n_0\ : STD_LOGIC;
  signal \select_ln68_reg_5187[7]_i_12_n_0\ : STD_LOGIC;
  signal \select_ln68_reg_5187[7]_i_13_n_0\ : STD_LOGIC;
  signal \select_ln68_reg_5187[7]_i_14_n_0\ : STD_LOGIC;
  signal \select_ln68_reg_5187[7]_i_2_n_0\ : STD_LOGIC;
  signal \select_ln68_reg_5187[7]_i_5_n_0\ : STD_LOGIC;
  signal \select_ln68_reg_5187[7]_i_6_n_0\ : STD_LOGIC;
  signal \select_ln68_reg_5187[7]_i_7_n_0\ : STD_LOGIC;
  signal \select_ln68_reg_5187[7]_i_8_n_0\ : STD_LOGIC;
  signal \select_ln68_reg_5187[7]_i_9_n_0\ : STD_LOGIC;
  signal \select_ln68_reg_5187_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \select_ln68_reg_5187_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \select_ln68_reg_5187_reg[7]_i_4_n_1\ : STD_LOGIC;
  signal \select_ln68_reg_5187_reg[7]_i_4_n_2\ : STD_LOGIC;
  signal \select_ln68_reg_5187_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal sum_reg_5177 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sum_reg_5177[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_5177[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_5177[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_5177[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_5177[11]_i_6_n_0\ : STD_LOGIC;
  signal \sum_reg_5177[11]_i_7_n_0\ : STD_LOGIC;
  signal \sum_reg_5177[11]_i_8_n_0\ : STD_LOGIC;
  signal \sum_reg_5177[11]_i_9_n_0\ : STD_LOGIC;
  signal \sum_reg_5177[15]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_5177[15]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_5177[15]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_5177[15]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_5177[15]_i_6_n_0\ : STD_LOGIC;
  signal \sum_reg_5177[15]_i_7_n_0\ : STD_LOGIC;
  signal \sum_reg_5177[15]_i_8_n_0\ : STD_LOGIC;
  signal \sum_reg_5177[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_5177[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_5177[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_5177[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_5177[3]_i_6_n_0\ : STD_LOGIC;
  signal \sum_reg_5177[3]_i_7_n_0\ : STD_LOGIC;
  signal \sum_reg_5177[3]_i_8_n_0\ : STD_LOGIC;
  signal \sum_reg_5177[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_5177[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_5177[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_5177[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_5177[7]_i_6_n_0\ : STD_LOGIC;
  signal \sum_reg_5177[7]_i_7_n_0\ : STD_LOGIC;
  signal \sum_reg_5177[7]_i_8_n_0\ : STD_LOGIC;
  signal \sum_reg_5177[7]_i_9_n_0\ : STD_LOGIC;
  signal \sum_reg_5177_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_5177_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_5177_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_5177_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_5177_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_5177_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_5177_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_5177_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_5177_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_5177_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_5177_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_5177_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \sum_reg_5177_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \sum_reg_5177_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \sum_reg_5177_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \sum_reg_5177_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_5177_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_5177_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_5177_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_5177_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sum_reg_5177_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sum_reg_5177_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \tmp_11_reg_5017_pp0_iter13_reg_reg[0]_srl2_i_1_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_5017_pp0_iter13_reg_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_5017_pp0_iter13_reg_reg[1]_srl2_i_1_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_5017_pp0_iter13_reg_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_5017_pp0_iter13_reg_reg[2]_srl2_i_1_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_5017_pp0_iter13_reg_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_5017_pp0_iter13_reg_reg[3]_srl2_i_1_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_5017_pp0_iter13_reg_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_5017_pp0_iter13_reg_reg[4]_srl2_i_1_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_5017_pp0_iter13_reg_reg[4]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_5017_pp0_iter13_reg_reg[5]_srl2_i_1_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_5017_pp0_iter13_reg_reg[5]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_5017_pp0_iter13_reg_reg[6]_srl2_i_1_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_5017_pp0_iter13_reg_reg[6]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_5017_pp0_iter13_reg_reg[7]_srl2_i_1_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_5017_pp0_iter13_reg_reg[7]_srl2_n_0\ : STD_LOGIC;
  signal tmp_11_reg_5017_pp0_iter14_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_19_reg_5027 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_19_reg_5027[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_5027[1]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_5027[2]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_5027[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_5027[4]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_5027[5]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_5027[6]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_5027[7]_i_1_n_0\ : STD_LOGIC;
  signal tmp_23_reg_5032 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_23_reg_5032[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_23_reg_5032[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_23_reg_5032[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_23_reg_5032[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_23_reg_5032[1]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_23_reg_5032[1]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_23_reg_5032[1]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_23_reg_5032[1]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_23_reg_5032[2]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_23_reg_5032[2]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_23_reg_5032[2]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_23_reg_5032[2]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_23_reg_5032[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_23_reg_5032[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_23_reg_5032[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_23_reg_5032[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_23_reg_5032[4]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_23_reg_5032[4]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_23_reg_5032[4]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_23_reg_5032[4]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_23_reg_5032[5]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_23_reg_5032[5]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_23_reg_5032[5]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_23_reg_5032[5]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_23_reg_5032[6]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_23_reg_5032[6]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_23_reg_5032[6]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_23_reg_5032[6]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_23_reg_5032[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_23_reg_5032[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_23_reg_5032[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_23_reg_5032[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_5042_pp0_iter13_reg_reg[0]_srl2_i_1_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_5042_pp0_iter13_reg_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_5042_pp0_iter13_reg_reg[1]_srl2_i_1_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_5042_pp0_iter13_reg_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_5042_pp0_iter13_reg_reg[2]_srl2_i_1_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_5042_pp0_iter13_reg_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_5042_pp0_iter13_reg_reg[3]_srl2_i_1_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_5042_pp0_iter13_reg_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_5042_pp0_iter13_reg_reg[4]_srl2_i_1_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_5042_pp0_iter13_reg_reg[4]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_5042_pp0_iter13_reg_reg[5]_srl2_i_1_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_5042_pp0_iter13_reg_reg[5]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_5042_pp0_iter13_reg_reg[6]_srl2_i_1_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_5042_pp0_iter13_reg_reg[6]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_5042_pp0_iter13_reg_reg[7]_srl2_i_1_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_5042_pp0_iter13_reg_reg[7]_srl2_n_0\ : STD_LOGIC;
  signal tmp_31_reg_5042_pp0_iter14_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_35_reg_5047_pp0_iter13_reg_reg[0]_srl2_i_1_n_0\ : STD_LOGIC;
  signal \tmp_35_reg_5047_pp0_iter13_reg_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_35_reg_5047_pp0_iter13_reg_reg[1]_srl2_i_1_n_0\ : STD_LOGIC;
  signal \tmp_35_reg_5047_pp0_iter13_reg_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_35_reg_5047_pp0_iter13_reg_reg[2]_srl2_i_1_n_0\ : STD_LOGIC;
  signal \tmp_35_reg_5047_pp0_iter13_reg_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_35_reg_5047_pp0_iter13_reg_reg[3]_srl2_i_1_n_0\ : STD_LOGIC;
  signal \tmp_35_reg_5047_pp0_iter13_reg_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_35_reg_5047_pp0_iter13_reg_reg[4]_srl2_i_1_n_0\ : STD_LOGIC;
  signal \tmp_35_reg_5047_pp0_iter13_reg_reg[4]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_35_reg_5047_pp0_iter13_reg_reg[5]_srl2_i_1_n_0\ : STD_LOGIC;
  signal \tmp_35_reg_5047_pp0_iter13_reg_reg[5]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_35_reg_5047_pp0_iter13_reg_reg[6]_srl2_i_1_n_0\ : STD_LOGIC;
  signal \tmp_35_reg_5047_pp0_iter13_reg_reg[6]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_35_reg_5047_pp0_iter13_reg_reg[7]_srl2_i_1_n_0\ : STD_LOGIC;
  signal \tmp_35_reg_5047_pp0_iter13_reg_reg[7]_srl2_n_0\ : STD_LOGIC;
  signal tmp_35_reg_5047_pp0_iter14_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_44_reg_4527 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \tmp_45_reg_4517__3_i_2_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_4517_pp0_iter8_reg_reg[0]_srl6_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_4517_pp0_iter8_reg_reg[1]_srl6_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_4517_pp0_iter8_reg_reg[2]_srl6_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_4517_pp0_iter8_reg_reg[3]_srl6_n_0\ : STD_LOGIC;
  signal tmp_45_reg_4517_pp0_iter9_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \tmp_45_reg_4517_reg__0__0_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_4517_reg__1__0_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_4517_reg__2__0_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_4517_reg__3_n_0\ : STD_LOGIC;
  signal tmp_46_reg_4532 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tmp_47_reg_4589 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \tmp_51_reg_4522__3_i_2_n_0\ : STD_LOGIC;
  signal tmp_51_reg_4522_pp0_iter10_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \tmp_51_reg_4522_pp0_iter9_reg_reg[0]_srl7_n_0\ : STD_LOGIC;
  signal \tmp_51_reg_4522_pp0_iter9_reg_reg[1]_srl7_n_0\ : STD_LOGIC;
  signal \tmp_51_reg_4522_pp0_iter9_reg_reg[2]_srl7_n_0\ : STD_LOGIC;
  signal \tmp_51_reg_4522_pp0_iter9_reg_reg[3]_srl7_n_0\ : STD_LOGIC;
  signal \tmp_51_reg_4522_reg__0__0_n_0\ : STD_LOGIC;
  signal \tmp_51_reg_4522_reg__1__0_n_0\ : STD_LOGIC;
  signal \tmp_51_reg_4522_reg__2__0_n_0\ : STD_LOGIC;
  signal \tmp_51_reg_4522_reg__3_n_0\ : STD_LOGIC;
  signal tmp_55_reg_4607 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tmp_59_fu_3633_p4 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal tmp_5_reg_5117 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_5_reg_5117[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_5117[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_5117[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_5117[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_5117[1]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_5117[1]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_5117[1]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_5117[1]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_5117[2]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_5117[2]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_5117[2]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_5117[2]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_5117[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_5117[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_5117[3]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_5117[3]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_5117[4]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_5117[4]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_5117[4]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_5117[4]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_5117[5]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_5117[5]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_5117[5]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_5117[5]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_5117[6]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_5117[6]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_5117[6]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_5117[6]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_5117[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_5117[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_5117[7]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_5117[7]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_5117_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_5117_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_5117_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_5117_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_5117_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_5117_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_5117_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_5117_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_5117_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_5117_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_5117_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_5117_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_5117_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_5117_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_5117_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_5117_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_5117_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_5117_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_5117_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_5117_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_5117_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_5117_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_5117_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_5117_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal tmp_6_reg_5122 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_6_reg_5122[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_5122[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_5122[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_5122[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_5122[1]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_5122[1]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_5122[1]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_5122[1]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_5122[2]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_5122[2]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_5122[2]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_5122[2]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_5122[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_5122[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_5122[3]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_5122[3]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_5122[4]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_5122[4]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_5122[4]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_5122[4]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_5122[5]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_5122[5]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_5122[5]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_5122[5]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_5122[6]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_5122[6]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_5122[6]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_5122[6]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_5122[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_5122[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_5122[7]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_5122[7]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_5122_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_5122_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_5122_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_5122_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_5122_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_5122_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_5122_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_5122_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_5122_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_5122_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_5122_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_5122_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_5122_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_5122_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_5122_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_5122_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_5122_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_5122_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_5122_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_5122_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_5122_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_5122_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_5122_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_5122_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_1__2_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_1__3_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_1__4_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_1__5_n_0\ : STD_LOGIC;
  signal tmp_reg_5102 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_reg_5102[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_reg_5102[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_reg_5102[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_reg_5102[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_reg_5102[1]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_reg_5102[1]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_reg_5102[1]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_reg_5102[1]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_reg_5102[2]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_reg_5102[2]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_reg_5102[2]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_reg_5102[2]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_reg_5102[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_reg_5102[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_reg_5102[3]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_reg_5102[3]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_reg_5102[4]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_reg_5102[4]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_reg_5102[4]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_reg_5102[4]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_reg_5102[5]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_reg_5102[5]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_reg_5102[5]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_reg_5102[5]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_reg_5102[6]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_reg_5102[6]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_reg_5102[6]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_reg_5102[6]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_reg_5102[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_reg_5102[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_reg_5102[7]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_reg_5102[7]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_reg_5102_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_reg_5102_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_reg_5102_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_reg_5102_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_reg_5102_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_reg_5102_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_reg_5102_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_reg_5102_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_reg_5102_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_reg_5102_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_reg_5102_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_reg_5102_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_reg_5102_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_reg_5102_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_reg_5102_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_reg_5102_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_reg_5102_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_reg_5102_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_reg_5102_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_reg_5102_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_reg_5102_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_reg_5102_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_reg_5102_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_reg_5102_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal trunc_ln53_reg_4542_pp0_iter11_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal trunc_ln53_reg_4542_pp0_iter12_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal trunc_ln53_reg_4542_pp0_iter13_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal trunc_ln54_reg_4562 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal trunc_ln54_reg_4562_pp0_iter11_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal trunc_ln55_reg_4594 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal trunc_ln55_reg_4594_pp0_iter11_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal urem_5ns_3ns_2_9_1_U47_n_0 : STD_LOGIC;
  signal urem_5ns_3ns_2_9_1_U47_n_1 : STD_LOGIC;
  signal urem_5ns_3ns_2_9_1_U49_n_0 : STD_LOGIC;
  signal urem_5ns_3ns_2_9_1_U49_n_1 : STD_LOGIC;
  signal \NLW_add_ln61_8_reg_5172_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ap_loop_exit_ready_pp0_iter18_reg_reg_srl18_Q31_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_i_26_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_i_39_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_i_54_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_i_55_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_i_56_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_i_57_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_i_58_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_i_59_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_i_60_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_i_61_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_i_65_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_i_66_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_i_67_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_i_68_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_i_69_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_i_70_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_i_71_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_select_ln68_reg_5187_reg[7]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_select_ln68_reg_5187_reg[7]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_select_ln68_reg_5187_reg[7]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_5177_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln61_8_reg_5172_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln61_8_reg_5172_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln61_8_reg_5172_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln61_8_reg_5172_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[27]_i_2\ : label is "soft_lutpair434";
  attribute srl_name : string;
  attribute srl_name of \ap_enable_reg_pp0_iter14_reg_srl3___grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_enable_reg_pp0_iter4_reg_r\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/ap_enable_reg_pp0_iter14_reg_srl3___grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_enable_reg_pp0_iter4_reg_r ";
  attribute srl_name of \ap_enable_reg_pp0_iter18_reg_srl2___grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_enable_reg_pp0_iter3_reg_r\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/ap_enable_reg_pp0_iter18_reg_srl2___grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_enable_reg_pp0_iter3_reg_r ";
  attribute srl_name of \ap_enable_reg_pp0_iter8_reg_srl7___grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_enable_reg_pp0_iter8_reg_r\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/ap_enable_reg_pp0_iter8_reg_srl7___grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_enable_reg_pp0_iter8_reg_r ";
  attribute srl_name of ap_loop_exit_ready_pp0_iter18_reg_reg_srl18 : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/ap_loop_exit_ready_pp0_iter18_reg_reg_srl18 ";
  attribute SOFT_HLUTNM of \i_fu_444[0]_i_1\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \i_fu_444[1]_i_1\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \i_fu_444[2]_i_1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \i_fu_444[4]_i_3\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \i_fu_444[4]_i_4\ : label is "soft_lutpair429";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \icmp_ln54_reg_4484_pp0_iter8_reg_reg[0]_srl8\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/icmp_ln54_reg_4484_pp0_iter8_reg_reg ";
  attribute srl_name of \icmp_ln54_reg_4484_pp0_iter8_reg_reg[0]_srl8\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/icmp_ln54_reg_4484_pp0_iter8_reg_reg[0]_srl8 ";
  attribute SOFT_HLUTNM of \indvars_iv_next34_mid2_reg_4500[0]_i_1\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \indvars_iv_next34_mid2_reg_4500[1]_i_1\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \indvars_iv_next34_mid2_reg_4500[2]_i_1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \indvars_iv_next34_mid2_reg_4500[3]_i_1\ : label is "soft_lutpair430";
  attribute srl_bus_name of \j_2_mid2_reg_4493_pp0_iter3_reg_reg[3]_srl3\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/j_2_mid2_reg_4493_pp0_iter3_reg_reg ";
  attribute srl_name of \j_2_mid2_reg_4493_pp0_iter3_reg_reg[3]_srl3\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/j_2_mid2_reg_4493_pp0_iter3_reg_reg[3]_srl3 ";
  attribute srl_bus_name of \j_2_mid2_reg_4493_pp0_iter3_reg_reg[4]_srl3\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/j_2_mid2_reg_4493_pp0_iter3_reg_reg ";
  attribute srl_name of \j_2_mid2_reg_4493_pp0_iter3_reg_reg[4]_srl3\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/j_2_mid2_reg_4493_pp0_iter3_reg_reg[4]_srl3 ";
  attribute srl_bus_name of \j_2_mid2_reg_4493_pp0_iter4_reg_reg[2]_srl4\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/j_2_mid2_reg_4493_pp0_iter4_reg_reg ";
  attribute srl_name of \j_2_mid2_reg_4493_pp0_iter4_reg_reg[2]_srl4\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/j_2_mid2_reg_4493_pp0_iter4_reg_reg[2]_srl4 ";
  attribute srl_bus_name of \j_2_mid2_reg_4493_pp0_iter5_reg_reg[1]_srl5\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/j_2_mid2_reg_4493_pp0_iter5_reg_reg ";
  attribute srl_name of \j_2_mid2_reg_4493_pp0_iter5_reg_reg[1]_srl5\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/j_2_mid2_reg_4493_pp0_iter5_reg_reg[1]_srl5 ";
  attribute srl_bus_name of \j_2_mid2_reg_4493_pp0_iter6_reg_reg[0]_srl6\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/j_2_mid2_reg_4493_pp0_iter6_reg_reg ";
  attribute srl_name of \j_2_mid2_reg_4493_pp0_iter6_reg_reg[0]_srl6\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/j_2_mid2_reg_4493_pp0_iter6_reg_reg[0]_srl6 ";
  attribute SOFT_HLUTNM of \j_2_mid2_reg_4493_pp0_iter6_reg_reg[0]_srl6_i_1\ : label is "soft_lutpair433";
  attribute srl_bus_name of \j_2_mid2_reg_4493_pp0_iter8_reg_reg[1]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/j_2_mid2_reg_4493_pp0_iter8_reg_reg ";
  attribute srl_name of \j_2_mid2_reg_4493_pp0_iter8_reg_reg[1]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/j_2_mid2_reg_4493_pp0_iter8_reg_reg[1]_srl2 ";
  attribute srl_bus_name of \j_2_mid2_reg_4493_pp0_iter8_reg_reg[2]_srl3\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/j_2_mid2_reg_4493_pp0_iter8_reg_reg ";
  attribute srl_name of \j_2_mid2_reg_4493_pp0_iter8_reg_reg[2]_srl3\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/j_2_mid2_reg_4493_pp0_iter8_reg_reg[2]_srl3 ";
  attribute srl_bus_name of \j_2_mid2_reg_4493_pp0_iter8_reg_reg[3]_srl4\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/j_2_mid2_reg_4493_pp0_iter8_reg_reg ";
  attribute srl_name of \j_2_mid2_reg_4493_pp0_iter8_reg_reg[3]_srl4\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/j_2_mid2_reg_4493_pp0_iter8_reg_reg[3]_srl4 ";
  attribute srl_bus_name of \j_2_mid2_reg_4493_pp0_iter8_reg_reg[4]_srl4\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/j_2_mid2_reg_4493_pp0_iter8_reg_reg ";
  attribute srl_name of \j_2_mid2_reg_4493_pp0_iter8_reg_reg[4]_srl4\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/j_2_mid2_reg_4493_pp0_iter8_reg_reg[4]_srl4 ";
  attribute SOFT_HLUTNM of \mem_reg[62][0]_srl32_i_1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \ram_reg_i_17__3\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \ram_reg_i_17__4\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \ram_reg_i_18__0\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of ram_reg_i_20 : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of ram_reg_i_22 : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of ram_reg_i_23 : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \ram_reg_i_23__0\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \ram_reg_i_24__1\ : label is "soft_lutpair428";
  attribute ADDER_THRESHOLD of ram_reg_i_26 : label is 35;
  attribute SOFT_HLUTNM of \ram_reg_i_26__0\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of ram_reg_i_29 : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \ram_reg_i_29__0\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of ram_reg_i_32 : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \ram_reg_i_32__0\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of ram_reg_i_35 : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \ram_reg_i_35__0\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of ram_reg_i_38 : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \ram_reg_i_38__0\ : label is "soft_lutpair426";
  attribute ADDER_THRESHOLD of ram_reg_i_39 : label is 35;
  attribute SOFT_HLUTNM of ram_reg_i_42 : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of ram_reg_i_45 : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of ram_reg_i_48 : label is "soft_lutpair426";
  attribute ADDER_THRESHOLD of ram_reg_i_49 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_i_54 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_i_55 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_i_56 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_i_57 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_i_58 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_i_59 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_i_60 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_i_61 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_i_65 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_i_66 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_i_67 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_i_68 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_i_69 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_i_70 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_i_71 : label is 35;
  attribute SOFT_HLUTNM of \select_ln53_2_reg_4537[0]_i_1\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \select_ln53_2_reg_4537[1]_i_1\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \select_ln53_2_reg_4537[2]_i_1\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \select_ln53_2_reg_4537[3]_i_1\ : label is "soft_lutpair431";
  attribute srl_bus_name of \select_ln54_reg_4505_pp0_iter3_reg_reg[3]_srl3\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/select_ln54_reg_4505_pp0_iter3_reg_reg ";
  attribute srl_name of \select_ln54_reg_4505_pp0_iter3_reg_reg[3]_srl3\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/select_ln54_reg_4505_pp0_iter3_reg_reg[3]_srl3 ";
  attribute srl_bus_name of \select_ln54_reg_4505_pp0_iter3_reg_reg[4]_srl3\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/select_ln54_reg_4505_pp0_iter3_reg_reg ";
  attribute srl_name of \select_ln54_reg_4505_pp0_iter3_reg_reg[4]_srl3\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/select_ln54_reg_4505_pp0_iter3_reg_reg[4]_srl3 ";
  attribute srl_bus_name of \select_ln54_reg_4505_pp0_iter4_reg_reg[2]_srl4\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/select_ln54_reg_4505_pp0_iter4_reg_reg ";
  attribute srl_name of \select_ln54_reg_4505_pp0_iter4_reg_reg[2]_srl4\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/select_ln54_reg_4505_pp0_iter4_reg_reg[2]_srl4 ";
  attribute srl_bus_name of \select_ln54_reg_4505_pp0_iter5_reg_reg[1]_srl5\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/select_ln54_reg_4505_pp0_iter5_reg_reg ";
  attribute srl_name of \select_ln54_reg_4505_pp0_iter5_reg_reg[1]_srl5\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/select_ln54_reg_4505_pp0_iter5_reg_reg[1]_srl5 ";
  attribute srl_bus_name of \select_ln54_reg_4505_pp0_iter6_reg_reg[0]_srl6\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/select_ln54_reg_4505_pp0_iter6_reg_reg ";
  attribute srl_name of \select_ln54_reg_4505_pp0_iter6_reg_reg[0]_srl6\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/select_ln54_reg_4505_pp0_iter6_reg_reg[0]_srl6 ";
  attribute srl_bus_name of \select_ln54_reg_4505_pp0_iter7_reg_reg[2]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/select_ln54_reg_4505_pp0_iter7_reg_reg ";
  attribute srl_name of \select_ln54_reg_4505_pp0_iter7_reg_reg[2]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/select_ln54_reg_4505_pp0_iter7_reg_reg[2]_srl2 ";
  attribute srl_bus_name of \select_ln54_reg_4505_pp0_iter7_reg_reg[3]_srl3\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/select_ln54_reg_4505_pp0_iter7_reg_reg ";
  attribute srl_name of \select_ln54_reg_4505_pp0_iter7_reg_reg[3]_srl3\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/select_ln54_reg_4505_pp0_iter7_reg_reg[3]_srl3 ";
  attribute srl_bus_name of \select_ln54_reg_4505_pp0_iter7_reg_reg[4]_srl3\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/select_ln54_reg_4505_pp0_iter7_reg_reg ";
  attribute srl_name of \select_ln54_reg_4505_pp0_iter7_reg_reg[4]_srl3\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/select_ln54_reg_4505_pp0_iter7_reg_reg[4]_srl3 ";
  attribute SOFT_HLUTNM of \select_ln68_reg_5187[1]_i_1\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \select_ln68_reg_5187[2]_i_1\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \select_ln68_reg_5187[3]_i_1\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \select_ln68_reg_5187[4]_i_1\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \select_ln68_reg_5187[5]_i_1\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \select_ln68_reg_5187[6]_i_1\ : label is "soft_lutpair438";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \select_ln68_reg_5187_reg[7]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \select_ln68_reg_5187_reg[7]_i_4\ : label is 11;
  attribute HLUTNM : string;
  attribute HLUTNM of \sum_reg_5177[11]_i_2\ : label is "lutpair10";
  attribute HLUTNM of \sum_reg_5177[11]_i_3\ : label is "lutpair9";
  attribute HLUTNM of \sum_reg_5177[11]_i_4\ : label is "lutpair8";
  attribute HLUTNM of \sum_reg_5177[11]_i_5\ : label is "lutpair7";
  attribute HLUTNM of \sum_reg_5177[11]_i_6\ : label is "lutpair11";
  attribute HLUTNM of \sum_reg_5177[11]_i_7\ : label is "lutpair10";
  attribute HLUTNM of \sum_reg_5177[11]_i_8\ : label is "lutpair9";
  attribute HLUTNM of \sum_reg_5177[11]_i_9\ : label is "lutpair8";
  attribute HLUTNM of \sum_reg_5177[15]_i_2\ : label is "lutpair13";
  attribute HLUTNM of \sum_reg_5177[15]_i_3\ : label is "lutpair12";
  attribute HLUTNM of \sum_reg_5177[15]_i_4\ : label is "lutpair11";
  attribute HLUTNM of \sum_reg_5177[15]_i_7\ : label is "lutpair13";
  attribute HLUTNM of \sum_reg_5177[15]_i_8\ : label is "lutpair12";
  attribute HLUTNM of \sum_reg_5177[3]_i_2\ : label is "lutpair2";
  attribute HLUTNM of \sum_reg_5177[3]_i_3\ : label is "lutpair1";
  attribute HLUTNM of \sum_reg_5177[3]_i_4\ : label is "lutpair0";
  attribute HLUTNM of \sum_reg_5177[3]_i_5\ : label is "lutpair3";
  attribute HLUTNM of \sum_reg_5177[3]_i_6\ : label is "lutpair2";
  attribute HLUTNM of \sum_reg_5177[3]_i_7\ : label is "lutpair1";
  attribute HLUTNM of \sum_reg_5177[3]_i_8\ : label is "lutpair0";
  attribute HLUTNM of \sum_reg_5177[7]_i_2\ : label is "lutpair6";
  attribute HLUTNM of \sum_reg_5177[7]_i_3\ : label is "lutpair5";
  attribute HLUTNM of \sum_reg_5177[7]_i_4\ : label is "lutpair4";
  attribute HLUTNM of \sum_reg_5177[7]_i_5\ : label is "lutpair3";
  attribute HLUTNM of \sum_reg_5177[7]_i_6\ : label is "lutpair7";
  attribute HLUTNM of \sum_reg_5177[7]_i_7\ : label is "lutpair6";
  attribute HLUTNM of \sum_reg_5177[7]_i_8\ : label is "lutpair5";
  attribute HLUTNM of \sum_reg_5177[7]_i_9\ : label is "lutpair4";
  attribute ADDER_THRESHOLD of \sum_reg_5177_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_reg_5177_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_reg_5177_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_reg_5177_reg[7]_i_1\ : label is 35;
  attribute srl_bus_name of \tmp_11_reg_5017_pp0_iter13_reg_reg[0]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_11_reg_5017_pp0_iter13_reg_reg ";
  attribute srl_name of \tmp_11_reg_5017_pp0_iter13_reg_reg[0]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_11_reg_5017_pp0_iter13_reg_reg[0]_srl2 ";
  attribute SOFT_HLUTNM of \tmp_11_reg_5017_pp0_iter13_reg_reg[0]_srl2_i_1\ : label is "soft_lutpair404";
  attribute srl_bus_name of \tmp_11_reg_5017_pp0_iter13_reg_reg[1]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_11_reg_5017_pp0_iter13_reg_reg ";
  attribute srl_name of \tmp_11_reg_5017_pp0_iter13_reg_reg[1]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_11_reg_5017_pp0_iter13_reg_reg[1]_srl2 ";
  attribute SOFT_HLUTNM of \tmp_11_reg_5017_pp0_iter13_reg_reg[1]_srl2_i_1\ : label is "soft_lutpair405";
  attribute srl_bus_name of \tmp_11_reg_5017_pp0_iter13_reg_reg[2]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_11_reg_5017_pp0_iter13_reg_reg ";
  attribute srl_name of \tmp_11_reg_5017_pp0_iter13_reg_reg[2]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_11_reg_5017_pp0_iter13_reg_reg[2]_srl2 ";
  attribute SOFT_HLUTNM of \tmp_11_reg_5017_pp0_iter13_reg_reg[2]_srl2_i_1\ : label is "soft_lutpair406";
  attribute srl_bus_name of \tmp_11_reg_5017_pp0_iter13_reg_reg[3]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_11_reg_5017_pp0_iter13_reg_reg ";
  attribute srl_name of \tmp_11_reg_5017_pp0_iter13_reg_reg[3]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_11_reg_5017_pp0_iter13_reg_reg[3]_srl2 ";
  attribute SOFT_HLUTNM of \tmp_11_reg_5017_pp0_iter13_reg_reg[3]_srl2_i_1\ : label is "soft_lutpair407";
  attribute srl_bus_name of \tmp_11_reg_5017_pp0_iter13_reg_reg[4]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_11_reg_5017_pp0_iter13_reg_reg ";
  attribute srl_name of \tmp_11_reg_5017_pp0_iter13_reg_reg[4]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_11_reg_5017_pp0_iter13_reg_reg[4]_srl2 ";
  attribute SOFT_HLUTNM of \tmp_11_reg_5017_pp0_iter13_reg_reg[4]_srl2_i_1\ : label is "soft_lutpair408";
  attribute srl_bus_name of \tmp_11_reg_5017_pp0_iter13_reg_reg[5]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_11_reg_5017_pp0_iter13_reg_reg ";
  attribute srl_name of \tmp_11_reg_5017_pp0_iter13_reg_reg[5]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_11_reg_5017_pp0_iter13_reg_reg[5]_srl2 ";
  attribute SOFT_HLUTNM of \tmp_11_reg_5017_pp0_iter13_reg_reg[5]_srl2_i_1\ : label is "soft_lutpair409";
  attribute srl_bus_name of \tmp_11_reg_5017_pp0_iter13_reg_reg[6]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_11_reg_5017_pp0_iter13_reg_reg ";
  attribute srl_name of \tmp_11_reg_5017_pp0_iter13_reg_reg[6]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_11_reg_5017_pp0_iter13_reg_reg[6]_srl2 ";
  attribute SOFT_HLUTNM of \tmp_11_reg_5017_pp0_iter13_reg_reg[6]_srl2_i_1\ : label is "soft_lutpair410";
  attribute srl_bus_name of \tmp_11_reg_5017_pp0_iter13_reg_reg[7]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_11_reg_5017_pp0_iter13_reg_reg ";
  attribute srl_name of \tmp_11_reg_5017_pp0_iter13_reg_reg[7]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_11_reg_5017_pp0_iter13_reg_reg[7]_srl2 ";
  attribute SOFT_HLUTNM of \tmp_11_reg_5017_pp0_iter13_reg_reg[7]_srl2_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \tmp_19_reg_5027[0]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \tmp_19_reg_5027[1]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \tmp_19_reg_5027[2]_i_1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \tmp_19_reg_5027[3]_i_1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \tmp_19_reg_5027[4]_i_1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \tmp_19_reg_5027[5]_i_1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \tmp_19_reg_5027[6]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \tmp_19_reg_5027[7]_i_1\ : label is "soft_lutpair419";
  attribute srl_bus_name of \tmp_31_reg_5042_pp0_iter13_reg_reg[0]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_31_reg_5042_pp0_iter13_reg_reg ";
  attribute srl_name of \tmp_31_reg_5042_pp0_iter13_reg_reg[0]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_31_reg_5042_pp0_iter13_reg_reg[0]_srl2 ";
  attribute SOFT_HLUTNM of \tmp_31_reg_5042_pp0_iter13_reg_reg[0]_srl2_i_1\ : label is "soft_lutpair412";
  attribute srl_bus_name of \tmp_31_reg_5042_pp0_iter13_reg_reg[1]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_31_reg_5042_pp0_iter13_reg_reg ";
  attribute srl_name of \tmp_31_reg_5042_pp0_iter13_reg_reg[1]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_31_reg_5042_pp0_iter13_reg_reg[1]_srl2 ";
  attribute SOFT_HLUTNM of \tmp_31_reg_5042_pp0_iter13_reg_reg[1]_srl2_i_1\ : label is "soft_lutpair413";
  attribute srl_bus_name of \tmp_31_reg_5042_pp0_iter13_reg_reg[2]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_31_reg_5042_pp0_iter13_reg_reg ";
  attribute srl_name of \tmp_31_reg_5042_pp0_iter13_reg_reg[2]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_31_reg_5042_pp0_iter13_reg_reg[2]_srl2 ";
  attribute SOFT_HLUTNM of \tmp_31_reg_5042_pp0_iter13_reg_reg[2]_srl2_i_1\ : label is "soft_lutpair414";
  attribute srl_bus_name of \tmp_31_reg_5042_pp0_iter13_reg_reg[3]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_31_reg_5042_pp0_iter13_reg_reg ";
  attribute srl_name of \tmp_31_reg_5042_pp0_iter13_reg_reg[3]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_31_reg_5042_pp0_iter13_reg_reg[3]_srl2 ";
  attribute SOFT_HLUTNM of \tmp_31_reg_5042_pp0_iter13_reg_reg[3]_srl2_i_1\ : label is "soft_lutpair415";
  attribute srl_bus_name of \tmp_31_reg_5042_pp0_iter13_reg_reg[4]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_31_reg_5042_pp0_iter13_reg_reg ";
  attribute srl_name of \tmp_31_reg_5042_pp0_iter13_reg_reg[4]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_31_reg_5042_pp0_iter13_reg_reg[4]_srl2 ";
  attribute SOFT_HLUTNM of \tmp_31_reg_5042_pp0_iter13_reg_reg[4]_srl2_i_1\ : label is "soft_lutpair416";
  attribute srl_bus_name of \tmp_31_reg_5042_pp0_iter13_reg_reg[5]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_31_reg_5042_pp0_iter13_reg_reg ";
  attribute srl_name of \tmp_31_reg_5042_pp0_iter13_reg_reg[5]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_31_reg_5042_pp0_iter13_reg_reg[5]_srl2 ";
  attribute SOFT_HLUTNM of \tmp_31_reg_5042_pp0_iter13_reg_reg[5]_srl2_i_1\ : label is "soft_lutpair417";
  attribute srl_bus_name of \tmp_31_reg_5042_pp0_iter13_reg_reg[6]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_31_reg_5042_pp0_iter13_reg_reg ";
  attribute srl_name of \tmp_31_reg_5042_pp0_iter13_reg_reg[6]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_31_reg_5042_pp0_iter13_reg_reg[6]_srl2 ";
  attribute SOFT_HLUTNM of \tmp_31_reg_5042_pp0_iter13_reg_reg[6]_srl2_i_1\ : label is "soft_lutpair418";
  attribute srl_bus_name of \tmp_31_reg_5042_pp0_iter13_reg_reg[7]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_31_reg_5042_pp0_iter13_reg_reg ";
  attribute srl_name of \tmp_31_reg_5042_pp0_iter13_reg_reg[7]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_31_reg_5042_pp0_iter13_reg_reg[7]_srl2 ";
  attribute SOFT_HLUTNM of \tmp_31_reg_5042_pp0_iter13_reg_reg[7]_srl2_i_1\ : label is "soft_lutpair419";
  attribute srl_bus_name of \tmp_35_reg_5047_pp0_iter13_reg_reg[0]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_35_reg_5047_pp0_iter13_reg_reg ";
  attribute srl_name of \tmp_35_reg_5047_pp0_iter13_reg_reg[0]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_35_reg_5047_pp0_iter13_reg_reg[0]_srl2 ";
  attribute SOFT_HLUTNM of \tmp_35_reg_5047_pp0_iter13_reg_reg[0]_srl2_i_1\ : label is "soft_lutpair404";
  attribute srl_bus_name of \tmp_35_reg_5047_pp0_iter13_reg_reg[1]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_35_reg_5047_pp0_iter13_reg_reg ";
  attribute srl_name of \tmp_35_reg_5047_pp0_iter13_reg_reg[1]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_35_reg_5047_pp0_iter13_reg_reg[1]_srl2 ";
  attribute SOFT_HLUTNM of \tmp_35_reg_5047_pp0_iter13_reg_reg[1]_srl2_i_1\ : label is "soft_lutpair405";
  attribute srl_bus_name of \tmp_35_reg_5047_pp0_iter13_reg_reg[2]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_35_reg_5047_pp0_iter13_reg_reg ";
  attribute srl_name of \tmp_35_reg_5047_pp0_iter13_reg_reg[2]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_35_reg_5047_pp0_iter13_reg_reg[2]_srl2 ";
  attribute SOFT_HLUTNM of \tmp_35_reg_5047_pp0_iter13_reg_reg[2]_srl2_i_1\ : label is "soft_lutpair406";
  attribute srl_bus_name of \tmp_35_reg_5047_pp0_iter13_reg_reg[3]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_35_reg_5047_pp0_iter13_reg_reg ";
  attribute srl_name of \tmp_35_reg_5047_pp0_iter13_reg_reg[3]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_35_reg_5047_pp0_iter13_reg_reg[3]_srl2 ";
  attribute SOFT_HLUTNM of \tmp_35_reg_5047_pp0_iter13_reg_reg[3]_srl2_i_1\ : label is "soft_lutpair407";
  attribute srl_bus_name of \tmp_35_reg_5047_pp0_iter13_reg_reg[4]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_35_reg_5047_pp0_iter13_reg_reg ";
  attribute srl_name of \tmp_35_reg_5047_pp0_iter13_reg_reg[4]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_35_reg_5047_pp0_iter13_reg_reg[4]_srl2 ";
  attribute SOFT_HLUTNM of \tmp_35_reg_5047_pp0_iter13_reg_reg[4]_srl2_i_1\ : label is "soft_lutpair408";
  attribute srl_bus_name of \tmp_35_reg_5047_pp0_iter13_reg_reg[5]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_35_reg_5047_pp0_iter13_reg_reg ";
  attribute srl_name of \tmp_35_reg_5047_pp0_iter13_reg_reg[5]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_35_reg_5047_pp0_iter13_reg_reg[5]_srl2 ";
  attribute SOFT_HLUTNM of \tmp_35_reg_5047_pp0_iter13_reg_reg[5]_srl2_i_1\ : label is "soft_lutpair409";
  attribute srl_bus_name of \tmp_35_reg_5047_pp0_iter13_reg_reg[6]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_35_reg_5047_pp0_iter13_reg_reg ";
  attribute srl_name of \tmp_35_reg_5047_pp0_iter13_reg_reg[6]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_35_reg_5047_pp0_iter13_reg_reg[6]_srl2 ";
  attribute SOFT_HLUTNM of \tmp_35_reg_5047_pp0_iter13_reg_reg[6]_srl2_i_1\ : label is "soft_lutpair410";
  attribute srl_bus_name of \tmp_35_reg_5047_pp0_iter13_reg_reg[7]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_35_reg_5047_pp0_iter13_reg_reg ";
  attribute srl_name of \tmp_35_reg_5047_pp0_iter13_reg_reg[7]_srl2\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_35_reg_5047_pp0_iter13_reg_reg[7]_srl2 ";
  attribute SOFT_HLUTNM of \tmp_35_reg_5047_pp0_iter13_reg_reg[7]_srl2_i_1\ : label is "soft_lutpair411";
  attribute srl_bus_name of \tmp_45_reg_4517_pp0_iter8_reg_reg[0]_srl6\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_45_reg_4517_pp0_iter8_reg_reg ";
  attribute srl_name of \tmp_45_reg_4517_pp0_iter8_reg_reg[0]_srl6\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_45_reg_4517_pp0_iter8_reg_reg[0]_srl6 ";
  attribute srl_bus_name of \tmp_45_reg_4517_pp0_iter8_reg_reg[1]_srl6\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_45_reg_4517_pp0_iter8_reg_reg ";
  attribute srl_name of \tmp_45_reg_4517_pp0_iter8_reg_reg[1]_srl6\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_45_reg_4517_pp0_iter8_reg_reg[1]_srl6 ";
  attribute srl_bus_name of \tmp_45_reg_4517_pp0_iter8_reg_reg[2]_srl6\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_45_reg_4517_pp0_iter8_reg_reg ";
  attribute srl_name of \tmp_45_reg_4517_pp0_iter8_reg_reg[2]_srl6\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_45_reg_4517_pp0_iter8_reg_reg[2]_srl6 ";
  attribute srl_bus_name of \tmp_45_reg_4517_pp0_iter8_reg_reg[3]_srl6\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_45_reg_4517_pp0_iter8_reg_reg ";
  attribute srl_name of \tmp_45_reg_4517_pp0_iter8_reg_reg[3]_srl6\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_45_reg_4517_pp0_iter8_reg_reg[3]_srl6 ";
  attribute srl_bus_name of \tmp_51_reg_4522_pp0_iter9_reg_reg[0]_srl7\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_51_reg_4522_pp0_iter9_reg_reg ";
  attribute srl_name of \tmp_51_reg_4522_pp0_iter9_reg_reg[0]_srl7\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_51_reg_4522_pp0_iter9_reg_reg[0]_srl7 ";
  attribute srl_bus_name of \tmp_51_reg_4522_pp0_iter9_reg_reg[1]_srl7\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_51_reg_4522_pp0_iter9_reg_reg ";
  attribute srl_name of \tmp_51_reg_4522_pp0_iter9_reg_reg[1]_srl7\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_51_reg_4522_pp0_iter9_reg_reg[1]_srl7 ";
  attribute srl_bus_name of \tmp_51_reg_4522_pp0_iter9_reg_reg[2]_srl7\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_51_reg_4522_pp0_iter9_reg_reg ";
  attribute srl_name of \tmp_51_reg_4522_pp0_iter9_reg_reg[2]_srl7\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_51_reg_4522_pp0_iter9_reg_reg[2]_srl7 ";
  attribute srl_bus_name of \tmp_51_reg_4522_pp0_iter9_reg_reg[3]_srl7\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_51_reg_4522_pp0_iter9_reg_reg ";
  attribute srl_name of \tmp_51_reg_4522_pp0_iter9_reg_reg[3]_srl7\ : label is "inst/\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_51_reg_4522_pp0_iter9_reg_reg[3]_srl7 ";
begin
  ap_enable_reg_pp0_iter20 <= \^ap_enable_reg_pp0_iter20\;
\add_ln61_2_reg_5152[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter16,
      I1 => gmem_0_WREADY,
      I2 => \^ap_enable_reg_pp0_iter20\,
      O => add_ln61_2_reg_51520
    );
\add_ln61_2_reg_5152_pp0_iter17_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln61_2_reg_5152(0),
      Q => add_ln61_2_reg_5152_pp0_iter17_reg(0),
      R => '0'
    );
\add_ln61_2_reg_5152_pp0_iter17_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln61_2_reg_5152(10),
      Q => add_ln61_2_reg_5152_pp0_iter17_reg(10),
      R => '0'
    );
\add_ln61_2_reg_5152_pp0_iter17_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln61_2_reg_5152(11),
      Q => add_ln61_2_reg_5152_pp0_iter17_reg(11),
      R => '0'
    );
\add_ln61_2_reg_5152_pp0_iter17_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln61_2_reg_5152(12),
      Q => add_ln61_2_reg_5152_pp0_iter17_reg(12),
      R => '0'
    );
\add_ln61_2_reg_5152_pp0_iter17_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln61_2_reg_5152(13),
      Q => add_ln61_2_reg_5152_pp0_iter17_reg(13),
      R => '0'
    );
\add_ln61_2_reg_5152_pp0_iter17_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln61_2_reg_5152(14),
      Q => add_ln61_2_reg_5152_pp0_iter17_reg(14),
      R => '0'
    );
\add_ln61_2_reg_5152_pp0_iter17_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln61_2_reg_5152(15),
      Q => add_ln61_2_reg_5152_pp0_iter17_reg(15),
      R => '0'
    );
\add_ln61_2_reg_5152_pp0_iter17_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln61_2_reg_5152(1),
      Q => add_ln61_2_reg_5152_pp0_iter17_reg(1),
      R => '0'
    );
\add_ln61_2_reg_5152_pp0_iter17_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln61_2_reg_5152(2),
      Q => add_ln61_2_reg_5152_pp0_iter17_reg(2),
      R => '0'
    );
\add_ln61_2_reg_5152_pp0_iter17_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln61_2_reg_5152(3),
      Q => add_ln61_2_reg_5152_pp0_iter17_reg(3),
      R => '0'
    );
\add_ln61_2_reg_5152_pp0_iter17_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln61_2_reg_5152(4),
      Q => add_ln61_2_reg_5152_pp0_iter17_reg(4),
      R => '0'
    );
\add_ln61_2_reg_5152_pp0_iter17_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln61_2_reg_5152(5),
      Q => add_ln61_2_reg_5152_pp0_iter17_reg(5),
      R => '0'
    );
\add_ln61_2_reg_5152_pp0_iter17_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln61_2_reg_5152(6),
      Q => add_ln61_2_reg_5152_pp0_iter17_reg(6),
      R => '0'
    );
\add_ln61_2_reg_5152_pp0_iter17_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln61_2_reg_5152(7),
      Q => add_ln61_2_reg_5152_pp0_iter17_reg(7),
      R => '0'
    );
\add_ln61_2_reg_5152_pp0_iter17_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln61_2_reg_5152(8),
      Q => add_ln61_2_reg_5152_pp0_iter17_reg(8),
      R => '0'
    );
\add_ln61_2_reg_5152_pp0_iter17_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln61_2_reg_5152(9),
      Q => add_ln61_2_reg_5152_pp0_iter17_reg(9),
      R => '0'
    );
\add_ln61_2_reg_5152_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_2_reg_51520,
      D => P(0),
      Q => add_ln61_2_reg_5152(0),
      R => '0'
    );
\add_ln61_2_reg_5152_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_2_reg_51520,
      D => P(10),
      Q => add_ln61_2_reg_5152(10),
      R => '0'
    );
\add_ln61_2_reg_5152_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_2_reg_51520,
      D => P(11),
      Q => add_ln61_2_reg_5152(11),
      R => '0'
    );
\add_ln61_2_reg_5152_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_2_reg_51520,
      D => P(12),
      Q => add_ln61_2_reg_5152(12),
      R => '0'
    );
\add_ln61_2_reg_5152_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_2_reg_51520,
      D => P(13),
      Q => add_ln61_2_reg_5152(13),
      R => '0'
    );
\add_ln61_2_reg_5152_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_2_reg_51520,
      D => P(14),
      Q => add_ln61_2_reg_5152(14),
      R => '0'
    );
\add_ln61_2_reg_5152_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_2_reg_51520,
      D => P(15),
      Q => add_ln61_2_reg_5152(15),
      R => '0'
    );
\add_ln61_2_reg_5152_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_2_reg_51520,
      D => P(1),
      Q => add_ln61_2_reg_5152(1),
      R => '0'
    );
\add_ln61_2_reg_5152_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_2_reg_51520,
      D => P(2),
      Q => add_ln61_2_reg_5152(2),
      R => '0'
    );
\add_ln61_2_reg_5152_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_2_reg_51520,
      D => P(3),
      Q => add_ln61_2_reg_5152(3),
      R => '0'
    );
\add_ln61_2_reg_5152_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_2_reg_51520,
      D => P(4),
      Q => add_ln61_2_reg_5152(4),
      R => '0'
    );
\add_ln61_2_reg_5152_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_2_reg_51520,
      D => P(5),
      Q => add_ln61_2_reg_5152(5),
      R => '0'
    );
\add_ln61_2_reg_5152_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_2_reg_51520,
      D => P(6),
      Q => add_ln61_2_reg_5152(6),
      R => '0'
    );
\add_ln61_2_reg_5152_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_2_reg_51520,
      D => P(7),
      Q => add_ln61_2_reg_5152(7),
      R => '0'
    );
\add_ln61_2_reg_5152_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_2_reg_51520,
      D => P(8),
      Q => add_ln61_2_reg_5152(8),
      R => '0'
    );
\add_ln61_2_reg_5152_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_2_reg_51520,
      D => P(9),
      Q => add_ln61_2_reg_5152(9),
      R => '0'
    );
\add_ln61_3_reg_5157_pp0_iter17_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln61_3_reg_5157(0),
      Q => add_ln61_3_reg_5157_pp0_iter17_reg(0),
      R => '0'
    );
\add_ln61_3_reg_5157_pp0_iter17_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln61_3_reg_5157(10),
      Q => add_ln61_3_reg_5157_pp0_iter17_reg(10),
      R => '0'
    );
\add_ln61_3_reg_5157_pp0_iter17_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln61_3_reg_5157(11),
      Q => add_ln61_3_reg_5157_pp0_iter17_reg(11),
      R => '0'
    );
\add_ln61_3_reg_5157_pp0_iter17_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln61_3_reg_5157(12),
      Q => add_ln61_3_reg_5157_pp0_iter17_reg(12),
      R => '0'
    );
\add_ln61_3_reg_5157_pp0_iter17_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln61_3_reg_5157(13),
      Q => add_ln61_3_reg_5157_pp0_iter17_reg(13),
      R => '0'
    );
\add_ln61_3_reg_5157_pp0_iter17_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln61_3_reg_5157(14),
      Q => add_ln61_3_reg_5157_pp0_iter17_reg(14),
      R => '0'
    );
\add_ln61_3_reg_5157_pp0_iter17_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln61_3_reg_5157(15),
      Q => add_ln61_3_reg_5157_pp0_iter17_reg(15),
      R => '0'
    );
\add_ln61_3_reg_5157_pp0_iter17_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln61_3_reg_5157(1),
      Q => add_ln61_3_reg_5157_pp0_iter17_reg(1),
      R => '0'
    );
\add_ln61_3_reg_5157_pp0_iter17_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln61_3_reg_5157(2),
      Q => add_ln61_3_reg_5157_pp0_iter17_reg(2),
      R => '0'
    );
\add_ln61_3_reg_5157_pp0_iter17_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln61_3_reg_5157(3),
      Q => add_ln61_3_reg_5157_pp0_iter17_reg(3),
      R => '0'
    );
\add_ln61_3_reg_5157_pp0_iter17_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln61_3_reg_5157(4),
      Q => add_ln61_3_reg_5157_pp0_iter17_reg(4),
      R => '0'
    );
\add_ln61_3_reg_5157_pp0_iter17_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln61_3_reg_5157(5),
      Q => add_ln61_3_reg_5157_pp0_iter17_reg(5),
      R => '0'
    );
\add_ln61_3_reg_5157_pp0_iter17_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln61_3_reg_5157(6),
      Q => add_ln61_3_reg_5157_pp0_iter17_reg(6),
      R => '0'
    );
\add_ln61_3_reg_5157_pp0_iter17_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln61_3_reg_5157(7),
      Q => add_ln61_3_reg_5157_pp0_iter17_reg(7),
      R => '0'
    );
\add_ln61_3_reg_5157_pp0_iter17_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln61_3_reg_5157(8),
      Q => add_ln61_3_reg_5157_pp0_iter17_reg(8),
      R => '0'
    );
\add_ln61_3_reg_5157_pp0_iter17_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln61_3_reg_5157(9),
      Q => add_ln61_3_reg_5157_pp0_iter17_reg(9),
      R => '0'
    );
\add_ln61_3_reg_5157_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_2_reg_51520,
      D => mac_muladd_8s_8s_16s_16_4_1_U81_n_22,
      Q => add_ln61_3_reg_5157(0),
      R => '0'
    );
\add_ln61_3_reg_5157_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_2_reg_51520,
      D => mac_muladd_8s_8s_16s_16_4_1_U81_n_12,
      Q => add_ln61_3_reg_5157(10),
      R => '0'
    );
\add_ln61_3_reg_5157_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_2_reg_51520,
      D => mac_muladd_8s_8s_16s_16_4_1_U81_n_11,
      Q => add_ln61_3_reg_5157(11),
      R => '0'
    );
\add_ln61_3_reg_5157_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_2_reg_51520,
      D => mac_muladd_8s_8s_16s_16_4_1_U81_n_10,
      Q => add_ln61_3_reg_5157(12),
      R => '0'
    );
\add_ln61_3_reg_5157_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_2_reg_51520,
      D => mac_muladd_8s_8s_16s_16_4_1_U81_n_9,
      Q => add_ln61_3_reg_5157(13),
      R => '0'
    );
\add_ln61_3_reg_5157_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_2_reg_51520,
      D => mac_muladd_8s_8s_16s_16_4_1_U81_n_8,
      Q => add_ln61_3_reg_5157(14),
      R => '0'
    );
\add_ln61_3_reg_5157_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_2_reg_51520,
      D => mac_muladd_8s_8s_16s_16_4_1_U81_n_7,
      Q => add_ln61_3_reg_5157(15),
      R => '0'
    );
\add_ln61_3_reg_5157_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_2_reg_51520,
      D => mac_muladd_8s_8s_16s_16_4_1_U81_n_21,
      Q => add_ln61_3_reg_5157(1),
      R => '0'
    );
\add_ln61_3_reg_5157_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_2_reg_51520,
      D => mac_muladd_8s_8s_16s_16_4_1_U81_n_20,
      Q => add_ln61_3_reg_5157(2),
      R => '0'
    );
\add_ln61_3_reg_5157_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_2_reg_51520,
      D => mac_muladd_8s_8s_16s_16_4_1_U81_n_19,
      Q => add_ln61_3_reg_5157(3),
      R => '0'
    );
\add_ln61_3_reg_5157_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_2_reg_51520,
      D => mac_muladd_8s_8s_16s_16_4_1_U81_n_18,
      Q => add_ln61_3_reg_5157(4),
      R => '0'
    );
\add_ln61_3_reg_5157_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_2_reg_51520,
      D => mac_muladd_8s_8s_16s_16_4_1_U81_n_17,
      Q => add_ln61_3_reg_5157(5),
      R => '0'
    );
\add_ln61_3_reg_5157_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_2_reg_51520,
      D => mac_muladd_8s_8s_16s_16_4_1_U81_n_16,
      Q => add_ln61_3_reg_5157(6),
      R => '0'
    );
\add_ln61_3_reg_5157_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_2_reg_51520,
      D => mac_muladd_8s_8s_16s_16_4_1_U81_n_15,
      Q => add_ln61_3_reg_5157(7),
      R => '0'
    );
\add_ln61_3_reg_5157_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_2_reg_51520,
      D => mac_muladd_8s_8s_16s_16_4_1_U81_n_14,
      Q => add_ln61_3_reg_5157(8),
      R => '0'
    );
\add_ln61_3_reg_5157_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_2_reg_51520,
      D => mac_muladd_8s_8s_16s_16_4_1_U81_n_13,
      Q => add_ln61_3_reg_5157(9),
      R => '0'
    );
\add_ln61_5_reg_5162_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_2_reg_51520,
      D => mac_muladd_8s_8s_16s_16_4_1_U82_n_46,
      Q => add_ln61_5_reg_5162(0),
      R => '0'
    );
\add_ln61_5_reg_5162_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_2_reg_51520,
      D => mac_muladd_8s_8s_16s_16_4_1_U82_n_36,
      Q => add_ln61_5_reg_5162(10),
      R => '0'
    );
\add_ln61_5_reg_5162_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_2_reg_51520,
      D => mac_muladd_8s_8s_16s_16_4_1_U82_n_35,
      Q => add_ln61_5_reg_5162(11),
      R => '0'
    );
\add_ln61_5_reg_5162_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_2_reg_51520,
      D => mac_muladd_8s_8s_16s_16_4_1_U82_n_34,
      Q => add_ln61_5_reg_5162(12),
      R => '0'
    );
\add_ln61_5_reg_5162_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_2_reg_51520,
      D => mac_muladd_8s_8s_16s_16_4_1_U82_n_33,
      Q => add_ln61_5_reg_5162(13),
      R => '0'
    );
\add_ln61_5_reg_5162_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_2_reg_51520,
      D => mac_muladd_8s_8s_16s_16_4_1_U82_n_32,
      Q => add_ln61_5_reg_5162(14),
      R => '0'
    );
\add_ln61_5_reg_5162_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_2_reg_51520,
      D => mac_muladd_8s_8s_16s_16_4_1_U82_n_31,
      Q => add_ln61_5_reg_5162(15),
      R => '0'
    );
\add_ln61_5_reg_5162_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_2_reg_51520,
      D => mac_muladd_8s_8s_16s_16_4_1_U82_n_45,
      Q => add_ln61_5_reg_5162(1),
      R => '0'
    );
\add_ln61_5_reg_5162_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_2_reg_51520,
      D => mac_muladd_8s_8s_16s_16_4_1_U82_n_44,
      Q => add_ln61_5_reg_5162(2),
      R => '0'
    );
\add_ln61_5_reg_5162_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_2_reg_51520,
      D => mac_muladd_8s_8s_16s_16_4_1_U82_n_43,
      Q => add_ln61_5_reg_5162(3),
      R => '0'
    );
\add_ln61_5_reg_5162_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_2_reg_51520,
      D => mac_muladd_8s_8s_16s_16_4_1_U82_n_42,
      Q => add_ln61_5_reg_5162(4),
      R => '0'
    );
\add_ln61_5_reg_5162_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_2_reg_51520,
      D => mac_muladd_8s_8s_16s_16_4_1_U82_n_41,
      Q => add_ln61_5_reg_5162(5),
      R => '0'
    );
\add_ln61_5_reg_5162_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_2_reg_51520,
      D => mac_muladd_8s_8s_16s_16_4_1_U82_n_40,
      Q => add_ln61_5_reg_5162(6),
      R => '0'
    );
\add_ln61_5_reg_5162_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_2_reg_51520,
      D => mac_muladd_8s_8s_16s_16_4_1_U82_n_39,
      Q => add_ln61_5_reg_5162(7),
      R => '0'
    );
\add_ln61_5_reg_5162_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_2_reg_51520,
      D => mac_muladd_8s_8s_16s_16_4_1_U82_n_38,
      Q => add_ln61_5_reg_5162(8),
      R => '0'
    );
\add_ln61_5_reg_5162_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_2_reg_51520,
      D => mac_muladd_8s_8s_16s_16_4_1_U82_n_37,
      Q => add_ln61_5_reg_5162(9),
      R => '0'
    );
\add_ln61_8_reg_5172[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_8s_16ns_16_4_1_U84_n_4,
      I1 => add_ln61_5_reg_5162(11),
      O => \add_ln61_8_reg_5172[11]_i_2_n_0\
    );
\add_ln61_8_reg_5172[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_8s_16ns_16_4_1_U84_n_5,
      I1 => add_ln61_5_reg_5162(10),
      O => \add_ln61_8_reg_5172[11]_i_3_n_0\
    );
\add_ln61_8_reg_5172[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_8s_16ns_16_4_1_U84_n_6,
      I1 => add_ln61_5_reg_5162(9),
      O => \add_ln61_8_reg_5172[11]_i_4_n_0\
    );
\add_ln61_8_reg_5172[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_8s_16ns_16_4_1_U84_n_7,
      I1 => add_ln61_5_reg_5162(8),
      O => \add_ln61_8_reg_5172[11]_i_5_n_0\
    );
\add_ln61_8_reg_5172[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_8s_16ns_16_4_1_U84_n_0,
      I1 => add_ln61_5_reg_5162(15),
      O => \add_ln61_8_reg_5172[15]_i_2_n_0\
    );
\add_ln61_8_reg_5172[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_8s_16ns_16_4_1_U84_n_1,
      I1 => add_ln61_5_reg_5162(14),
      O => \add_ln61_8_reg_5172[15]_i_3_n_0\
    );
\add_ln61_8_reg_5172[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_8s_16ns_16_4_1_U84_n_2,
      I1 => add_ln61_5_reg_5162(13),
      O => \add_ln61_8_reg_5172[15]_i_4_n_0\
    );
\add_ln61_8_reg_5172[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_8s_16ns_16_4_1_U84_n_3,
      I1 => add_ln61_5_reg_5162(12),
      O => \add_ln61_8_reg_5172[15]_i_5_n_0\
    );
\add_ln61_8_reg_5172[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_8s_16ns_16_4_1_U84_n_12,
      I1 => add_ln61_5_reg_5162(3),
      O => \add_ln61_8_reg_5172[3]_i_2_n_0\
    );
\add_ln61_8_reg_5172[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_8s_16ns_16_4_1_U84_n_13,
      I1 => add_ln61_5_reg_5162(2),
      O => \add_ln61_8_reg_5172[3]_i_3_n_0\
    );
\add_ln61_8_reg_5172[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_8s_16ns_16_4_1_U84_n_14,
      I1 => add_ln61_5_reg_5162(1),
      O => \add_ln61_8_reg_5172[3]_i_4_n_0\
    );
\add_ln61_8_reg_5172[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_8s_16ns_16_4_1_U84_n_15,
      I1 => add_ln61_5_reg_5162(0),
      O => \add_ln61_8_reg_5172[3]_i_5_n_0\
    );
\add_ln61_8_reg_5172[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_8s_16ns_16_4_1_U84_n_8,
      I1 => add_ln61_5_reg_5162(7),
      O => \add_ln61_8_reg_5172[7]_i_2_n_0\
    );
\add_ln61_8_reg_5172[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_8s_16ns_16_4_1_U84_n_9,
      I1 => add_ln61_5_reg_5162(6),
      O => \add_ln61_8_reg_5172[7]_i_3_n_0\
    );
\add_ln61_8_reg_5172[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_8s_16ns_16_4_1_U84_n_10,
      I1 => add_ln61_5_reg_5162(5),
      O => \add_ln61_8_reg_5172[7]_i_4_n_0\
    );
\add_ln61_8_reg_5172[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_8s_16ns_16_4_1_U84_n_11,
      I1 => add_ln61_5_reg_5162(4),
      O => \add_ln61_8_reg_5172[7]_i_5_n_0\
    );
\add_ln61_8_reg_5172_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln61_8_fu_3620_p2(0),
      Q => add_ln61_8_reg_5172(0),
      R => '0'
    );
\add_ln61_8_reg_5172_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln61_8_fu_3620_p2(10),
      Q => add_ln61_8_reg_5172(10),
      R => '0'
    );
\add_ln61_8_reg_5172_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln61_8_fu_3620_p2(11),
      Q => add_ln61_8_reg_5172(11),
      R => '0'
    );
\add_ln61_8_reg_5172_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln61_8_reg_5172_reg[7]_i_1_n_0\,
      CO(3) => \add_ln61_8_reg_5172_reg[11]_i_1_n_0\,
      CO(2) => \add_ln61_8_reg_5172_reg[11]_i_1_n_1\,
      CO(1) => \add_ln61_8_reg_5172_reg[11]_i_1_n_2\,
      CO(0) => \add_ln61_8_reg_5172_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_8s_16ns_16_4_1_U84_n_4,
      DI(2) => mac_muladd_8s_8s_16ns_16_4_1_U84_n_5,
      DI(1) => mac_muladd_8s_8s_16ns_16_4_1_U84_n_6,
      DI(0) => mac_muladd_8s_8s_16ns_16_4_1_U84_n_7,
      O(3 downto 0) => add_ln61_8_fu_3620_p2(11 downto 8),
      S(3) => \add_ln61_8_reg_5172[11]_i_2_n_0\,
      S(2) => \add_ln61_8_reg_5172[11]_i_3_n_0\,
      S(1) => \add_ln61_8_reg_5172[11]_i_4_n_0\,
      S(0) => \add_ln61_8_reg_5172[11]_i_5_n_0\
    );
\add_ln61_8_reg_5172_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln61_8_fu_3620_p2(12),
      Q => add_ln61_8_reg_5172(12),
      R => '0'
    );
\add_ln61_8_reg_5172_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln61_8_fu_3620_p2(13),
      Q => add_ln61_8_reg_5172(13),
      R => '0'
    );
\add_ln61_8_reg_5172_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln61_8_fu_3620_p2(14),
      Q => add_ln61_8_reg_5172(14),
      R => '0'
    );
\add_ln61_8_reg_5172_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln61_8_fu_3620_p2(15),
      Q => add_ln61_8_reg_5172(15),
      R => '0'
    );
\add_ln61_8_reg_5172_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln61_8_reg_5172_reg[11]_i_1_n_0\,
      CO(3) => \NLW_add_ln61_8_reg_5172_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln61_8_reg_5172_reg[15]_i_1_n_1\,
      CO(1) => \add_ln61_8_reg_5172_reg[15]_i_1_n_2\,
      CO(0) => \add_ln61_8_reg_5172_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => mac_muladd_8s_8s_16ns_16_4_1_U84_n_1,
      DI(1) => mac_muladd_8s_8s_16ns_16_4_1_U84_n_2,
      DI(0) => mac_muladd_8s_8s_16ns_16_4_1_U84_n_3,
      O(3 downto 0) => add_ln61_8_fu_3620_p2(15 downto 12),
      S(3) => \add_ln61_8_reg_5172[15]_i_2_n_0\,
      S(2) => \add_ln61_8_reg_5172[15]_i_3_n_0\,
      S(1) => \add_ln61_8_reg_5172[15]_i_4_n_0\,
      S(0) => \add_ln61_8_reg_5172[15]_i_5_n_0\
    );
\add_ln61_8_reg_5172_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln61_8_fu_3620_p2(1),
      Q => add_ln61_8_reg_5172(1),
      R => '0'
    );
\add_ln61_8_reg_5172_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln61_8_fu_3620_p2(2),
      Q => add_ln61_8_reg_5172(2),
      R => '0'
    );
\add_ln61_8_reg_5172_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln61_8_fu_3620_p2(3),
      Q => add_ln61_8_reg_5172(3),
      R => '0'
    );
\add_ln61_8_reg_5172_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln61_8_reg_5172_reg[3]_i_1_n_0\,
      CO(2) => \add_ln61_8_reg_5172_reg[3]_i_1_n_1\,
      CO(1) => \add_ln61_8_reg_5172_reg[3]_i_1_n_2\,
      CO(0) => \add_ln61_8_reg_5172_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_8s_16ns_16_4_1_U84_n_12,
      DI(2) => mac_muladd_8s_8s_16ns_16_4_1_U84_n_13,
      DI(1) => mac_muladd_8s_8s_16ns_16_4_1_U84_n_14,
      DI(0) => mac_muladd_8s_8s_16ns_16_4_1_U84_n_15,
      O(3 downto 0) => add_ln61_8_fu_3620_p2(3 downto 0),
      S(3) => \add_ln61_8_reg_5172[3]_i_2_n_0\,
      S(2) => \add_ln61_8_reg_5172[3]_i_3_n_0\,
      S(1) => \add_ln61_8_reg_5172[3]_i_4_n_0\,
      S(0) => \add_ln61_8_reg_5172[3]_i_5_n_0\
    );
\add_ln61_8_reg_5172_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln61_8_fu_3620_p2(4),
      Q => add_ln61_8_reg_5172(4),
      R => '0'
    );
\add_ln61_8_reg_5172_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln61_8_fu_3620_p2(5),
      Q => add_ln61_8_reg_5172(5),
      R => '0'
    );
\add_ln61_8_reg_5172_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln61_8_fu_3620_p2(6),
      Q => add_ln61_8_reg_5172(6),
      R => '0'
    );
\add_ln61_8_reg_5172_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln61_8_fu_3620_p2(7),
      Q => add_ln61_8_reg_5172(7),
      R => '0'
    );
\add_ln61_8_reg_5172_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln61_8_reg_5172_reg[3]_i_1_n_0\,
      CO(3) => \add_ln61_8_reg_5172_reg[7]_i_1_n_0\,
      CO(2) => \add_ln61_8_reg_5172_reg[7]_i_1_n_1\,
      CO(1) => \add_ln61_8_reg_5172_reg[7]_i_1_n_2\,
      CO(0) => \add_ln61_8_reg_5172_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_8s_16ns_16_4_1_U84_n_8,
      DI(2) => mac_muladd_8s_8s_16ns_16_4_1_U84_n_9,
      DI(1) => mac_muladd_8s_8s_16ns_16_4_1_U84_n_10,
      DI(0) => mac_muladd_8s_8s_16ns_16_4_1_U84_n_11,
      O(3 downto 0) => add_ln61_8_fu_3620_p2(7 downto 4),
      S(3) => \add_ln61_8_reg_5172[7]_i_2_n_0\,
      S(2) => \add_ln61_8_reg_5172[7]_i_3_n_0\,
      S(1) => \add_ln61_8_reg_5172[7]_i_4_n_0\,
      S(0) => \add_ln61_8_reg_5172[7]_i_5_n_0\
    );
\add_ln61_8_reg_5172_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln61_8_fu_3620_p2(8),
      Q => add_ln61_8_reg_5172(8),
      R => '0'
    );
\add_ln61_8_reg_5172_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln61_8_fu_3620_p2(9),
      Q => add_ln61_8_reg_5172(9),
      R => '0'
    );
\add_ln61_reg_4512[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => icmp_ln54_reg_4484,
      I1 => j_fu_440(0),
      O => add_ln61_fu_2359_p2(0)
    );
\add_ln61_reg_4512[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000007FFF00"
    )
        port map (
      I0 => j_fu_440(4),
      I1 => j_fu_440(3),
      I2 => j_fu_440(2),
      I3 => j_fu_440(0),
      I4 => j_fu_440(1),
      I5 => icmp_ln54_reg_4484,
      O => add_ln61_fu_2359_p2(1)
    );
\add_ln61_reg_4512[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1044144414441444"
    )
        port map (
      I0 => icmp_ln54_reg_4484,
      I1 => j_fu_440(2),
      I2 => j_fu_440(0),
      I3 => j_fu_440(1),
      I4 => j_fu_440(3),
      I5 => j_fu_440(4),
      O => add_ln61_fu_2359_p2(2)
    );
\add_ln61_reg_4512[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00003CCC00004CCC"
    )
        port map (
      I0 => j_fu_440(4),
      I1 => j_fu_440(3),
      I2 => j_fu_440(2),
      I3 => j_fu_440(1),
      I4 => icmp_ln54_reg_4484,
      I5 => j_fu_440(0),
      O => add_ln61_fu_2359_p2(3)
    );
\add_ln61_reg_4512[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040A0A0A0A0A0A0A"
    )
        port map (
      I0 => j_fu_440(4),
      I1 => j_fu_440(0),
      I2 => icmp_ln54_reg_4484,
      I3 => j_fu_440(1),
      I4 => j_fu_440(2),
      I5 => j_fu_440(3),
      O => add_ln61_fu_2359_p2(4)
    );
\add_ln61_reg_4512_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln61_fu_2359_p2(0),
      Q => add_ln61_reg_4512(0),
      R => '0'
    );
\add_ln61_reg_4512_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln61_fu_2359_p2(1),
      Q => add_ln61_reg_4512(1),
      R => '0'
    );
\add_ln61_reg_4512_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln61_fu_2359_p2(2),
      Q => add_ln61_reg_4512(2),
      R => '0'
    );
\add_ln61_reg_4512_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln61_fu_2359_p2(3),
      Q => add_ln61_reg_4512(3),
      R => '0'
    );
\add_ln61_reg_4512_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln61_fu_2359_p2(4),
      Q => add_ln61_reg_4512(4),
      R => '0'
    );
\ap_CS_fsm[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter20\,
      I1 => gmem_0_WREADY,
      O => \ap_CS_fsm[27]_i_2_n_0\
    );
ap_enable_reg_pp0_iter10_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter9_reg_gate_n_0,
      Q => ap_enable_reg_pp0_iter10_reg_n_0,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter11_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter10_reg_n_0,
      Q => ap_enable_reg_pp0_iter11,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter14_reg_srl3___grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_enable_reg_pp0_iter4_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ap_enable_reg_pp0_iter11,
      Q => \ap_enable_reg_pp0_iter14_reg_srl3___grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_enable_reg_pp0_iter4_reg_r_n_0\
    );
ap_enable_reg_pp0_iter15_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter15_reg_grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_enable_reg_pp0_iter5_reg_r_n_0,
      I1 => ap_enable_reg_pp0_iter5_reg_r_n_0,
      O => ap_enable_reg_pp0_iter15_reg_gate_n_0
    );
ap_enable_reg_pp0_iter15_reg_grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_enable_reg_pp0_iter5_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_enable_reg_pp0_iter14_reg_srl3___grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_enable_reg_pp0_iter4_reg_r_n_0\,
      Q => ap_enable_reg_pp0_iter15_reg_grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_enable_reg_pp0_iter5_reg_r_n_0,
      R => '0'
    );
ap_enable_reg_pp0_iter16_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter15_reg_gate_n_0,
      Q => ap_enable_reg_pp0_iter16,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter18_reg_srl2___grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_enable_reg_pp0_iter3_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ap_enable_reg_pp0_iter16,
      Q => \ap_enable_reg_pp0_iter18_reg_srl2___grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_enable_reg_pp0_iter3_reg_r_n_0\
    );
ap_enable_reg_pp0_iter19_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter19_reg_grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_enable_reg_pp0_iter4_reg_r_n_0,
      I1 => ap_enable_reg_pp0_iter4_reg_r_n_0,
      O => ap_enable_reg_pp0_iter19_reg_gate_n_0
    );
ap_enable_reg_pp0_iter19_reg_grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_enable_reg_pp0_iter4_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_enable_reg_pp0_iter18_reg_srl2___grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_enable_reg_pp0_iter3_reg_r_n_0\,
      Q => ap_enable_reg_pp0_iter19_reg_grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_enable_reg_pp0_iter4_reg_r_n_0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_31,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
ap_enable_reg_pp0_iter20_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter19_reg_gate_n_0,
      Q => \^ap_enable_reg_pp0_iter20\,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => '1',
      Q => ap_enable_reg_pp0_iter2_reg_r_n_0,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter2_reg_r_n_0,
      Q => ap_enable_reg_pp0_iter3_reg_r_n_0,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter4_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter3_reg_r_n_0,
      Q => ap_enable_reg_pp0_iter4_reg_r_n_0,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter5_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter4_reg_r_n_0,
      Q => ap_enable_reg_pp0_iter5_reg_r_n_0,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter6_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter5_reg_r_n_0,
      Q => ap_enable_reg_pp0_iter6_reg_r_n_0,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter7_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter6_reg_r_n_0,
      Q => ap_enable_reg_pp0_iter7_reg_r_n_0,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter8_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter7_reg_r_n_0,
      Q => ap_enable_reg_pp0_iter8_reg_r_n_0,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter8_reg_srl7___grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_enable_reg_pp0_iter8_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ap_enable_reg_pp0_iter1,
      Q => \ap_enable_reg_pp0_iter8_reg_srl7___grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_enable_reg_pp0_iter8_reg_r_n_0\
    );
ap_enable_reg_pp0_iter9_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter9_reg_grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_enable_reg_pp0_iter9_reg_r_n_0,
      I1 => ap_enable_reg_pp0_iter9_reg_r_n_0,
      O => ap_enable_reg_pp0_iter9_reg_gate_n_0
    );
ap_enable_reg_pp0_iter9_reg_grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_enable_reg_pp0_iter9_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_enable_reg_pp0_iter8_reg_srl7___grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_enable_reg_pp0_iter8_reg_r_n_0\,
      Q => ap_enable_reg_pp0_iter9_reg_grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_enable_reg_pp0_iter9_reg_r_n_0,
      R => '0'
    );
ap_enable_reg_pp0_iter9_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter8_reg_r_n_0,
      Q => ap_enable_reg_pp0_iter9_reg_r_n_0,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter18_reg_reg_srl18: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10001",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter18_reg_reg_srl18_n_0,
      Q31 => NLW_ap_loop_exit_ready_pp0_iter18_reg_reg_srl18_Q31_UNCONNECTED
    );
\ap_loop_exit_ready_pp0_iter19_reg_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_loop_exit_ready_pp0_iter18_reg_reg_srl18_n_0,
      Q => ap_loop_exit_ready_pp0_iter19_reg,
      R => '0'
    );
\c_fu_452[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter10_reg_n_0,
      I1 => gmem_0_WREADY,
      I2 => \^ap_enable_reg_pp0_iter20\,
      O => c_fu_452
    );
\c_fu_452_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => c_fu_452,
      D => select_ln53_2_fu_2476_p3(0),
      Q => c_fu_452_reg(0),
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\c_fu_452_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => c_fu_452,
      D => select_ln53_2_fu_2476_p3(1),
      Q => c_fu_452_reg(1),
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\c_fu_452_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => c_fu_452,
      D => select_ln53_2_fu_2476_p3(2),
      Q => c_fu_452_reg(2),
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\c_fu_452_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => c_fu_452,
      D => select_ln53_2_fu_2476_p3(3),
      Q => c_fu_452_reg(3),
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\c_fu_452_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => c_fu_452,
      D => select_ln53_2_fu_2476_p3(4),
      Q => c_fu_452_reg(4),
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_flow_control_loop_pipe_sequential_init_26
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_16,
      add_ln53_1_fu_2236_p2(13 downto 0) => add_ln53_1_fu_2236_p2(13 downto 0),
      \ap_CS_fsm_reg[27]\ => \ap_CS_fsm[27]_i_2_n_0\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg => \^ap_enable_reg_pp0_iter20\,
      ap_enable_reg_pp0_iter1_reg_0 => \indvar_flatten54_fu_456[13]_i_5_n_0\,
      ap_enable_reg_pp0_iter1_reg_1 => \indvar_flatten54_fu_456[13]_i_7_n_0\,
      ap_enable_reg_pp0_iter20_reg => ap_enable_reg_pp0_iter20_reg_0,
      ap_enable_reg_pp0_iter20_reg_0 => flow_control_loop_pipe_sequential_init_U_n_31,
      ap_loop_exit_ready_pp0_iter19_reg => ap_loop_exit_ready_pp0_iter19_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      gmem_0_WREADY => gmem_0_WREADY,
      grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_ready => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_ready,
      grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg,
      icmp_ln54_fu_2245_p2 => icmp_ln54_fu_2245_p2,
      \icmp_ln54_reg_4484_reg[0]\ => \icmp_ln54_reg_4484[0]_i_2_n_0\,
      indvar_flatten39_fu_448 => indvar_flatten39_fu_448,
      \indvar_flatten39_fu_448_reg[4]\ => \indvar_flatten39_fu_448_reg_n_0_[3]\,
      \indvar_flatten39_fu_448_reg[4]_0\ => \indvar_flatten39_fu_448_reg_n_0_[1]\,
      \indvar_flatten39_fu_448_reg[4]_1\ => \indvar_flatten39_fu_448_reg_n_0_[0]\,
      \indvar_flatten39_fu_448_reg[4]_2\ => \indvar_flatten39_fu_448_reg_n_0_[2]\,
      \indvar_flatten39_fu_448_reg[4]_3\ => \indvar_flatten39_fu_448_reg_n_0_[4]\,
      \indvar_flatten39_fu_448_reg[7]\ => \indvar_flatten39_fu_448_reg_n_0_[7]\,
      \indvar_flatten39_fu_448_reg[7]_0\ => \indvar_flatten39_fu_448_reg_n_0_[5]\,
      \indvar_flatten39_fu_448_reg[7]_1\ => \indvar_flatten39_fu_448_reg_n_0_[6]\,
      \indvar_flatten39_fu_448_reg[8]\ => \indvar_flatten39_fu_448_reg_n_0_[8]\,
      \indvar_flatten39_fu_448_reg[9]\ => \indvar_flatten39_fu_448_reg_n_0_[9]\,
      indvar_flatten54_fu_456(13 downto 0) => indvar_flatten54_fu_456(13 downto 0),
      select_ln54_1_fu_2257_p3(9 downto 0) => select_ln54_1_fu_2257_p3(9 downto 0)
    );
\i_fu_444[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => icmp_ln54_reg_4484,
      I1 => \i_fu_444[3]_i_2_n_0\,
      I2 => \i_fu_444_reg_n_0_[0]\,
      O => select_ln54_fu_2351_p3(0)
    );
\i_fu_444[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8878"
    )
        port map (
      I0 => \i_fu_444[3]_i_2_n_0\,
      I1 => \i_fu_444_reg_n_0_[0]\,
      I2 => \i_fu_444_reg_n_0_[1]\,
      I3 => icmp_ln54_reg_4484,
      O => select_ln54_fu_2351_p3(1)
    );
\i_fu_444[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80807F80"
    )
        port map (
      I0 => \i_fu_444_reg_n_0_[1]\,
      I1 => \i_fu_444_reg_n_0_[0]\,
      I2 => \i_fu_444[3]_i_2_n_0\,
      I3 => \i_fu_444_reg_n_0_[2]\,
      I4 => icmp_ln54_reg_4484,
      O => select_ln54_fu_2351_p3(2)
    );
\i_fu_444[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007FFF80008000"
    )
        port map (
      I0 => \i_fu_444[3]_i_2_n_0\,
      I1 => \i_fu_444_reg_n_0_[0]\,
      I2 => \i_fu_444_reg_n_0_[1]\,
      I3 => \i_fu_444_reg_n_0_[2]\,
      I4 => icmp_ln54_reg_4484,
      I5 => \i_fu_444_reg_n_0_[3]\,
      O => select_ln54_fu_2351_p3(3)
    );
\i_fu_444[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => icmp_ln54_reg_4484,
      I1 => j_fu_440(3),
      I2 => j_fu_440(4),
      I3 => j_fu_440(1),
      I4 => j_fu_440(0),
      I5 => j_fu_440(2),
      O => \i_fu_444[3]_i_2_n_0\
    );
\i_fu_444[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => gmem_0_WREADY,
      I2 => \^ap_enable_reg_pp0_iter20\,
      O => i_fu_444
    );
\i_fu_444[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => icmp_ln54_reg_4484,
      I1 => \i_fu_444_reg_n_0_[4]\,
      I2 => \i_fu_444[4]_i_4_n_0\,
      I3 => \i_fu_444_reg_n_0_[3]\,
      O => select_ln54_fu_2351_p3(4)
    );
\i_fu_444[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \i_fu_444_reg_n_0_[2]\,
      I1 => \i_fu_444_reg_n_0_[1]\,
      I2 => \i_fu_444_reg_n_0_[0]\,
      I3 => \i_fu_444[3]_i_2_n_0\,
      O => \i_fu_444[4]_i_4_n_0\
    );
\i_fu_444_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_444,
      D => select_ln54_fu_2351_p3(0),
      Q => \i_fu_444_reg_n_0_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\i_fu_444_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_444,
      D => select_ln54_fu_2351_p3(1),
      Q => \i_fu_444_reg_n_0_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\i_fu_444_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_444,
      D => select_ln54_fu_2351_p3(2),
      Q => \i_fu_444_reg_n_0_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\i_fu_444_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_444,
      D => select_ln54_fu_2351_p3(3),
      Q => \i_fu_444_reg_n_0_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\i_fu_444_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_444,
      D => select_ln54_fu_2351_p3(4),
      Q => \i_fu_444_reg_n_0_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\icmp_ln54_reg_4484[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => \indvar_flatten39_fu_448_reg_n_0_[1]\,
      I1 => \indvar_flatten39_fu_448_reg_n_0_[0]\,
      I2 => \indvar_flatten39_fu_448_reg_n_0_[3]\,
      I3 => \indvar_flatten39_fu_448_reg_n_0_[9]\,
      I4 => \indvar_flatten39_fu_448_reg_n_0_[4]\,
      I5 => \indvar_flatten39_fu_448_reg_n_0_[8]\,
      O => \icmp_ln54_reg_4484[0]_i_2_n_0\
    );
\icmp_ln54_reg_4484_pp0_iter8_reg_reg[0]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => icmp_ln54_reg_4484,
      Q => \icmp_ln54_reg_4484_pp0_iter8_reg_reg[0]_srl8_n_0\
    );
\icmp_ln54_reg_4484_pp0_iter9_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln54_reg_4484_pp0_iter8_reg_reg[0]_srl8_n_0\,
      Q => icmp_ln54_reg_4484_pp0_iter9_reg,
      R => '0'
    );
\icmp_ln54_reg_4484_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln54_fu_2245_p2,
      Q => icmp_ln54_reg_4484,
      R => '0'
    );
\icmp_ln64_reg_5182[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => tmp_59_fu_3633_p4(7),
      I1 => tmp_59_fu_3633_p4(6),
      I2 => \icmp_ln64_reg_5182[0]_i_2_n_0\,
      I3 => tmp_59_fu_3633_p4(8),
      O => \icmp_ln64_reg_5182[0]_i_1_n_0\
    );
\icmp_ln64_reg_5182[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => tmp_59_fu_3633_p4(0),
      I1 => tmp_59_fu_3633_p4(1),
      I2 => tmp_59_fu_3633_p4(2),
      I3 => tmp_59_fu_3633_p4(3),
      I4 => tmp_59_fu_3633_p4(4),
      I5 => tmp_59_fu_3633_p4(5),
      O => \icmp_ln64_reg_5182[0]_i_2_n_0\
    );
\icmp_ln64_reg_5182_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln64_reg_5182[0]_i_1_n_0\,
      Q => icmp_ln64_reg_5182,
      R => '0'
    );
\indvar_flatten39_fu_448_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten39_fu_448,
      D => select_ln54_1_fu_2257_p3(0),
      Q => \indvar_flatten39_fu_448_reg_n_0_[0]\,
      R => '0'
    );
\indvar_flatten39_fu_448_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten39_fu_448,
      D => select_ln54_1_fu_2257_p3(1),
      Q => \indvar_flatten39_fu_448_reg_n_0_[1]\,
      R => '0'
    );
\indvar_flatten39_fu_448_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten39_fu_448,
      D => select_ln54_1_fu_2257_p3(2),
      Q => \indvar_flatten39_fu_448_reg_n_0_[2]\,
      R => '0'
    );
\indvar_flatten39_fu_448_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten39_fu_448,
      D => select_ln54_1_fu_2257_p3(3),
      Q => \indvar_flatten39_fu_448_reg_n_0_[3]\,
      R => '0'
    );
\indvar_flatten39_fu_448_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten39_fu_448,
      D => select_ln54_1_fu_2257_p3(4),
      Q => \indvar_flatten39_fu_448_reg_n_0_[4]\,
      R => '0'
    );
\indvar_flatten39_fu_448_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten39_fu_448,
      D => select_ln54_1_fu_2257_p3(5),
      Q => \indvar_flatten39_fu_448_reg_n_0_[5]\,
      R => '0'
    );
\indvar_flatten39_fu_448_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten39_fu_448,
      D => select_ln54_1_fu_2257_p3(6),
      Q => \indvar_flatten39_fu_448_reg_n_0_[6]\,
      R => '0'
    );
\indvar_flatten39_fu_448_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten39_fu_448,
      D => select_ln54_1_fu_2257_p3(7),
      Q => \indvar_flatten39_fu_448_reg_n_0_[7]\,
      R => '0'
    );
\indvar_flatten39_fu_448_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten39_fu_448,
      D => select_ln54_1_fu_2257_p3(8),
      Q => \indvar_flatten39_fu_448_reg_n_0_[8]\,
      R => '0'
    );
\indvar_flatten39_fu_448_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten39_fu_448,
      D => select_ln54_1_fu_2257_p3(9),
      Q => \indvar_flatten39_fu_448_reg_n_0_[9]\,
      R => '0'
    );
\indvar_flatten54_fu_456[13]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => indvar_flatten54_fu_456(12),
      I1 => indvar_flatten54_fu_456(5),
      I2 => indvar_flatten54_fu_456(3),
      I3 => indvar_flatten54_fu_456(1),
      O => \indvar_flatten54_fu_456[13]_i_5_n_0\
    );
\indvar_flatten54_fu_456[13]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => indvar_flatten54_fu_456(11),
      I1 => indvar_flatten54_fu_456(0),
      I2 => indvar_flatten54_fu_456(8),
      I3 => indvar_flatten54_fu_456(4),
      O => \indvar_flatten54_fu_456[13]_i_7_n_0\
    );
\indvar_flatten54_fu_456_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten39_fu_448,
      D => add_ln53_1_fu_2236_p2(0),
      Q => indvar_flatten54_fu_456(0),
      R => '0'
    );
\indvar_flatten54_fu_456_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten39_fu_448,
      D => add_ln53_1_fu_2236_p2(10),
      Q => indvar_flatten54_fu_456(10),
      R => '0'
    );
\indvar_flatten54_fu_456_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten39_fu_448,
      D => add_ln53_1_fu_2236_p2(11),
      Q => indvar_flatten54_fu_456(11),
      R => '0'
    );
\indvar_flatten54_fu_456_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten39_fu_448,
      D => add_ln53_1_fu_2236_p2(12),
      Q => indvar_flatten54_fu_456(12),
      R => '0'
    );
\indvar_flatten54_fu_456_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten39_fu_448,
      D => add_ln53_1_fu_2236_p2(13),
      Q => indvar_flatten54_fu_456(13),
      R => '0'
    );
\indvar_flatten54_fu_456_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten39_fu_448,
      D => add_ln53_1_fu_2236_p2(1),
      Q => indvar_flatten54_fu_456(1),
      R => '0'
    );
\indvar_flatten54_fu_456_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten39_fu_448,
      D => add_ln53_1_fu_2236_p2(2),
      Q => indvar_flatten54_fu_456(2),
      R => '0'
    );
\indvar_flatten54_fu_456_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten39_fu_448,
      D => add_ln53_1_fu_2236_p2(3),
      Q => indvar_flatten54_fu_456(3),
      R => '0'
    );
\indvar_flatten54_fu_456_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten39_fu_448,
      D => add_ln53_1_fu_2236_p2(4),
      Q => indvar_flatten54_fu_456(4),
      R => '0'
    );
\indvar_flatten54_fu_456_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten39_fu_448,
      D => add_ln53_1_fu_2236_p2(5),
      Q => indvar_flatten54_fu_456(5),
      R => '0'
    );
\indvar_flatten54_fu_456_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten39_fu_448,
      D => add_ln53_1_fu_2236_p2(6),
      Q => indvar_flatten54_fu_456(6),
      R => '0'
    );
\indvar_flatten54_fu_456_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten39_fu_448,
      D => add_ln53_1_fu_2236_p2(7),
      Q => indvar_flatten54_fu_456(7),
      R => '0'
    );
\indvar_flatten54_fu_456_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten39_fu_448,
      D => add_ln53_1_fu_2236_p2(8),
      Q => indvar_flatten54_fu_456(8),
      R => '0'
    );
\indvar_flatten54_fu_456_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten39_fu_448,
      D => add_ln53_1_fu_2236_p2(9),
      Q => indvar_flatten54_fu_456(9),
      R => '0'
    );
\indvars_iv_next34_mid2_reg_4500[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i_fu_444_reg_n_0_[0]\,
      I1 => \i_fu_444[3]_i_2_n_0\,
      O => \indvars_iv_next34_mid2_reg_4500[0]_i_1_n_0\
    );
\indvars_iv_next34_mid2_reg_4500[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \i_fu_444_reg_n_0_[1]\,
      I1 => \i_fu_444[3]_i_2_n_0\,
      I2 => \i_fu_444_reg_n_0_[0]\,
      O => \indvars_iv_next34_mid2_reg_4500[1]_i_1_n_0\
    );
\indvars_iv_next34_mid2_reg_4500[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56AA"
    )
        port map (
      I0 => \i_fu_444_reg_n_0_[2]\,
      I1 => \i_fu_444_reg_n_0_[0]\,
      I2 => \i_fu_444[3]_i_2_n_0\,
      I3 => \i_fu_444_reg_n_0_[1]\,
      O => indvars_iv_next34_mid2_fu_2343_p3(2)
    );
\indvars_iv_next34_mid2_reg_4500[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"666AAAAA"
    )
        port map (
      I0 => \i_fu_444_reg_n_0_[3]\,
      I1 => \i_fu_444_reg_n_0_[1]\,
      I2 => \i_fu_444[3]_i_2_n_0\,
      I3 => \i_fu_444_reg_n_0_[0]\,
      I4 => \i_fu_444_reg_n_0_[2]\,
      O => indvars_iv_next34_mid2_fu_2343_p3(3)
    );
\indvars_iv_next34_mid2_reg_4500[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => icmp_ln54_reg_4484,
      I1 => gmem_0_WREADY,
      I2 => \^ap_enable_reg_pp0_iter20\,
      O => indvars_iv_next34_mid2_reg_4500
    );
\indvars_iv_next34_mid2_reg_4500[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666AAAAAAAAAAAAA"
    )
        port map (
      I0 => \i_fu_444_reg_n_0_[4]\,
      I1 => \i_fu_444_reg_n_0_[2]\,
      I2 => \i_fu_444_reg_n_0_[0]\,
      I3 => \i_fu_444[3]_i_2_n_0\,
      I4 => \i_fu_444_reg_n_0_[1]\,
      I5 => \i_fu_444_reg_n_0_[3]\,
      O => indvars_iv_next34_mid2_fu_2343_p3(4)
    );
\indvars_iv_next34_mid2_reg_4500_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \indvars_iv_next34_mid2_reg_4500[0]_i_1_n_0\,
      Q => \indvars_iv_next34_mid2_reg_4500_reg_n_0_[0]\,
      S => indvars_iv_next34_mid2_reg_4500
    );
\indvars_iv_next34_mid2_reg_4500_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \indvars_iv_next34_mid2_reg_4500[1]_i_1_n_0\,
      Q => \indvars_iv_next34_mid2_reg_4500_reg_n_0_[1]\,
      R => indvars_iv_next34_mid2_reg_4500
    );
\indvars_iv_next34_mid2_reg_4500_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => indvars_iv_next34_mid2_fu_2343_p3(2),
      Q => \indvars_iv_next34_mid2_reg_4500_reg_n_0_[2]\,
      R => indvars_iv_next34_mid2_reg_4500
    );
\indvars_iv_next34_mid2_reg_4500_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => indvars_iv_next34_mid2_fu_2343_p3(3),
      Q => \indvars_iv_next34_mid2_reg_4500_reg_n_0_[3]\,
      R => indvars_iv_next34_mid2_reg_4500
    );
\indvars_iv_next34_mid2_reg_4500_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => indvars_iv_next34_mid2_fu_2343_p3(4),
      Q => \indvars_iv_next34_mid2_reg_4500_reg_n_0_[4]\,
      R => indvars_iv_next34_mid2_reg_4500
    );
\j_2_mid2_reg_4493_pp0_iter3_reg_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => j_2_mid2_fu_2329_p3(3),
      Q => \j_2_mid2_reg_4493_pp0_iter3_reg_reg[3]_srl3_n_0\
    );
\j_2_mid2_reg_4493_pp0_iter3_reg_reg[3]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444044444444444"
    )
        port map (
      I0 => icmp_ln54_reg_4484,
      I1 => j_fu_440(3),
      I2 => j_fu_440(4),
      I3 => j_fu_440(1),
      I4 => j_fu_440(0),
      I5 => j_fu_440(2),
      O => j_2_mid2_fu_2329_p3(3)
    );
\j_2_mid2_reg_4493_pp0_iter3_reg_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => j_2_mid2_fu_2329_p3(4),
      Q => \j_2_mid2_reg_4493_pp0_iter3_reg_reg[4]_srl3_n_0\
    );
\j_2_mid2_reg_4493_pp0_iter3_reg_reg[4]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F7FF0000"
    )
        port map (
      I0 => j_fu_440(3),
      I1 => j_fu_440(1),
      I2 => j_fu_440(0),
      I3 => j_fu_440(2),
      I4 => j_fu_440(4),
      I5 => icmp_ln54_reg_4484,
      O => j_2_mid2_fu_2329_p3(4)
    );
\j_2_mid2_reg_4493_pp0_iter4_reg_reg[2]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => j_2_mid2_fu_2329_p3(2),
      Q => \j_2_mid2_reg_4493_pp0_iter4_reg_reg[2]_srl4_n_0\
    );
\j_2_mid2_reg_4493_pp0_iter4_reg_reg[2]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF7F0000"
    )
        port map (
      I0 => j_fu_440(4),
      I1 => j_fu_440(3),
      I2 => j_fu_440(1),
      I3 => j_fu_440(0),
      I4 => j_fu_440(2),
      I5 => icmp_ln54_reg_4484,
      O => j_2_mid2_fu_2329_p3(2)
    );
\j_2_mid2_reg_4493_pp0_iter4_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \j_2_mid2_reg_4493_pp0_iter3_reg_reg[3]_srl3_n_0\,
      Q => j_2_mid2_reg_4493_pp0_iter4_reg(3),
      R => '0'
    );
\j_2_mid2_reg_4493_pp0_iter4_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \j_2_mid2_reg_4493_pp0_iter3_reg_reg[4]_srl3_n_0\,
      Q => j_2_mid2_reg_4493_pp0_iter4_reg(4),
      R => '0'
    );
\j_2_mid2_reg_4493_pp0_iter5_reg_reg[1]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => j_2_mid2_fu_2329_p3(1),
      Q => \j_2_mid2_reg_4493_pp0_iter5_reg_reg[1]_srl5_n_0\
    );
\j_2_mid2_reg_4493_pp0_iter5_reg_reg[1]_srl5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4044444444444444"
    )
        port map (
      I0 => icmp_ln54_reg_4484,
      I1 => j_fu_440(1),
      I2 => j_fu_440(0),
      I3 => j_fu_440(2),
      I4 => j_fu_440(3),
      I5 => j_fu_440(4),
      O => j_2_mid2_fu_2329_p3(1)
    );
\j_2_mid2_reg_4493_pp0_iter5_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \j_2_mid2_reg_4493_pp0_iter4_reg_reg[2]_srl4_n_0\,
      Q => j_2_mid2_reg_4493_pp0_iter5_reg(2),
      R => '0'
    );
\j_2_mid2_reg_4493_pp0_iter6_reg_reg[0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => j_2_mid2_fu_2329_p3(0),
      Q => \j_2_mid2_reg_4493_pp0_iter6_reg_reg[0]_srl6_n_0\
    );
\j_2_mid2_reg_4493_pp0_iter6_reg_reg[0]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_fu_440(0),
      I1 => icmp_ln54_reg_4484,
      O => j_2_mid2_fu_2329_p3(0)
    );
\j_2_mid2_reg_4493_pp0_iter6_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \j_2_mid2_reg_4493_pp0_iter5_reg_reg[1]_srl5_n_0\,
      Q => j_2_mid2_reg_4493_pp0_iter6_reg(1),
      R => '0'
    );
\j_2_mid2_reg_4493_pp0_iter7_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \j_2_mid2_reg_4493_pp0_iter6_reg_reg[0]_srl6_n_0\,
      Q => j_2_mid2_reg_4493_pp0_iter7_reg(0),
      R => '0'
    );
\j_2_mid2_reg_4493_pp0_iter8_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => j_2_mid2_reg_4493_pp0_iter7_reg(0),
      Q => j_2_mid2_reg_4493_pp0_iter8_reg(0),
      R => '0'
    );
\j_2_mid2_reg_4493_pp0_iter8_reg_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => j_2_mid2_reg_4493_pp0_iter6_reg(1),
      Q => \j_2_mid2_reg_4493_pp0_iter8_reg_reg[1]_srl2_n_0\
    );
\j_2_mid2_reg_4493_pp0_iter8_reg_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => j_2_mid2_reg_4493_pp0_iter5_reg(2),
      Q => \j_2_mid2_reg_4493_pp0_iter8_reg_reg[2]_srl3_n_0\
    );
\j_2_mid2_reg_4493_pp0_iter8_reg_reg[3]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => j_2_mid2_reg_4493_pp0_iter4_reg(3),
      Q => \j_2_mid2_reg_4493_pp0_iter8_reg_reg[3]_srl4_n_0\
    );
\j_2_mid2_reg_4493_pp0_iter8_reg_reg[4]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => j_2_mid2_reg_4493_pp0_iter4_reg(4),
      Q => \j_2_mid2_reg_4493_pp0_iter8_reg_reg[4]_srl4_n_0\
    );
\j_2_mid2_reg_4493_pp0_iter9_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => j_2_mid2_reg_4493_pp0_iter8_reg(0),
      Q => j_2_mid2_reg_4493_pp0_iter9_reg(0),
      R => '0'
    );
\j_2_mid2_reg_4493_pp0_iter9_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \j_2_mid2_reg_4493_pp0_iter8_reg_reg[1]_srl2_n_0\,
      Q => j_2_mid2_reg_4493_pp0_iter9_reg(1),
      R => '0'
    );
\j_2_mid2_reg_4493_pp0_iter9_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \j_2_mid2_reg_4493_pp0_iter8_reg_reg[2]_srl3_n_0\,
      Q => j_2_mid2_reg_4493_pp0_iter9_reg(2),
      R => '0'
    );
\j_2_mid2_reg_4493_pp0_iter9_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \j_2_mid2_reg_4493_pp0_iter8_reg_reg[3]_srl4_n_0\,
      Q => j_2_mid2_reg_4493_pp0_iter9_reg(3),
      R => '0'
    );
\j_2_mid2_reg_4493_pp0_iter9_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \j_2_mid2_reg_4493_pp0_iter8_reg_reg[4]_srl4_n_0\,
      Q => j_2_mid2_reg_4493_pp0_iter9_reg(4),
      R => '0'
    );
\j_fu_440_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_444,
      D => add_ln61_fu_2359_p2(0),
      Q => j_fu_440(0),
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\j_fu_440_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_444,
      D => add_ln61_fu_2359_p2(1),
      Q => j_fu_440(1),
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\j_fu_440_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_444,
      D => add_ln61_fu_2359_p2(2),
      Q => j_fu_440(2),
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\j_fu_440_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_444,
      D => add_ln61_fu_2359_p2(3),
      Q => j_fu_440(3),
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\j_fu_440_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_444,
      D => add_ln61_fu_2359_p2(4),
      Q => j_fu_440(4),
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
mac_muladd_8s_8s_16ns_16_4_1_U84: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16ns_16_4_1
     port map (
      P(15) => mac_muladd_8s_8s_16ns_16_4_1_U84_n_0,
      P(14) => mac_muladd_8s_8s_16ns_16_4_1_U84_n_1,
      P(13) => mac_muladd_8s_8s_16ns_16_4_1_U84_n_2,
      P(12) => mac_muladd_8s_8s_16ns_16_4_1_U84_n_3,
      P(11) => mac_muladd_8s_8s_16ns_16_4_1_U84_n_4,
      P(10) => mac_muladd_8s_8s_16ns_16_4_1_U84_n_5,
      P(9) => mac_muladd_8s_8s_16ns_16_4_1_U84_n_6,
      P(8) => mac_muladd_8s_8s_16ns_16_4_1_U84_n_7,
      P(7) => mac_muladd_8s_8s_16ns_16_4_1_U84_n_8,
      P(6) => mac_muladd_8s_8s_16ns_16_4_1_U84_n_9,
      P(5) => mac_muladd_8s_8s_16ns_16_4_1_U84_n_10,
      P(4) => mac_muladd_8s_8s_16ns_16_4_1_U84_n_11,
      P(3) => mac_muladd_8s_8s_16ns_16_4_1_U84_n_12,
      P(2) => mac_muladd_8s_8s_16ns_16_4_1_U84_n_13,
      P(1) => mac_muladd_8s_8s_16ns_16_4_1_U84_n_14,
      P(0) => mac_muladd_8s_8s_16ns_16_4_1_U84_n_15,
      PCOUT(47) => mac_muladd_8s_8s_16s_16_4_1_U83_n_0,
      PCOUT(46) => mac_muladd_8s_8s_16s_16_4_1_U83_n_1,
      PCOUT(45) => mac_muladd_8s_8s_16s_16_4_1_U83_n_2,
      PCOUT(44) => mac_muladd_8s_8s_16s_16_4_1_U83_n_3,
      PCOUT(43) => mac_muladd_8s_8s_16s_16_4_1_U83_n_4,
      PCOUT(42) => mac_muladd_8s_8s_16s_16_4_1_U83_n_5,
      PCOUT(41) => mac_muladd_8s_8s_16s_16_4_1_U83_n_6,
      PCOUT(40) => mac_muladd_8s_8s_16s_16_4_1_U83_n_7,
      PCOUT(39) => mac_muladd_8s_8s_16s_16_4_1_U83_n_8,
      PCOUT(38) => mac_muladd_8s_8s_16s_16_4_1_U83_n_9,
      PCOUT(37) => mac_muladd_8s_8s_16s_16_4_1_U83_n_10,
      PCOUT(36) => mac_muladd_8s_8s_16s_16_4_1_U83_n_11,
      PCOUT(35) => mac_muladd_8s_8s_16s_16_4_1_U83_n_12,
      PCOUT(34) => mac_muladd_8s_8s_16s_16_4_1_U83_n_13,
      PCOUT(33) => mac_muladd_8s_8s_16s_16_4_1_U83_n_14,
      PCOUT(32) => mac_muladd_8s_8s_16s_16_4_1_U83_n_15,
      PCOUT(31) => mac_muladd_8s_8s_16s_16_4_1_U83_n_16,
      PCOUT(30) => mac_muladd_8s_8s_16s_16_4_1_U83_n_17,
      PCOUT(29) => mac_muladd_8s_8s_16s_16_4_1_U83_n_18,
      PCOUT(28) => mac_muladd_8s_8s_16s_16_4_1_U83_n_19,
      PCOUT(27) => mac_muladd_8s_8s_16s_16_4_1_U83_n_20,
      PCOUT(26) => mac_muladd_8s_8s_16s_16_4_1_U83_n_21,
      PCOUT(25) => mac_muladd_8s_8s_16s_16_4_1_U83_n_22,
      PCOUT(24) => mac_muladd_8s_8s_16s_16_4_1_U83_n_23,
      PCOUT(23) => mac_muladd_8s_8s_16s_16_4_1_U83_n_24,
      PCOUT(22) => mac_muladd_8s_8s_16s_16_4_1_U83_n_25,
      PCOUT(21) => mac_muladd_8s_8s_16s_16_4_1_U83_n_26,
      PCOUT(20) => mac_muladd_8s_8s_16s_16_4_1_U83_n_27,
      PCOUT(19) => mac_muladd_8s_8s_16s_16_4_1_U83_n_28,
      PCOUT(18) => mac_muladd_8s_8s_16s_16_4_1_U83_n_29,
      PCOUT(17) => mac_muladd_8s_8s_16s_16_4_1_U83_n_30,
      PCOUT(16) => mac_muladd_8s_8s_16s_16_4_1_U83_n_31,
      PCOUT(15) => mac_muladd_8s_8s_16s_16_4_1_U83_n_32,
      PCOUT(14) => mac_muladd_8s_8s_16s_16_4_1_U83_n_33,
      PCOUT(13) => mac_muladd_8s_8s_16s_16_4_1_U83_n_34,
      PCOUT(12) => mac_muladd_8s_8s_16s_16_4_1_U83_n_35,
      PCOUT(11) => mac_muladd_8s_8s_16s_16_4_1_U83_n_36,
      PCOUT(10) => mac_muladd_8s_8s_16s_16_4_1_U83_n_37,
      PCOUT(9) => mac_muladd_8s_8s_16s_16_4_1_U83_n_38,
      PCOUT(8) => mac_muladd_8s_8s_16s_16_4_1_U83_n_39,
      PCOUT(7) => mac_muladd_8s_8s_16s_16_4_1_U83_n_40,
      PCOUT(6) => mac_muladd_8s_8s_16s_16_4_1_U83_n_41,
      PCOUT(5) => mac_muladd_8s_8s_16s_16_4_1_U83_n_42,
      PCOUT(4) => mac_muladd_8s_8s_16s_16_4_1_U83_n_43,
      PCOUT(3) => mac_muladd_8s_8s_16s_16_4_1_U83_n_44,
      PCOUT(2) => mac_muladd_8s_8s_16s_16_4_1_U83_n_45,
      PCOUT(1) => mac_muladd_8s_8s_16s_16_4_1_U83_n_46,
      PCOUT(0) => mac_muladd_8s_8s_16s_16_4_1_U83_n_47,
      Q(7 downto 0) => tmp_23_reg_5032(7 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      p_reg_reg(3 downto 0) => trunc_ln53_reg_4542_pp0_iter13_reg(3 downto 0),
      \p_reg_reg_i_10__0\(7 downto 0) => \p_reg_reg_i_10__0\(7 downto 0),
      \p_reg_reg_i_10__0_0\(7 downto 0) => \p_reg_reg_i_10__0_0\(7 downto 0),
      \p_reg_reg_i_10__0_1\(7 downto 0) => \p_reg_reg_i_10__0_1\(7 downto 0),
      \p_reg_reg_i_10__0_2\(7 downto 0) => \p_reg_reg_i_10__0_2\(7 downto 0),
      \p_reg_reg_i_10__0_3\(7 downto 0) => \p_reg_reg_i_10__0_3\(7 downto 0),
      \p_reg_reg_i_10__0_4\(7 downto 0) => \p_reg_reg_i_10__0_4\(7 downto 0),
      \p_reg_reg_i_10__0_5\(7 downto 0) => \p_reg_reg_i_10__0_5\(7 downto 0),
      \p_reg_reg_i_10__0_6\(7 downto 0) => \p_reg_reg_i_10__0_6\(7 downto 0),
      \p_reg_reg_i_9__0\(7 downto 0) => \p_reg_reg_i_9__0\(7 downto 0),
      \p_reg_reg_i_9__0_0\(7 downto 0) => \p_reg_reg_i_9__0_0\(7 downto 0),
      \p_reg_reg_i_9__0_1\(7 downto 0) => \p_reg_reg_i_9__0_1\(7 downto 0),
      \p_reg_reg_i_9__0_2\(7 downto 0) => \p_reg_reg_i_9__0_2\(7 downto 0),
      \p_reg_reg_i_9__0_3\(7 downto 0) => \p_reg_reg_i_9__0_3\(7 downto 0),
      \p_reg_reg_i_9__0_4\(7 downto 0) => \p_reg_reg_i_9__0_4\(7 downto 0),
      \p_reg_reg_i_9__0_5\(7 downto 0) => \p_reg_reg_i_9__0_5\(7 downto 0),
      \p_reg_reg_i_9__0_6\(7 downto 0) => \p_reg_reg_i_9__0_6\(7 downto 0)
    );
mac_muladd_8s_8s_16s_16_4_1_U80: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16s_16_4_1
     port map (
      C(14 downto 3) => C(15 downto 4),
      C(2 downto 0) => C(2 downto 0),
      DI(1) => mac_muladd_8s_8s_16s_16_4_1_U80_n_3,
      DI(0) => mac_muladd_8s_8s_16s_16_4_1_U80_n_4,
      P(0) => mac_muladd_8s_8s_16s_16_4_1_U80_n_0,
      Q(4 downto 0) => tmp_6_reg_5122(7 downto 3),
      S(0) => mul_8s_8s_16_1_1_U76_n_15,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      m_reg_reg => mac_muladd_8s_8s_16s_16_4_1_U82_n_8,
      m_reg_reg_0 => mac_muladd_8s_8s_16s_16_4_1_U82_n_9,
      m_reg_reg_1(1 downto 0) => trunc_ln54_reg_4562_pp0_iter11_reg(1 downto 0),
      m_reg_reg_10 => mac_muladd_8s_8s_16s_16_4_1_U82_n_18,
      m_reg_reg_11 => mac_muladd_8s_8s_16s_16_4_1_U82_n_16,
      m_reg_reg_12 => mac_muladd_8s_8s_16s_16_4_1_U82_n_20,
      m_reg_reg_13 => mac_muladd_8s_8s_16s_16_4_1_U82_n_21,
      m_reg_reg_14 => mac_muladd_8s_8s_16s_16_4_1_U82_n_19,
      m_reg_reg_15 => mac_muladd_8s_8s_16s_16_4_1_U82_n_23,
      m_reg_reg_16 => mac_muladd_8s_8s_16s_16_4_1_U82_n_24,
      m_reg_reg_17 => mac_muladd_8s_8s_16s_16_4_1_U82_n_22,
      m_reg_reg_18 => mac_muladd_8s_8s_16s_16_4_1_U82_n_26,
      m_reg_reg_19 => mac_muladd_8s_8s_16s_16_4_1_U82_n_27,
      m_reg_reg_2 => mac_muladd_8s_8s_16s_16_4_1_U82_n_7,
      m_reg_reg_20 => mac_muladd_8s_8s_16s_16_4_1_U82_n_25,
      m_reg_reg_21 => mac_muladd_8s_8s_16s_16_4_1_U82_n_29,
      m_reg_reg_22 => mac_muladd_8s_8s_16s_16_4_1_U82_n_30,
      m_reg_reg_23 => mac_muladd_8s_8s_16s_16_4_1_U82_n_28,
      m_reg_reg_24(3 downto 0) => trunc_ln53_reg_4542_pp0_iter12_reg(3 downto 0),
      m_reg_reg_3 => mac_muladd_8s_8s_16s_16_4_1_U82_n_11,
      m_reg_reg_4 => mac_muladd_8s_8s_16s_16_4_1_U82_n_12,
      m_reg_reg_5 => mac_muladd_8s_8s_16s_16_4_1_U82_n_10,
      m_reg_reg_6 => mac_muladd_8s_8s_16s_16_4_1_U82_n_14,
      m_reg_reg_7 => mac_muladd_8s_8s_16s_16_4_1_U82_n_15,
      m_reg_reg_8 => mac_muladd_8s_8s_16s_16_4_1_U82_n_13,
      m_reg_reg_9 => mac_muladd_8s_8s_16s_16_4_1_U82_n_17,
      m_reg_reg_i_17(7 downto 0) => m_reg_reg_i_17(7 downto 0),
      m_reg_reg_i_17_0(7 downto 0) => m_reg_reg_i_17_0(7 downto 0),
      m_reg_reg_i_17_1(7 downto 0) => m_reg_reg_i_17_1(7 downto 0),
      m_reg_reg_i_17_2(7 downto 0) => m_reg_reg_i_17_2(7 downto 0),
      m_reg_reg_i_17_3(7 downto 0) => m_reg_reg_i_17_3(7 downto 0),
      m_reg_reg_i_17_4(7 downto 0) => m_reg_reg_i_17_4(7 downto 0),
      m_reg_reg_i_17_5(7 downto 0) => m_reg_reg_i_17_5(7 downto 0),
      m_reg_reg_i_17_6(7 downto 0) => m_reg_reg_i_17_6(7 downto 0),
      m_reg_reg_i_18(7 downto 0) => m_reg_reg_i_18(7 downto 0),
      m_reg_reg_i_18_0(7 downto 0) => m_reg_reg_i_18_0(7 downto 0),
      m_reg_reg_i_18_1(7 downto 0) => m_reg_reg_i_18_1(7 downto 0),
      m_reg_reg_i_18_2(7 downto 0) => m_reg_reg_i_18_2(7 downto 0),
      m_reg_reg_i_18_3(7 downto 0) => m_reg_reg_i_18_3(7 downto 0),
      m_reg_reg_i_18_4(7 downto 0) => m_reg_reg_i_18_4(7 downto 0),
      m_reg_reg_i_18_5(7 downto 0) => m_reg_reg_i_18_5(7 downto 0),
      m_reg_reg_i_18_6(7 downto 0) => m_reg_reg_i_18_6(7 downto 0),
      \p_reg_reg[15]\(15 downto 0) => P(15 downto 0),
      tmp_35_reg_5047_pp0_iter14_reg(2 downto 0) => tmp_35_reg_5047_pp0_iter14_reg(7 downto 5),
      \tmp_35_reg_5047_pp0_iter14_reg_reg[6]__0\(1) => mac_muladd_8s_8s_16s_16_4_1_U80_n_1,
      \tmp_35_reg_5047_pp0_iter14_reg_reg[6]__0\(0) => mac_muladd_8s_8s_16s_16_4_1_U80_n_2,
      \tmp_6_reg_5122_reg[6]\(0) => mac_muladd_8s_8s_16s_16_4_1_U80_n_5,
      \tmp_6_reg_5122_reg[7]\(0) => mac_muladd_8s_8s_16s_16_4_1_U80_n_6
    );
mac_muladd_8s_8s_16s_16_4_1_U81: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_27
     port map (
      DI(1) => mac_muladd_8s_8s_16s_16_4_1_U81_n_3,
      DI(0) => mac_muladd_8s_8s_16s_16_4_1_U81_n_4,
      O(2) => mul_8s_8s_16_1_1_U77_n_0,
      O(1) => mul_8s_8s_16_1_1_U77_n_1,
      O(0) => mul_8s_8s_16_1_1_U77_n_2,
      P(0) => mac_muladd_8s_8s_16s_16_4_1_U81_n_0,
      Q(4 downto 0) => tmp_5_reg_5117(7 downto 3),
      S(0) => mul_8s_8s_16_1_1_U77_n_15,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      m_reg_reg => mac_muladd_8s_8s_16s_16_4_1_U82_n_9,
      m_reg_reg_0 => mac_muladd_8s_8s_16s_16_4_1_U82_n_7,
      m_reg_reg_1(1 downto 0) => trunc_ln54_reg_4562_pp0_iter11_reg(1 downto 0),
      m_reg_reg_10 => mac_muladd_8s_8s_16s_16_4_1_U82_n_16,
      m_reg_reg_11 => mac_muladd_8s_8s_16s_16_4_1_U82_n_17,
      m_reg_reg_12 => mac_muladd_8s_8s_16s_16_4_1_U82_n_21,
      m_reg_reg_13 => mac_muladd_8s_8s_16s_16_4_1_U82_n_19,
      m_reg_reg_14 => mac_muladd_8s_8s_16s_16_4_1_U82_n_20,
      m_reg_reg_15 => mac_muladd_8s_8s_16s_16_4_1_U82_n_24,
      m_reg_reg_16 => mac_muladd_8s_8s_16s_16_4_1_U82_n_22,
      m_reg_reg_17 => mac_muladd_8s_8s_16s_16_4_1_U82_n_23,
      m_reg_reg_18 => mac_muladd_8s_8s_16s_16_4_1_U82_n_27,
      m_reg_reg_19 => mac_muladd_8s_8s_16s_16_4_1_U82_n_25,
      m_reg_reg_2 => mac_muladd_8s_8s_16s_16_4_1_U82_n_8,
      m_reg_reg_20 => mac_muladd_8s_8s_16s_16_4_1_U82_n_26,
      m_reg_reg_21 => mac_muladd_8s_8s_16s_16_4_1_U82_n_30,
      m_reg_reg_22 => mac_muladd_8s_8s_16s_16_4_1_U82_n_28,
      m_reg_reg_23 => mac_muladd_8s_8s_16s_16_4_1_U82_n_29,
      m_reg_reg_24(3 downto 0) => trunc_ln53_reg_4542_pp0_iter12_reg(3 downto 0),
      m_reg_reg_3 => mac_muladd_8s_8s_16s_16_4_1_U82_n_12,
      m_reg_reg_4 => mac_muladd_8s_8s_16s_16_4_1_U82_n_10,
      m_reg_reg_5 => mac_muladd_8s_8s_16s_16_4_1_U82_n_11,
      m_reg_reg_6 => mac_muladd_8s_8s_16s_16_4_1_U82_n_15,
      m_reg_reg_7 => mac_muladd_8s_8s_16s_16_4_1_U82_n_13,
      m_reg_reg_8 => mac_muladd_8s_8s_16s_16_4_1_U82_n_14,
      m_reg_reg_9 => mac_muladd_8s_8s_16s_16_4_1_U82_n_18,
      \m_reg_reg_i_17__0\(7 downto 0) => \m_reg_reg_i_17__0\(7 downto 0),
      \m_reg_reg_i_17__0_0\(7 downto 0) => \m_reg_reg_i_17__0_0\(7 downto 0),
      \m_reg_reg_i_17__0_1\(7 downto 0) => \m_reg_reg_i_17__0_1\(7 downto 0),
      \m_reg_reg_i_17__0_2\(7 downto 0) => \m_reg_reg_i_17__0_2\(7 downto 0),
      \m_reg_reg_i_17__0_3\(7 downto 0) => \m_reg_reg_i_17__0_3\(7 downto 0),
      \m_reg_reg_i_17__0_4\(7 downto 0) => \m_reg_reg_i_17__0_4\(7 downto 0),
      \m_reg_reg_i_17__0_5\(7 downto 0) => \m_reg_reg_i_17__0_5\(7 downto 0),
      \m_reg_reg_i_17__0_6\(7 downto 0) => \m_reg_reg_i_17__0_6\(7 downto 0),
      \m_reg_reg_i_18__0\(7 downto 0) => \m_reg_reg_i_18__0\(7 downto 0),
      \m_reg_reg_i_18__0_0\(7 downto 0) => \m_reg_reg_i_18__0_0\(7 downto 0),
      \m_reg_reg_i_18__0_1\(7 downto 0) => \m_reg_reg_i_18__0_1\(7 downto 0),
      \m_reg_reg_i_18__0_2\(7 downto 0) => \m_reg_reg_i_18__0_2\(7 downto 0),
      \m_reg_reg_i_18__0_3\(7 downto 0) => \m_reg_reg_i_18__0_3\(7 downto 0),
      \m_reg_reg_i_18__0_4\(7 downto 0) => \m_reg_reg_i_18__0_4\(7 downto 0),
      \m_reg_reg_i_18__0_5\(7 downto 0) => \m_reg_reg_i_18__0_5\(7 downto 0),
      \m_reg_reg_i_18__0_6\(7 downto 0) => \m_reg_reg_i_18__0_6\(7 downto 0),
      \p_reg_reg[11]\(3) => mul_8s_8s_16_1_1_U77_n_7,
      \p_reg_reg[11]\(2) => mul_8s_8s_16_1_1_U77_n_8,
      \p_reg_reg[11]\(1) => mul_8s_8s_16_1_1_U77_n_9,
      \p_reg_reg[11]\(0) => mul_8s_8s_16_1_1_U77_n_10,
      \p_reg_reg[15]\(15) => mac_muladd_8s_8s_16s_16_4_1_U81_n_7,
      \p_reg_reg[15]\(14) => mac_muladd_8s_8s_16s_16_4_1_U81_n_8,
      \p_reg_reg[15]\(13) => mac_muladd_8s_8s_16s_16_4_1_U81_n_9,
      \p_reg_reg[15]\(12) => mac_muladd_8s_8s_16s_16_4_1_U81_n_10,
      \p_reg_reg[15]\(11) => mac_muladd_8s_8s_16s_16_4_1_U81_n_11,
      \p_reg_reg[15]\(10) => mac_muladd_8s_8s_16s_16_4_1_U81_n_12,
      \p_reg_reg[15]\(9) => mac_muladd_8s_8s_16s_16_4_1_U81_n_13,
      \p_reg_reg[15]\(8) => mac_muladd_8s_8s_16s_16_4_1_U81_n_14,
      \p_reg_reg[15]\(7) => mac_muladd_8s_8s_16s_16_4_1_U81_n_15,
      \p_reg_reg[15]\(6) => mac_muladd_8s_8s_16s_16_4_1_U81_n_16,
      \p_reg_reg[15]\(5) => mac_muladd_8s_8s_16s_16_4_1_U81_n_17,
      \p_reg_reg[15]\(4) => mac_muladd_8s_8s_16s_16_4_1_U81_n_18,
      \p_reg_reg[15]\(3) => mac_muladd_8s_8s_16s_16_4_1_U81_n_19,
      \p_reg_reg[15]\(2) => mac_muladd_8s_8s_16s_16_4_1_U81_n_20,
      \p_reg_reg[15]\(1) => mac_muladd_8s_8s_16s_16_4_1_U81_n_21,
      \p_reg_reg[15]\(0) => mac_muladd_8s_8s_16s_16_4_1_U81_n_22,
      \p_reg_reg[15]_0\(3) => mul_8s_8s_16_1_1_U77_n_11,
      \p_reg_reg[15]_0\(2) => mul_8s_8s_16_1_1_U77_n_12,
      \p_reg_reg[15]_0\(1) => mul_8s_8s_16_1_1_U77_n_13,
      \p_reg_reg[15]_0\(0) => mul_8s_8s_16_1_1_U77_n_14,
      \p_reg_reg[7]\(3) => mul_8s_8s_16_1_1_U77_n_3,
      \p_reg_reg[7]\(2) => mul_8s_8s_16_1_1_U77_n_4,
      \p_reg_reg[7]\(1) => mul_8s_8s_16_1_1_U77_n_5,
      \p_reg_reg[7]\(0) => mul_8s_8s_16_1_1_U77_n_6,
      tmp_31_reg_5042_pp0_iter14_reg(2 downto 0) => tmp_31_reg_5042_pp0_iter14_reg(7 downto 5),
      \tmp_31_reg_5042_pp0_iter14_reg_reg[6]__0\(1) => mac_muladd_8s_8s_16s_16_4_1_U81_n_1,
      \tmp_31_reg_5042_pp0_iter14_reg_reg[6]__0\(0) => mac_muladd_8s_8s_16s_16_4_1_U81_n_2,
      \tmp_5_reg_5117_reg[6]\(0) => mac_muladd_8s_8s_16s_16_4_1_U81_n_5,
      \tmp_5_reg_5117_reg[7]\(0) => mac_muladd_8s_8s_16s_16_4_1_U81_n_6
    );
mac_muladd_8s_8s_16s_16_4_1_U82: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_28
     port map (
      DI(1) => mac_muladd_8s_8s_16s_16_4_1_U82_n_3,
      DI(0) => mac_muladd_8s_8s_16s_16_4_1_U82_n_4,
      DOADO(7 downto 0) => DOADO(7 downto 0),
      O(2) => mul_8s_8s_16_1_1_U79_n_0,
      O(1) => mul_8s_8s_16_1_1_U79_n_1,
      O(0) => mul_8s_8s_16_1_1_U79_n_2,
      P(0) => mac_muladd_8s_8s_16s_16_4_1_U82_n_0,
      Q(4 downto 0) => tmp_reg_5102(7 downto 3),
      S(0) => mul_8s_8s_16_1_1_U79_n_15,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      m_reg_reg(1 downto 0) => trunc_ln54_reg_4562_pp0_iter11_reg(1 downto 0),
      m_reg_reg_0(7 downto 0) => m_reg_reg_0(7 downto 0),
      m_reg_reg_1(1 downto 0) => trunc_ln55_reg_4594_pp0_iter11_reg(1 downto 0),
      m_reg_reg_2(7 downto 0) => m_reg_reg(7 downto 0),
      m_reg_reg_3(7 downto 0) => m_reg_reg_3(7 downto 0),
      m_reg_reg_4(7 downto 0) => m_reg_reg_1(7 downto 0),
      m_reg_reg_5(7 downto 0) => m_reg_reg_2(7 downto 0),
      m_reg_reg_6(7 downto 0) => m_reg_reg_6(7 downto 0),
      m_reg_reg_7(7 downto 0) => m_reg_reg_4(7 downto 0),
      m_reg_reg_8(7 downto 0) => m_reg_reg_5(7 downto 0),
      m_reg_reg_9(3 downto 0) => trunc_ln53_reg_4542_pp0_iter12_reg(3 downto 0),
      \m_reg_reg_i_17__1\(7 downto 0) => \m_reg_reg_i_17__1\(7 downto 0),
      \m_reg_reg_i_17__1_0\(7 downto 0) => \m_reg_reg_i_17__1_0\(7 downto 0),
      \m_reg_reg_i_17__1_1\(7 downto 0) => \m_reg_reg_i_17__1_1\(7 downto 0),
      \m_reg_reg_i_17__1_2\(7 downto 0) => \m_reg_reg_i_17__1_2\(7 downto 0),
      \m_reg_reg_i_17__1_3\(7 downto 0) => \m_reg_reg_i_17__1_3\(7 downto 0),
      \m_reg_reg_i_17__1_4\(7 downto 0) => \m_reg_reg_i_17__1_4\(7 downto 0),
      \m_reg_reg_i_17__1_5\(7 downto 0) => \m_reg_reg_i_17__1_5\(7 downto 0),
      \m_reg_reg_i_17__1_6\(7 downto 0) => \m_reg_reg_i_17__1_6\(7 downto 0),
      \m_reg_reg_i_18__1\(7 downto 0) => \m_reg_reg_i_18__1\(7 downto 0),
      \m_reg_reg_i_18__1_0\(7 downto 0) => \m_reg_reg_i_18__1_0\(7 downto 0),
      \m_reg_reg_i_18__1_1\(7 downto 0) => \m_reg_reg_i_18__1_1\(7 downto 0),
      \m_reg_reg_i_18__1_2\(7 downto 0) => \m_reg_reg_i_18__1_2\(7 downto 0),
      \m_reg_reg_i_18__1_3\(7 downto 0) => \m_reg_reg_i_18__1_3\(7 downto 0),
      \m_reg_reg_i_18__1_4\(7 downto 0) => \m_reg_reg_i_18__1_4\(7 downto 0),
      \m_reg_reg_i_18__1_5\(7 downto 0) => \m_reg_reg_i_18__1_5\(7 downto 0),
      \m_reg_reg_i_18__1_6\(7 downto 0) => \m_reg_reg_i_18__1_6\(7 downto 0),
      \p_reg_reg[11]\(3) => mul_8s_8s_16_1_1_U79_n_7,
      \p_reg_reg[11]\(2) => mul_8s_8s_16_1_1_U79_n_8,
      \p_reg_reg[11]\(1) => mul_8s_8s_16_1_1_U79_n_9,
      \p_reg_reg[11]\(0) => mul_8s_8s_16_1_1_U79_n_10,
      \p_reg_reg[15]\(15) => mac_muladd_8s_8s_16s_16_4_1_U82_n_31,
      \p_reg_reg[15]\(14) => mac_muladd_8s_8s_16s_16_4_1_U82_n_32,
      \p_reg_reg[15]\(13) => mac_muladd_8s_8s_16s_16_4_1_U82_n_33,
      \p_reg_reg[15]\(12) => mac_muladd_8s_8s_16s_16_4_1_U82_n_34,
      \p_reg_reg[15]\(11) => mac_muladd_8s_8s_16s_16_4_1_U82_n_35,
      \p_reg_reg[15]\(10) => mac_muladd_8s_8s_16s_16_4_1_U82_n_36,
      \p_reg_reg[15]\(9) => mac_muladd_8s_8s_16s_16_4_1_U82_n_37,
      \p_reg_reg[15]\(8) => mac_muladd_8s_8s_16s_16_4_1_U82_n_38,
      \p_reg_reg[15]\(7) => mac_muladd_8s_8s_16s_16_4_1_U82_n_39,
      \p_reg_reg[15]\(6) => mac_muladd_8s_8s_16s_16_4_1_U82_n_40,
      \p_reg_reg[15]\(5) => mac_muladd_8s_8s_16s_16_4_1_U82_n_41,
      \p_reg_reg[15]\(4) => mac_muladd_8s_8s_16s_16_4_1_U82_n_42,
      \p_reg_reg[15]\(3) => mac_muladd_8s_8s_16s_16_4_1_U82_n_43,
      \p_reg_reg[15]\(2) => mac_muladd_8s_8s_16s_16_4_1_U82_n_44,
      \p_reg_reg[15]\(1) => mac_muladd_8s_8s_16s_16_4_1_U82_n_45,
      \p_reg_reg[15]\(0) => mac_muladd_8s_8s_16s_16_4_1_U82_n_46,
      \p_reg_reg[15]_0\(3) => mul_8s_8s_16_1_1_U79_n_11,
      \p_reg_reg[15]_0\(2) => mul_8s_8s_16_1_1_U79_n_12,
      \p_reg_reg[15]_0\(1) => mul_8s_8s_16_1_1_U79_n_13,
      \p_reg_reg[15]_0\(0) => mul_8s_8s_16_1_1_U79_n_14,
      \p_reg_reg[7]\(3) => mul_8s_8s_16_1_1_U79_n_3,
      \p_reg_reg[7]\(2) => mul_8s_8s_16_1_1_U79_n_4,
      \p_reg_reg[7]\(1) => mul_8s_8s_16_1_1_U79_n_5,
      \p_reg_reg[7]\(0) => mul_8s_8s_16_1_1_U79_n_6,
      ram_reg => mac_muladd_8s_8s_16s_16_4_1_U82_n_7,
      ram_reg_0 => mac_muladd_8s_8s_16s_16_4_1_U82_n_8,
      ram_reg_1 => mac_muladd_8s_8s_16s_16_4_1_U82_n_9,
      ram_reg_10 => mac_muladd_8s_8s_16s_16_4_1_U82_n_18,
      ram_reg_11 => mac_muladd_8s_8s_16s_16_4_1_U82_n_19,
      ram_reg_12 => mac_muladd_8s_8s_16s_16_4_1_U82_n_20,
      ram_reg_13 => mac_muladd_8s_8s_16s_16_4_1_U82_n_21,
      ram_reg_14 => mac_muladd_8s_8s_16s_16_4_1_U82_n_22,
      ram_reg_15 => mac_muladd_8s_8s_16s_16_4_1_U82_n_23,
      ram_reg_16 => mac_muladd_8s_8s_16s_16_4_1_U82_n_24,
      ram_reg_17 => mac_muladd_8s_8s_16s_16_4_1_U82_n_25,
      ram_reg_18 => mac_muladd_8s_8s_16s_16_4_1_U82_n_26,
      ram_reg_19 => mac_muladd_8s_8s_16s_16_4_1_U82_n_27,
      ram_reg_2 => mac_muladd_8s_8s_16s_16_4_1_U82_n_10,
      ram_reg_20 => mac_muladd_8s_8s_16s_16_4_1_U82_n_28,
      ram_reg_21 => mac_muladd_8s_8s_16s_16_4_1_U82_n_29,
      ram_reg_22 => mac_muladd_8s_8s_16s_16_4_1_U82_n_30,
      ram_reg_3 => mac_muladd_8s_8s_16s_16_4_1_U82_n_11,
      ram_reg_4 => mac_muladd_8s_8s_16s_16_4_1_U82_n_12,
      ram_reg_5 => mac_muladd_8s_8s_16s_16_4_1_U82_n_13,
      ram_reg_6 => mac_muladd_8s_8s_16s_16_4_1_U82_n_14,
      ram_reg_7 => mac_muladd_8s_8s_16s_16_4_1_U82_n_15,
      ram_reg_8 => mac_muladd_8s_8s_16s_16_4_1_U82_n_16,
      ram_reg_9 => mac_muladd_8s_8s_16s_16_4_1_U82_n_17,
      tmp_11_reg_5017_pp0_iter14_reg(2 downto 0) => tmp_11_reg_5017_pp0_iter14_reg(7 downto 5),
      \tmp_11_reg_5017_pp0_iter14_reg_reg[6]__0\(1) => mac_muladd_8s_8s_16s_16_4_1_U82_n_1,
      \tmp_11_reg_5017_pp0_iter14_reg_reg[6]__0\(0) => mac_muladd_8s_8s_16s_16_4_1_U82_n_2,
      \tmp_reg_5102_reg[6]\(0) => mac_muladd_8s_8s_16s_16_4_1_U82_n_5,
      \tmp_reg_5102_reg[7]\(0) => mac_muladd_8s_8s_16s_16_4_1_U82_n_6
    );
mac_muladd_8s_8s_16s_16_4_1_U83: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_29
     port map (
      DOADO(7 downto 0) => DOADO(7 downto 0),
      PCOUT(47) => mac_muladd_8s_8s_16s_16_4_1_U83_n_0,
      PCOUT(46) => mac_muladd_8s_8s_16s_16_4_1_U83_n_1,
      PCOUT(45) => mac_muladd_8s_8s_16s_16_4_1_U83_n_2,
      PCOUT(44) => mac_muladd_8s_8s_16s_16_4_1_U83_n_3,
      PCOUT(43) => mac_muladd_8s_8s_16s_16_4_1_U83_n_4,
      PCOUT(42) => mac_muladd_8s_8s_16s_16_4_1_U83_n_5,
      PCOUT(41) => mac_muladd_8s_8s_16s_16_4_1_U83_n_6,
      PCOUT(40) => mac_muladd_8s_8s_16s_16_4_1_U83_n_7,
      PCOUT(39) => mac_muladd_8s_8s_16s_16_4_1_U83_n_8,
      PCOUT(38) => mac_muladd_8s_8s_16s_16_4_1_U83_n_9,
      PCOUT(37) => mac_muladd_8s_8s_16s_16_4_1_U83_n_10,
      PCOUT(36) => mac_muladd_8s_8s_16s_16_4_1_U83_n_11,
      PCOUT(35) => mac_muladd_8s_8s_16s_16_4_1_U83_n_12,
      PCOUT(34) => mac_muladd_8s_8s_16s_16_4_1_U83_n_13,
      PCOUT(33) => mac_muladd_8s_8s_16s_16_4_1_U83_n_14,
      PCOUT(32) => mac_muladd_8s_8s_16s_16_4_1_U83_n_15,
      PCOUT(31) => mac_muladd_8s_8s_16s_16_4_1_U83_n_16,
      PCOUT(30) => mac_muladd_8s_8s_16s_16_4_1_U83_n_17,
      PCOUT(29) => mac_muladd_8s_8s_16s_16_4_1_U83_n_18,
      PCOUT(28) => mac_muladd_8s_8s_16s_16_4_1_U83_n_19,
      PCOUT(27) => mac_muladd_8s_8s_16s_16_4_1_U83_n_20,
      PCOUT(26) => mac_muladd_8s_8s_16s_16_4_1_U83_n_21,
      PCOUT(25) => mac_muladd_8s_8s_16s_16_4_1_U83_n_22,
      PCOUT(24) => mac_muladd_8s_8s_16s_16_4_1_U83_n_23,
      PCOUT(23) => mac_muladd_8s_8s_16s_16_4_1_U83_n_24,
      PCOUT(22) => mac_muladd_8s_8s_16s_16_4_1_U83_n_25,
      PCOUT(21) => mac_muladd_8s_8s_16s_16_4_1_U83_n_26,
      PCOUT(20) => mac_muladd_8s_8s_16s_16_4_1_U83_n_27,
      PCOUT(19) => mac_muladd_8s_8s_16s_16_4_1_U83_n_28,
      PCOUT(18) => mac_muladd_8s_8s_16s_16_4_1_U83_n_29,
      PCOUT(17) => mac_muladd_8s_8s_16s_16_4_1_U83_n_30,
      PCOUT(16) => mac_muladd_8s_8s_16s_16_4_1_U83_n_31,
      PCOUT(15) => mac_muladd_8s_8s_16s_16_4_1_U83_n_32,
      PCOUT(14) => mac_muladd_8s_8s_16s_16_4_1_U83_n_33,
      PCOUT(13) => mac_muladd_8s_8s_16s_16_4_1_U83_n_34,
      PCOUT(12) => mac_muladd_8s_8s_16s_16_4_1_U83_n_35,
      PCOUT(11) => mac_muladd_8s_8s_16s_16_4_1_U83_n_36,
      PCOUT(10) => mac_muladd_8s_8s_16s_16_4_1_U83_n_37,
      PCOUT(9) => mac_muladd_8s_8s_16s_16_4_1_U83_n_38,
      PCOUT(8) => mac_muladd_8s_8s_16s_16_4_1_U83_n_39,
      PCOUT(7) => mac_muladd_8s_8s_16s_16_4_1_U83_n_40,
      PCOUT(6) => mac_muladd_8s_8s_16s_16_4_1_U83_n_41,
      PCOUT(5) => mac_muladd_8s_8s_16s_16_4_1_U83_n_42,
      PCOUT(4) => mac_muladd_8s_8s_16s_16_4_1_U83_n_43,
      PCOUT(3) => mac_muladd_8s_8s_16s_16_4_1_U83_n_44,
      PCOUT(2) => mac_muladd_8s_8s_16s_16_4_1_U83_n_45,
      PCOUT(1) => mac_muladd_8s_8s_16s_16_4_1_U83_n_46,
      PCOUT(0) => mac_muladd_8s_8s_16s_16_4_1_U83_n_47,
      Q(7 downto 0) => tmp_19_reg_5027(7 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      din0(7 downto 0) => din0(7 downto 0),
      din1(7 downto 0) => din1(7 downto 0),
      din2(7 downto 0) => din2(7 downto 0),
      m_reg_reg(1 downto 0) => trunc_ln54_reg_4562_pp0_iter11_reg(1 downto 0),
      m_reg_reg_0(7 downto 0) => m_reg_reg(7 downto 0),
      m_reg_reg_1(7 downto 0) => m_reg_reg_0(7 downto 0),
      m_reg_reg_2(1 downto 0) => trunc_ln55_reg_4594_pp0_iter11_reg(1 downto 0),
      m_reg_reg_3(7 downto 0) => m_reg_reg_2(7 downto 0),
      m_reg_reg_4(7 downto 0) => m_reg_reg_3(7 downto 0),
      m_reg_reg_5(7 downto 0) => m_reg_reg_1(7 downto 0),
      m_reg_reg_6(7 downto 0) => m_reg_reg_5(7 downto 0),
      m_reg_reg_7(7 downto 0) => m_reg_reg_6(7 downto 0),
      m_reg_reg_8(7 downto 0) => m_reg_reg_4(7 downto 0),
      m_reg_reg_9(3 downto 0) => trunc_ln53_reg_4542_pp0_iter12_reg(3 downto 0),
      \m_reg_reg_i_17__2\(7 downto 0) => \m_reg_reg_i_17__2\(7 downto 0),
      \m_reg_reg_i_17__2_0\(7 downto 0) => \m_reg_reg_i_17__2_0\(7 downto 0),
      \m_reg_reg_i_17__2_1\(7 downto 0) => \m_reg_reg_i_17__2_1\(7 downto 0),
      \m_reg_reg_i_17__2_2\(7 downto 0) => \m_reg_reg_i_17__2_2\(7 downto 0),
      \m_reg_reg_i_17__2_3\(7 downto 0) => \m_reg_reg_i_17__2_3\(7 downto 0),
      \m_reg_reg_i_17__2_4\(7 downto 0) => \m_reg_reg_i_17__2_4\(7 downto 0),
      \m_reg_reg_i_17__2_5\(7 downto 0) => \m_reg_reg_i_17__2_5\(7 downto 0),
      \m_reg_reg_i_17__2_6\(7 downto 0) => \m_reg_reg_i_17__2_6\(7 downto 0),
      \m_reg_reg_i_18__2\(7 downto 0) => \m_reg_reg_i_18__2\(7 downto 0),
      \m_reg_reg_i_18__2_0\(7 downto 0) => \m_reg_reg_i_18__2_0\(7 downto 0),
      \m_reg_reg_i_18__2_1\(7 downto 0) => \m_reg_reg_i_18__2_1\(7 downto 0),
      \m_reg_reg_i_18__2_2\(7 downto 0) => \m_reg_reg_i_18__2_2\(7 downto 0),
      \m_reg_reg_i_18__2_3\(7 downto 0) => \m_reg_reg_i_18__2_3\(7 downto 0),
      \m_reg_reg_i_18__2_4\(7 downto 0) => \m_reg_reg_i_18__2_4\(7 downto 0),
      \m_reg_reg_i_18__2_5\(7 downto 0) => \m_reg_reg_i_18__2_5\(7 downto 0),
      \m_reg_reg_i_18__2_6\(7 downto 0) => \m_reg_reg_i_18__2_6\(7 downto 0),
      p_reg_reg(3 downto 0) => trunc_ln53_reg_4542_pp0_iter13_reg(3 downto 0),
      p_reg_reg_i_10(7 downto 0) => p_reg_reg_i_10(7 downto 0),
      p_reg_reg_i_10_0(7 downto 0) => p_reg_reg_i_10_0(7 downto 0),
      p_reg_reg_i_10_1(7 downto 0) => p_reg_reg_i_10_1(7 downto 0),
      p_reg_reg_i_10_2(7 downto 0) => p_reg_reg_i_10_2(7 downto 0),
      p_reg_reg_i_10_3(7 downto 0) => p_reg_reg_i_10_3(7 downto 0),
      p_reg_reg_i_10_4(7 downto 0) => p_reg_reg_i_10_4(7 downto 0),
      p_reg_reg_i_10_5(7 downto 0) => p_reg_reg_i_10_5(7 downto 0),
      p_reg_reg_i_10_6(7 downto 0) => p_reg_reg_i_10_6(7 downto 0),
      p_reg_reg_i_9(7 downto 0) => p_reg_reg_i_9(7 downto 0),
      p_reg_reg_i_9_0(7 downto 0) => p_reg_reg_i_9_0(7 downto 0),
      p_reg_reg_i_9_1(7 downto 0) => p_reg_reg_i_9_1(7 downto 0),
      p_reg_reg_i_9_2(7 downto 0) => p_reg_reg_i_9_2(7 downto 0),
      p_reg_reg_i_9_3(7 downto 0) => p_reg_reg_i_9_3(7 downto 0),
      p_reg_reg_i_9_4(7 downto 0) => p_reg_reg_i_9_4(7 downto 0),
      p_reg_reg_i_9_5(7 downto 0) => p_reg_reg_i_9_5(7 downto 0),
      p_reg_reg_i_9_6(7 downto 0) => p_reg_reg_i_9_6(7 downto 0)
    );
\mem_reg[62][0]_srl32_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter20\,
      I1 => gmem_0_WREADY,
      I2 => Q(0),
      I3 => Q(1),
      O => push
    );
mul_4ns_5ns_7_1_1_U53: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_4ns_5ns_7_1_1
     port map (
      Q(3 downto 0) => tmp_44_reg_4527(3 downto 0),
      dout(4) => mul_4ns_5ns_7_1_1_U53_n_0,
      dout(3) => mul_4ns_5ns_7_1_1_U53_n_1,
      dout(2) => mul_4ns_5ns_7_1_1_U53_n_2,
      dout(1) => mul_4ns_5ns_7_1_1_U53_n_3,
      dout(0) => mul_4ns_5ns_7_1_1_U53_n_4
    );
mul_4ns_5ns_7_1_1_U54: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_4ns_5ns_7_1_1_30
     port map (
      dout(4) => mul_4ns_5ns_7_1_1_U54_n_0,
      dout(3) => mul_4ns_5ns_7_1_1_U54_n_1,
      dout(2) => mul_4ns_5ns_7_1_1_U54_n_2,
      dout(1) => mul_4ns_5ns_7_1_1_U54_n_3,
      dout(0) => mul_4ns_5ns_7_1_1_U54_n_4,
      tmp_45_reg_4517_pp0_iter9_reg(3 downto 0) => tmp_45_reg_4517_pp0_iter9_reg(3 downto 0)
    );
mul_4ns_5ns_7_1_1_U55: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_4ns_5ns_7_1_1_31
     port map (
      Q(3 downto 0) => tmp_46_reg_4532(3 downto 0),
      dout(4) => mul_4ns_5ns_7_1_1_U55_n_0,
      dout(3) => mul_4ns_5ns_7_1_1_U55_n_1,
      dout(2) => mul_4ns_5ns_7_1_1_U55_n_2,
      dout(1) => mul_4ns_5ns_7_1_1_U55_n_3,
      dout(0) => mul_4ns_5ns_7_1_1_U55_n_4
    );
mul_5ns_7ns_11_1_1_U48: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_5ns_7ns_11_1_1
     port map (
      Q(4) => \indvars_iv_next34_mid2_reg_4500_reg_n_0_[4]\,
      Q(3) => \indvars_iv_next34_mid2_reg_4500_reg_n_0_[3]\,
      Q(2) => \indvars_iv_next34_mid2_reg_4500_reg_n_0_[2]\,
      Q(1) => \indvars_iv_next34_mid2_reg_4500_reg_n_0_[1]\,
      Q(0) => \indvars_iv_next34_mid2_reg_4500_reg_n_0_[0]\,
      S(0) => \tmp_45_reg_4517__3_i_2_n_0\,
      dout(3) => mul_5ns_7ns_11_1_1_U48_n_0,
      dout(2) => mul_5ns_7ns_11_1_1_U48_n_1,
      dout(1) => mul_5ns_7ns_11_1_1_U48_n_2,
      dout(0) => mul_5ns_7ns_11_1_1_U48_n_3
    );
mul_5ns_7ns_11_1_1_U50: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_5ns_7ns_11_1_1_32
     port map (
      Q(4 downto 0) => add_ln61_reg_4512(4 downto 0),
      S(0) => \tmp_51_reg_4522__3_i_2_n_0\,
      dout(3) => mul_5ns_7ns_11_1_1_U50_n_0,
      dout(2) => mul_5ns_7ns_11_1_1_U50_n_1,
      dout(1) => mul_5ns_7ns_11_1_1_U50_n_2,
      dout(0) => mul_5ns_7ns_11_1_1_U50_n_3
    );
mul_5ns_7ns_11_1_1_U51: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_5ns_7ns_11_1_1_33
     port map (
      D(3) => mul_5ns_7ns_11_1_1_U51_n_0,
      D(2) => mul_5ns_7ns_11_1_1_U51_n_1,
      D(1) => mul_5ns_7ns_11_1_1_U51_n_2,
      D(0) => mul_5ns_7ns_11_1_1_U51_n_3,
      S(0) => \tmp_product__0_carry__1_i_1__5_n_0\,
      select_ln54_reg_4505_pp0_iter8_reg(4 downto 0) => select_ln54_reg_4505_pp0_iter8_reg(4 downto 0)
    );
mul_5ns_7ns_11_1_1_U52: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_5ns_7ns_11_1_1_34
     port map (
      D(3) => mul_5ns_7ns_11_1_1_U52_n_0,
      D(2) => mul_5ns_7ns_11_1_1_U52_n_1,
      D(1) => mul_5ns_7ns_11_1_1_U52_n_2,
      D(0) => mul_5ns_7ns_11_1_1_U52_n_3,
      S(0) => \tmp_product__0_carry__1_i_1__4_n_0\,
      select_ln54_reg_4505_pp0_iter8_reg(4 downto 0) => select_ln54_reg_4505_pp0_iter8_reg(4 downto 0)
    );
mul_5ns_7ns_11_1_1_U56: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_5ns_7ns_11_1_1_35
     port map (
      D(3) => mul_5ns_7ns_11_1_1_U56_n_0,
      D(2) => mul_5ns_7ns_11_1_1_U56_n_1,
      D(1) => mul_5ns_7ns_11_1_1_U56_n_2,
      D(0) => mul_5ns_7ns_11_1_1_U56_n_3,
      S(0) => \tmp_product__0_carry__1_i_1__3_n_0\,
      j_2_mid2_reg_4493_pp0_iter9_reg(4 downto 0) => j_2_mid2_reg_4493_pp0_iter9_reg(4 downto 0)
    );
mul_5ns_7ns_11_1_1_U57: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_5ns_7ns_11_1_1_36
     port map (
      D(3 downto 0) => \p_1_in__0\(3 downto 0),
      S(0) => \tmp_product__0_carry__1_i_1__2_n_0\,
      j_2_mid2_reg_4493_pp0_iter9_reg(4 downto 0) => j_2_mid2_reg_4493_pp0_iter9_reg(4 downto 0)
    );
mul_8s_8s_16_1_1_U76: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_8s_8s_16_1_1
     port map (
      C(14 downto 3) => C(15 downto 4),
      C(2 downto 0) => C(2 downto 0),
      DI(1) => mac_muladd_8s_8s_16s_16_4_1_U80_n_3,
      DI(0) => mac_muladd_8s_8s_16s_16_4_1_U80_n_4,
      P(0) => mac_muladd_8s_8s_16s_16_4_1_U80_n_0,
      Q(7 downto 0) => tmp_6_reg_5122(7 downto 0),
      S(0) => mul_8s_8s_16_1_1_U76_n_15,
      tmp_35_reg_5047_pp0_iter14_reg(7 downto 0) => tmp_35_reg_5047_pp0_iter14_reg(7 downto 0),
      \tmp_product__85_carry__0_i_5_0\(1) => mac_muladd_8s_8s_16s_16_4_1_U80_n_1,
      \tmp_product__85_carry__0_i_5_0\(0) => mac_muladd_8s_8s_16s_16_4_1_U80_n_2,
      \tmp_product__85_carry__1_0\(0) => mac_muladd_8s_8s_16s_16_4_1_U80_n_6,
      \tmp_product__85_carry__1_1\(0) => mac_muladd_8s_8s_16s_16_4_1_U80_n_5
    );
mul_8s_8s_16_1_1_U77: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_8s_8s_16_1_1_37
     port map (
      DI(1) => mac_muladd_8s_8s_16s_16_4_1_U81_n_3,
      DI(0) => mac_muladd_8s_8s_16s_16_4_1_U81_n_4,
      O(2) => mul_8s_8s_16_1_1_U77_n_0,
      O(1) => mul_8s_8s_16_1_1_U77_n_1,
      O(0) => mul_8s_8s_16_1_1_U77_n_2,
      P(0) => mac_muladd_8s_8s_16s_16_4_1_U81_n_0,
      Q(7 downto 0) => tmp_5_reg_5117(7 downto 0),
      S(0) => mul_8s_8s_16_1_1_U77_n_15,
      tmp_31_reg_5042_pp0_iter14_reg(7 downto 0) => tmp_31_reg_5042_pp0_iter14_reg(7 downto 0),
      \tmp_product__85_carry__0_i_5__0_0\(1) => mac_muladd_8s_8s_16s_16_4_1_U81_n_1,
      \tmp_product__85_carry__0_i_5__0_0\(0) => mac_muladd_8s_8s_16s_16_4_1_U81_n_2,
      \tmp_product__85_carry__0_i_8__0_0\(3) => mul_8s_8s_16_1_1_U77_n_7,
      \tmp_product__85_carry__0_i_8__0_0\(2) => mul_8s_8s_16_1_1_U77_n_8,
      \tmp_product__85_carry__0_i_8__0_0\(1) => mul_8s_8s_16_1_1_U77_n_9,
      \tmp_product__85_carry__0_i_8__0_0\(0) => mul_8s_8s_16_1_1_U77_n_10,
      \tmp_product__85_carry__1_0\(0) => mac_muladd_8s_8s_16s_16_4_1_U81_n_6,
      \tmp_product__85_carry__1_1\(0) => mac_muladd_8s_8s_16s_16_4_1_U81_n_5,
      \tmp_product__85_carry__1_i_5__0_0\(3) => mul_8s_8s_16_1_1_U77_n_11,
      \tmp_product__85_carry__1_i_5__0_0\(2) => mul_8s_8s_16_1_1_U77_n_12,
      \tmp_product__85_carry__1_i_5__0_0\(1) => mul_8s_8s_16_1_1_U77_n_13,
      \tmp_product__85_carry__1_i_5__0_0\(0) => mul_8s_8s_16_1_1_U77_n_14,
      \tmp_product__85_carry_i_8__0_0\(3) => mul_8s_8s_16_1_1_U77_n_3,
      \tmp_product__85_carry_i_8__0_0\(2) => mul_8s_8s_16_1_1_U77_n_4,
      \tmp_product__85_carry_i_8__0_0\(1) => mul_8s_8s_16_1_1_U77_n_5,
      \tmp_product__85_carry_i_8__0_0\(0) => mul_8s_8s_16_1_1_U77_n_6
    );
mul_8s_8s_16_1_1_U79: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_8s_8s_16_1_1_38
     port map (
      DI(1) => mac_muladd_8s_8s_16s_16_4_1_U82_n_3,
      DI(0) => mac_muladd_8s_8s_16s_16_4_1_U82_n_4,
      O(2) => mul_8s_8s_16_1_1_U79_n_0,
      O(1) => mul_8s_8s_16_1_1_U79_n_1,
      O(0) => mul_8s_8s_16_1_1_U79_n_2,
      P(0) => mac_muladd_8s_8s_16s_16_4_1_U82_n_0,
      Q(7 downto 0) => tmp_reg_5102(7 downto 0),
      S(0) => mul_8s_8s_16_1_1_U79_n_15,
      tmp_11_reg_5017_pp0_iter14_reg(7 downto 0) => tmp_11_reg_5017_pp0_iter14_reg(7 downto 0),
      \tmp_product__85_carry__0_i_5__1_0\(1) => mac_muladd_8s_8s_16s_16_4_1_U82_n_1,
      \tmp_product__85_carry__0_i_5__1_0\(0) => mac_muladd_8s_8s_16s_16_4_1_U82_n_2,
      \tmp_product__85_carry__0_i_8__1_0\(3) => mul_8s_8s_16_1_1_U79_n_7,
      \tmp_product__85_carry__0_i_8__1_0\(2) => mul_8s_8s_16_1_1_U79_n_8,
      \tmp_product__85_carry__0_i_8__1_0\(1) => mul_8s_8s_16_1_1_U79_n_9,
      \tmp_product__85_carry__0_i_8__1_0\(0) => mul_8s_8s_16_1_1_U79_n_10,
      \tmp_product__85_carry__1_0\(0) => mac_muladd_8s_8s_16s_16_4_1_U82_n_6,
      \tmp_product__85_carry__1_1\(0) => mac_muladd_8s_8s_16s_16_4_1_U82_n_5,
      \tmp_product__85_carry__1_i_5__1_0\(3) => mul_8s_8s_16_1_1_U79_n_11,
      \tmp_product__85_carry__1_i_5__1_0\(2) => mul_8s_8s_16_1_1_U79_n_12,
      \tmp_product__85_carry__1_i_5__1_0\(1) => mul_8s_8s_16_1_1_U79_n_13,
      \tmp_product__85_carry__1_i_5__1_0\(0) => mul_8s_8s_16_1_1_U79_n_14,
      \tmp_product__85_carry_i_8__1_0\(3) => mul_8s_8s_16_1_1_U79_n_3,
      \tmp_product__85_carry_i_8__1_0\(2) => mul_8s_8s_16_1_1_U79_n_4,
      \tmp_product__85_carry_i_8__1_0\(1) => mul_8s_8s_16_1_1_U79_n_5,
      \tmp_product__85_carry_i_8__1_0\(0) => mul_8s_8s_16_1_1_U79_n_6
    );
\mul_ln54_1_reg_4555[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_44_reg_4527(0),
      I1 => tmp_44_reg_4527(1),
      O => \mul_ln54_1_reg_4555[1]_i_1_n_0\
    );
\mul_ln54_1_reg_4555_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_44_reg_4527(0),
      Q => mul_ln54_1_reg_4555(0),
      R => '0'
    );
\mul_ln54_1_reg_4555_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \mul_ln54_1_reg_4555[1]_i_1_n_0\,
      Q => mul_ln54_1_reg_4555(1),
      R => '0'
    );
\mul_ln54_1_reg_4555_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_4ns_5ns_7_1_1_U53_n_4,
      Q => mul_ln54_1_reg_4555(2),
      R => '0'
    );
\mul_ln54_1_reg_4555_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_4ns_5ns_7_1_1_U53_n_3,
      Q => mul_ln54_1_reg_4555(3),
      R => '0'
    );
\mul_ln54_1_reg_4555_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_4ns_5ns_7_1_1_U53_n_2,
      Q => mul_ln54_1_reg_4555(4),
      R => '0'
    );
\mul_ln54_1_reg_4555_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_4ns_5ns_7_1_1_U53_n_1,
      Q => mul_ln54_1_reg_4555(5),
      R => '0'
    );
\mul_ln54_1_reg_4555_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_4ns_5ns_7_1_1_U53_n_0,
      Q => mul_ln54_1_reg_4555(6),
      R => '0'
    );
\mul_ln56_reg_4582[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_46_reg_4532(0),
      I1 => tmp_46_reg_4532(1),
      O => \mul_ln56_reg_4582[1]_i_1_n_0\
    );
\mul_ln56_reg_4582_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_46_reg_4532(0),
      Q => mul_ln56_reg_4582(0),
      R => '0'
    );
\mul_ln56_reg_4582_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \mul_ln56_reg_4582[1]_i_1_n_0\,
      Q => mul_ln56_reg_4582(1),
      R => '0'
    );
\mul_ln56_reg_4582_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_4ns_5ns_7_1_1_U55_n_4,
      Q => mul_ln56_reg_4582(2),
      R => '0'
    );
\mul_ln56_reg_4582_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_4ns_5ns_7_1_1_U55_n_3,
      Q => mul_ln56_reg_4582(3),
      R => '0'
    );
\mul_ln56_reg_4582_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_4ns_5ns_7_1_1_U55_n_2,
      Q => mul_ln56_reg_4582(4),
      R => '0'
    );
\mul_ln56_reg_4582_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_4ns_5ns_7_1_1_U55_n_1,
      Q => mul_ln56_reg_4582(5),
      R => '0'
    );
\mul_ln56_reg_4582_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_4ns_5ns_7_1_1_U55_n_0,
      Q => mul_ln56_reg_4582(6),
      R => '0'
    );
\mul_ln61_10_reg_4575[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_45_reg_4517_pp0_iter9_reg(0),
      I1 => tmp_45_reg_4517_pp0_iter9_reg(1),
      O => \mul_ln61_10_reg_4575[1]_i_1_n_0\
    );
\mul_ln61_10_reg_4575_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_45_reg_4517_pp0_iter9_reg(0),
      Q => mul_ln61_10_reg_4575(0),
      R => '0'
    );
\mul_ln61_10_reg_4575_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \mul_ln61_10_reg_4575[1]_i_1_n_0\,
      Q => mul_ln61_10_reg_4575(1),
      R => '0'
    );
\mul_ln61_10_reg_4575_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_4ns_5ns_7_1_1_U54_n_4,
      Q => mul_ln61_10_reg_4575(2),
      R => '0'
    );
\mul_ln61_10_reg_4575_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_4ns_5ns_7_1_1_U54_n_3,
      Q => mul_ln61_10_reg_4575(3),
      R => '0'
    );
\mul_ln61_10_reg_4575_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_4ns_5ns_7_1_1_U54_n_2,
      Q => mul_ln61_10_reg_4575(4),
      R => '0'
    );
\mul_ln61_10_reg_4575_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_4ns_5ns_7_1_1_U54_n_1,
      Q => mul_ln61_10_reg_4575(5),
      R => '0'
    );
\mul_ln61_10_reg_4575_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_4ns_5ns_7_1_1_U54_n_0,
      Q => mul_ln61_10_reg_4575(6),
      R => '0'
    );
ram_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(10),
      I1 => ram_reg_i_28_n_0,
      I2 => trunc_ln54_reg_4562(0),
      I3 => ram_reg_i_29_n_0,
      I4 => trunc_ln54_reg_4562(1),
      I5 => ram_reg_i_27_n_0,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_6_address0(10)
    );
ram_reg_i_100: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DDFFFFFA2200000"
    )
        port map (
      I0 => mul_ln54_1_reg_4555(4),
      I1 => ram_reg_i_135_n_0,
      I2 => mul_ln54_1_reg_4555(3),
      I3 => tmp_55_reg_4607(3),
      I4 => mul_ln54_1_reg_4555(5),
      I5 => mul_ln54_1_reg_4555(6),
      O => add_ln61_21_fu_2775_p2(6)
    );
ram_reg_i_101: unisim.vcomponents.LUT5
    generic map(
      INIT => X"71FF8E00"
    )
        port map (
      I0 => tmp_55_reg_4607(3),
      I1 => mul_ln54_1_reg_4555(3),
      I2 => ram_reg_i_135_n_0,
      I3 => mul_ln54_1_reg_4555(4),
      I4 => mul_ln54_1_reg_4555(5),
      O => add_ln61_21_fu_2775_p2(5)
    );
ram_reg_i_102: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2BD4"
    )
        port map (
      I0 => ram_reg_i_135_n_0,
      I1 => mul_ln54_1_reg_4555(3),
      I2 => tmp_55_reg_4607(3),
      I3 => mul_ln54_1_reg_4555(4),
      O => add_ln61_21_fu_2775_p2(4)
    );
ram_reg_i_103: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => ram_reg_i_135_n_0,
      I1 => mul_ln54_1_reg_4555(3),
      I2 => tmp_55_reg_4607(3),
      O => ram_reg_i_103_n_0
    );
ram_reg_i_104: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DDFFFFFA2200000"
    )
        port map (
      I0 => mul_ln54_1_reg_4555(4),
      I1 => ram_reg_i_136_n_0,
      I2 => mul_ln54_1_reg_4555(3),
      I3 => tmp_51_reg_4522_pp0_iter10_reg(3),
      I4 => mul_ln54_1_reg_4555(5),
      I5 => mul_ln54_1_reg_4555(6),
      O => add_ln61_15_fu_2676_p2(6)
    );
ram_reg_i_105: unisim.vcomponents.LUT5
    generic map(
      INIT => X"71FF8E00"
    )
        port map (
      I0 => tmp_51_reg_4522_pp0_iter10_reg(3),
      I1 => mul_ln54_1_reg_4555(3),
      I2 => ram_reg_i_136_n_0,
      I3 => mul_ln54_1_reg_4555(4),
      I4 => mul_ln54_1_reg_4555(5),
      O => add_ln61_15_fu_2676_p2(5)
    );
ram_reg_i_106: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2BD4"
    )
        port map (
      I0 => ram_reg_i_136_n_0,
      I1 => mul_ln54_1_reg_4555(3),
      I2 => tmp_51_reg_4522_pp0_iter10_reg(3),
      I3 => mul_ln54_1_reg_4555(4),
      O => add_ln61_15_fu_2676_p2(4)
    );
ram_reg_i_107: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => ram_reg_i_136_n_0,
      I1 => mul_ln54_1_reg_4555(3),
      I2 => tmp_51_reg_4522_pp0_iter10_reg(3),
      O => ram_reg_i_107_n_0
    );
ram_reg_i_108: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => tmp_51_reg_4522_pp0_iter10_reg(0),
      I1 => mul_ln56_reg_4582(0),
      I2 => tmp_51_reg_4522_pp0_iter10_reg(1),
      I3 => mul_ln56_reg_4582(1),
      I4 => tmp_51_reg_4522_pp0_iter10_reg(2),
      I5 => mul_ln56_reg_4582(2),
      O => ram_reg_i_108_n_0
    );
ram_reg_i_109: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => tmp_51_reg_4522_pp0_iter10_reg(0),
      I1 => mul_ln56_reg_4582(0),
      I2 => tmp_51_reg_4522_pp0_iter10_reg(1),
      I3 => mul_ln56_reg_4582(1),
      O => ram_reg_i_109_n_0
    );
\ram_reg_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(10),
      I1 => ram_reg_i_29_n_0,
      I2 => trunc_ln54_reg_4562(0),
      I3 => ram_reg_i_27_n_0,
      I4 => trunc_ln54_reg_4562(1),
      I5 => ram_reg_i_28_n_0,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_3_address0(10)
    );
\ram_reg_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(10),
      I1 => \ram_reg_i_19__1_n_0\,
      I2 => trunc_ln54_reg_4562(0),
      I3 => ram_reg_i_20_n_0,
      I4 => trunc_ln54_reg_4562(1),
      I5 => \ram_reg_i_18__2_n_0\,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_8_address0(10)
    );
\ram_reg_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(10),
      I1 => ram_reg_i_20_n_0,
      I2 => trunc_ln54_reg_4562(0),
      I3 => \ram_reg_i_18__2_n_0\,
      I4 => trunc_ln54_reg_4562(1),
      I5 => \ram_reg_i_19__1_n_0\,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_5_address0(10)
    );
\ram_reg_i_10__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(10),
      I1 => \ram_reg_i_18__2_n_0\,
      I2 => trunc_ln54_reg_4562(0),
      I3 => \ram_reg_i_19__1_n_0\,
      I4 => trunc_ln54_reg_4562(1),
      I5 => ram_reg_i_20_n_0,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_2_address0(10)
    );
\ram_reg_i_10__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(10),
      I1 => \ram_reg_i_19__0_n_0\,
      I2 => trunc_ln54_reg_4562(0),
      I3 => \ram_reg_i_20__1_n_0\,
      I4 => trunc_ln54_reg_4562(1),
      I5 => \ram_reg_i_18__1_n_0\,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_7_address0(10)
    );
\ram_reg_i_10__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(10),
      I1 => \ram_reg_i_20__1_n_0\,
      I2 => trunc_ln54_reg_4562(0),
      I3 => \ram_reg_i_18__1_n_0\,
      I4 => trunc_ln54_reg_4562(1),
      I5 => \ram_reg_i_19__0_n_0\,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_4_address0(10)
    );
\ram_reg_i_10__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(10),
      I1 => \ram_reg_i_18__1_n_0\,
      I2 => trunc_ln54_reg_4562(0),
      I3 => \ram_reg_i_19__0_n_0\,
      I4 => trunc_ln54_reg_4562(1),
      I5 => \ram_reg_i_20__1_n_0\,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_1_address0(10)
    );
\ram_reg_i_10__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => select_ln53_2_reg_4537(2),
      I1 => Q(1),
      I2 => ram_reg(2),
      O => ADDRARDADDR(2)
    );
ram_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(9),
      I1 => ram_reg_i_31_n_0,
      I2 => trunc_ln54_reg_4562(0),
      I3 => ram_reg_i_32_n_0,
      I4 => trunc_ln54_reg_4562(1),
      I5 => ram_reg_i_30_n_0,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_6_address0(9)
    );
ram_reg_i_110: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_51_reg_4522_pp0_iter10_reg(0),
      I1 => mul_ln56_reg_4582(0),
      I2 => select_ln53_2_reg_4537(4),
      O => ram_reg_i_110_n_0
    );
ram_reg_i_111: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => tmp_47_reg_4589(0),
      I1 => mul_ln56_reg_4582(0),
      I2 => tmp_47_reg_4589(1),
      I3 => mul_ln56_reg_4582(1),
      I4 => tmp_47_reg_4589(2),
      I5 => mul_ln56_reg_4582(2),
      O => ram_reg_i_111_n_0
    );
ram_reg_i_112: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => tmp_47_reg_4589(0),
      I1 => mul_ln56_reg_4582(0),
      I2 => tmp_47_reg_4589(1),
      I3 => mul_ln56_reg_4582(1),
      O => ram_reg_i_112_n_0
    );
ram_reg_i_113: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_47_reg_4589(0),
      I1 => mul_ln56_reg_4582(0),
      I2 => select_ln53_2_reg_4537(4),
      O => ram_reg_i_113_n_0
    );
ram_reg_i_114: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => mul_ln61_10_reg_4575(0),
      I1 => tmp_55_reg_4607(0),
      I2 => mul_ln61_10_reg_4575(1),
      I3 => tmp_55_reg_4607(1),
      I4 => mul_ln61_10_reg_4575(2),
      I5 => tmp_55_reg_4607(2),
      O => ram_reg_i_114_n_0
    );
ram_reg_i_115: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => mul_ln61_10_reg_4575(0),
      I1 => tmp_55_reg_4607(0),
      I2 => mul_ln61_10_reg_4575(1),
      I3 => tmp_55_reg_4607(1),
      O => ram_reg_i_115_n_0
    );
ram_reg_i_116: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln61_10_reg_4575(0),
      I1 => tmp_55_reg_4607(0),
      I2 => select_ln53_2_reg_4537(4),
      O => ram_reg_i_116_n_0
    );
ram_reg_i_117: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => mul_ln61_10_reg_4575(0),
      I1 => tmp_51_reg_4522_pp0_iter10_reg(0),
      I2 => mul_ln61_10_reg_4575(1),
      I3 => tmp_51_reg_4522_pp0_iter10_reg(1),
      I4 => mul_ln61_10_reg_4575(2),
      I5 => tmp_51_reg_4522_pp0_iter10_reg(2),
      O => ram_reg_i_117_n_0
    );
ram_reg_i_118: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => mul_ln61_10_reg_4575(0),
      I1 => tmp_51_reg_4522_pp0_iter10_reg(0),
      I2 => mul_ln61_10_reg_4575(1),
      I3 => tmp_51_reg_4522_pp0_iter10_reg(1),
      O => ram_reg_i_118_n_0
    );
ram_reg_i_119: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln61_10_reg_4575(0),
      I1 => tmp_51_reg_4522_pp0_iter10_reg(0),
      I2 => select_ln53_2_reg_4537(4),
      O => ram_reg_i_119_n_0
    );
\ram_reg_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(9),
      I1 => ram_reg_i_32_n_0,
      I2 => trunc_ln54_reg_4562(0),
      I3 => ram_reg_i_30_n_0,
      I4 => trunc_ln54_reg_4562(1),
      I5 => ram_reg_i_31_n_0,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_3_address0(9)
    );
\ram_reg_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(9),
      I1 => \ram_reg_i_22__1_n_0\,
      I2 => trunc_ln54_reg_4562(0),
      I3 => ram_reg_i_23_n_0,
      I4 => trunc_ln54_reg_4562(1),
      I5 => \ram_reg_i_21__1_n_0\,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_8_address0(9)
    );
\ram_reg_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(9),
      I1 => ram_reg_i_23_n_0,
      I2 => trunc_ln54_reg_4562(0),
      I3 => \ram_reg_i_21__1_n_0\,
      I4 => trunc_ln54_reg_4562(1),
      I5 => \ram_reg_i_22__1_n_0\,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_5_address0(9)
    );
\ram_reg_i_11__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(9),
      I1 => \ram_reg_i_21__1_n_0\,
      I2 => trunc_ln54_reg_4562(0),
      I3 => \ram_reg_i_22__1_n_0\,
      I4 => trunc_ln54_reg_4562(1),
      I5 => ram_reg_i_23_n_0,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_2_address0(9)
    );
\ram_reg_i_11__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(9),
      I1 => \ram_reg_i_21__0_n_0\,
      I2 => trunc_ln54_reg_4562(0),
      I3 => \ram_reg_i_22__0_n_0\,
      I4 => trunc_ln54_reg_4562(1),
      I5 => \ram_reg_i_23__1_n_0\,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_1_address0(9)
    );
\ram_reg_i_11__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(9),
      I1 => \ram_reg_i_22__0_n_0\,
      I2 => trunc_ln54_reg_4562(0),
      I3 => \ram_reg_i_23__1_n_0\,
      I4 => trunc_ln54_reg_4562(1),
      I5 => \ram_reg_i_21__0_n_0\,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_7_address0(9)
    );
\ram_reg_i_11__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(9),
      I1 => \ram_reg_i_23__1_n_0\,
      I2 => trunc_ln54_reg_4562(0),
      I3 => \ram_reg_i_21__0_n_0\,
      I4 => trunc_ln54_reg_4562(1),
      I5 => \ram_reg_i_22__0_n_0\,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_4_address0(9)
    );
\ram_reg_i_11__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => select_ln53_2_reg_4537(1),
      I1 => Q(1),
      I2 => ram_reg(1),
      O => ADDRARDADDR(1)
    );
ram_reg_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(8),
      I1 => ram_reg_i_34_n_0,
      I2 => trunc_ln54_reg_4562(0),
      I3 => ram_reg_i_35_n_0,
      I4 => trunc_ln54_reg_4562(1),
      I5 => ram_reg_i_33_n_0,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_6_address0(8)
    );
ram_reg_i_120: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => mul_ln61_10_reg_4575(0),
      I1 => tmp_47_reg_4589(0),
      I2 => mul_ln61_10_reg_4575(1),
      I3 => tmp_47_reg_4589(1),
      I4 => mul_ln61_10_reg_4575(2),
      I5 => tmp_47_reg_4589(2),
      O => ram_reg_i_120_n_0
    );
ram_reg_i_121: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => mul_ln61_10_reg_4575(0),
      I1 => tmp_47_reg_4589(0),
      I2 => mul_ln61_10_reg_4575(1),
      I3 => tmp_47_reg_4589(1),
      O => ram_reg_i_121_n_0
    );
ram_reg_i_122: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln61_10_reg_4575(0),
      I1 => tmp_47_reg_4589(0),
      I2 => select_ln53_2_reg_4537(4),
      O => ram_reg_i_122_n_0
    );
ram_reg_i_123: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => mul_ln54_1_reg_4555(0),
      I1 => tmp_55_reg_4607(0),
      I2 => mul_ln54_1_reg_4555(1),
      I3 => tmp_55_reg_4607(1),
      I4 => mul_ln54_1_reg_4555(2),
      I5 => tmp_55_reg_4607(2),
      O => ram_reg_i_123_n_0
    );
ram_reg_i_124: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => mul_ln54_1_reg_4555(0),
      I1 => tmp_55_reg_4607(0),
      I2 => mul_ln54_1_reg_4555(1),
      I3 => tmp_55_reg_4607(1),
      O => ram_reg_i_124_n_0
    );
ram_reg_i_125: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln54_1_reg_4555(0),
      I1 => tmp_55_reg_4607(0),
      I2 => select_ln53_2_reg_4537(4),
      O => ram_reg_i_125_n_0
    );
ram_reg_i_126: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => mul_ln54_1_reg_4555(0),
      I1 => tmp_51_reg_4522_pp0_iter10_reg(0),
      I2 => mul_ln54_1_reg_4555(1),
      I3 => tmp_51_reg_4522_pp0_iter10_reg(1),
      I4 => mul_ln54_1_reg_4555(2),
      I5 => tmp_51_reg_4522_pp0_iter10_reg(2),
      O => ram_reg_i_126_n_0
    );
ram_reg_i_127: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => mul_ln54_1_reg_4555(0),
      I1 => tmp_51_reg_4522_pp0_iter10_reg(0),
      I2 => mul_ln54_1_reg_4555(1),
      I3 => tmp_51_reg_4522_pp0_iter10_reg(1),
      O => ram_reg_i_127_n_0
    );
ram_reg_i_128: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln54_1_reg_4555(0),
      I1 => tmp_51_reg_4522_pp0_iter10_reg(0),
      I2 => select_ln53_2_reg_4537(4),
      O => ram_reg_i_128_n_0
    );
ram_reg_i_129: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1117177717771777"
    )
        port map (
      I0 => tmp_55_reg_4607(2),
      I1 => mul_ln56_reg_4582(2),
      I2 => tmp_55_reg_4607(1),
      I3 => mul_ln56_reg_4582(1),
      I4 => tmp_55_reg_4607(0),
      I5 => mul_ln56_reg_4582(0),
      O => ram_reg_i_129_n_0
    );
\ram_reg_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(8),
      I1 => ram_reg_i_35_n_0,
      I2 => trunc_ln54_reg_4562(0),
      I3 => ram_reg_i_33_n_0,
      I4 => trunc_ln54_reg_4562(1),
      I5 => ram_reg_i_34_n_0,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_3_address0(8)
    );
\ram_reg_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(8),
      I1 => \ram_reg_i_25__1_n_0\,
      I2 => trunc_ln54_reg_4562(0),
      I3 => \ram_reg_i_26__0_n_0\,
      I4 => trunc_ln54_reg_4562(1),
      I5 => \ram_reg_i_24__0_n_0\,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_8_address0(8)
    );
\ram_reg_i_12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(8),
      I1 => \ram_reg_i_26__0_n_0\,
      I2 => trunc_ln54_reg_4562(0),
      I3 => \ram_reg_i_24__0_n_0\,
      I4 => trunc_ln54_reg_4562(1),
      I5 => \ram_reg_i_25__1_n_0\,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_5_address0(8)
    );
\ram_reg_i_12__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(8),
      I1 => \ram_reg_i_24__0_n_0\,
      I2 => trunc_ln54_reg_4562(0),
      I3 => \ram_reg_i_25__1_n_0\,
      I4 => trunc_ln54_reg_4562(1),
      I5 => \ram_reg_i_26__0_n_0\,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_2_address0(8)
    );
\ram_reg_i_12__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(8),
      I1 => \ram_reg_i_25__0_n_0\,
      I2 => trunc_ln54_reg_4562(0),
      I3 => \ram_reg_i_26__1_n_0\,
      I4 => trunc_ln54_reg_4562(1),
      I5 => ram_reg_i_24_n_0,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_7_address0(8)
    );
\ram_reg_i_12__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(8),
      I1 => \ram_reg_i_26__1_n_0\,
      I2 => trunc_ln54_reg_4562(0),
      I3 => ram_reg_i_24_n_0,
      I4 => trunc_ln54_reg_4562(1),
      I5 => \ram_reg_i_25__0_n_0\,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_4_address0(8)
    );
\ram_reg_i_12__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(8),
      I1 => ram_reg_i_24_n_0,
      I2 => trunc_ln54_reg_4562(0),
      I3 => \ram_reg_i_25__0_n_0\,
      I4 => trunc_ln54_reg_4562(1),
      I5 => \ram_reg_i_26__1_n_0\,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_1_address0(8)
    );
\ram_reg_i_12__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => select_ln53_2_reg_4537(0),
      I1 => Q(1),
      I2 => ram_reg(0),
      O => ADDRARDADDR(0)
    );
ram_reg_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(7),
      I1 => ram_reg_i_37_n_0,
      I2 => trunc_ln54_reg_4562(0),
      I3 => ram_reg_i_38_n_0,
      I4 => trunc_ln54_reg_4562(1),
      I5 => ram_reg_i_36_n_0,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_6_address0(7)
    );
ram_reg_i_130: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1117177717771777"
    )
        port map (
      I0 => mul_ln56_reg_4582(2),
      I1 => tmp_51_reg_4522_pp0_iter10_reg(2),
      I2 => mul_ln56_reg_4582(1),
      I3 => tmp_51_reg_4522_pp0_iter10_reg(1),
      I4 => mul_ln56_reg_4582(0),
      I5 => tmp_51_reg_4522_pp0_iter10_reg(0),
      O => ram_reg_i_130_n_0
    );
ram_reg_i_131: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1117177717771777"
    )
        port map (
      I0 => mul_ln56_reg_4582(2),
      I1 => tmp_47_reg_4589(2),
      I2 => mul_ln56_reg_4582(1),
      I3 => tmp_47_reg_4589(1),
      I4 => mul_ln56_reg_4582(0),
      I5 => tmp_47_reg_4589(0),
      O => ram_reg_i_131_n_0
    );
ram_reg_i_132: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1117177717771777"
    )
        port map (
      I0 => tmp_55_reg_4607(2),
      I1 => mul_ln61_10_reg_4575(2),
      I2 => tmp_55_reg_4607(1),
      I3 => mul_ln61_10_reg_4575(1),
      I4 => tmp_55_reg_4607(0),
      I5 => mul_ln61_10_reg_4575(0),
      O => ram_reg_i_132_n_0
    );
ram_reg_i_133: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1117177717771777"
    )
        port map (
      I0 => tmp_51_reg_4522_pp0_iter10_reg(2),
      I1 => mul_ln61_10_reg_4575(2),
      I2 => tmp_51_reg_4522_pp0_iter10_reg(1),
      I3 => mul_ln61_10_reg_4575(1),
      I4 => tmp_51_reg_4522_pp0_iter10_reg(0),
      I5 => mul_ln61_10_reg_4575(0),
      O => ram_reg_i_133_n_0
    );
ram_reg_i_134: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1117177717771777"
    )
        port map (
      I0 => tmp_47_reg_4589(2),
      I1 => mul_ln61_10_reg_4575(2),
      I2 => tmp_47_reg_4589(1),
      I3 => mul_ln61_10_reg_4575(1),
      I4 => tmp_47_reg_4589(0),
      I5 => mul_ln61_10_reg_4575(0),
      O => ram_reg_i_134_n_0
    );
ram_reg_i_135: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1117177717771777"
    )
        port map (
      I0 => tmp_55_reg_4607(2),
      I1 => mul_ln54_1_reg_4555(2),
      I2 => tmp_55_reg_4607(1),
      I3 => mul_ln54_1_reg_4555(1),
      I4 => tmp_55_reg_4607(0),
      I5 => mul_ln54_1_reg_4555(0),
      O => ram_reg_i_135_n_0
    );
ram_reg_i_136: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1117177717771777"
    )
        port map (
      I0 => tmp_51_reg_4522_pp0_iter10_reg(2),
      I1 => mul_ln54_1_reg_4555(2),
      I2 => tmp_51_reg_4522_pp0_iter10_reg(1),
      I3 => mul_ln54_1_reg_4555(1),
      I4 => tmp_51_reg_4522_pp0_iter10_reg(0),
      I5 => mul_ln54_1_reg_4555(0),
      O => ram_reg_i_136_n_0
    );
\ram_reg_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(7),
      I1 => ram_reg_i_38_n_0,
      I2 => trunc_ln54_reg_4562(0),
      I3 => ram_reg_i_36_n_0,
      I4 => trunc_ln54_reg_4562(1),
      I5 => ram_reg_i_37_n_0,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_3_address0(7)
    );
\ram_reg_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(7),
      I1 => \ram_reg_i_28__1_n_0\,
      I2 => trunc_ln54_reg_4562(0),
      I3 => \ram_reg_i_29__0_n_0\,
      I4 => trunc_ln54_reg_4562(1),
      I5 => \ram_reg_i_27__1_n_0\,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_8_address0(7)
    );
\ram_reg_i_13__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(7),
      I1 => \ram_reg_i_29__0_n_0\,
      I2 => trunc_ln54_reg_4562(0),
      I3 => \ram_reg_i_27__1_n_0\,
      I4 => trunc_ln54_reg_4562(1),
      I5 => \ram_reg_i_28__1_n_0\,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_5_address0(7)
    );
\ram_reg_i_13__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(7),
      I1 => \ram_reg_i_27__1_n_0\,
      I2 => trunc_ln54_reg_4562(0),
      I3 => \ram_reg_i_28__1_n_0\,
      I4 => trunc_ln54_reg_4562(1),
      I5 => \ram_reg_i_29__0_n_0\,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_2_address0(7)
    );
\ram_reg_i_13__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(7),
      I1 => \ram_reg_i_27__0_n_0\,
      I2 => trunc_ln54_reg_4562(0),
      I3 => \ram_reg_i_28__0_n_0\,
      I4 => trunc_ln54_reg_4562(1),
      I5 => \ram_reg_i_29__1_n_0\,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_1_address0(7)
    );
\ram_reg_i_13__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(7),
      I1 => \ram_reg_i_28__0_n_0\,
      I2 => trunc_ln54_reg_4562(0),
      I3 => \ram_reg_i_29__1_n_0\,
      I4 => trunc_ln54_reg_4562(1),
      I5 => \ram_reg_i_27__0_n_0\,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_7_address0(7)
    );
\ram_reg_i_13__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(7),
      I1 => \ram_reg_i_29__1_n_0\,
      I2 => trunc_ln54_reg_4562(0),
      I3 => \ram_reg_i_27__0_n_0\,
      I4 => trunc_ln54_reg_4562(1),
      I5 => \ram_reg_i_28__0_n_0\,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_4_address0(7)
    );
ram_reg_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000707070"
    )
        port map (
      I0 => trunc_ln55_reg_4594(1),
      I1 => trunc_ln55_reg_4594(0),
      I2 => ap_enable_reg_pp0_iter11,
      I3 => trunc_ln54_reg_4562(1),
      I4 => trunc_ln54_reg_4562(0),
      I5 => \ap_CS_fsm[27]_i_2_n_0\,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_3_ce0
    );
\ram_reg_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(6),
      I1 => ram_reg_i_41_n_0,
      I2 => trunc_ln54_reg_4562(0),
      I3 => ram_reg_i_42_n_0,
      I4 => trunc_ln54_reg_4562(1),
      I5 => ram_reg_i_40_n_0,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_6_address0(6)
    );
\ram_reg_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(6),
      I1 => ram_reg_i_42_n_0,
      I2 => trunc_ln54_reg_4562(0),
      I3 => ram_reg_i_40_n_0,
      I4 => trunc_ln54_reg_4562(1),
      I5 => ram_reg_i_41_n_0,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_3_address0(6)
    );
\ram_reg_i_14__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(6),
      I1 => \ram_reg_i_31__1_n_0\,
      I2 => trunc_ln54_reg_4562(0),
      I3 => \ram_reg_i_32__0_n_0\,
      I4 => trunc_ln54_reg_4562(1),
      I5 => \ram_reg_i_30__1_n_0\,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_8_address0(6)
    );
\ram_reg_i_14__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(6),
      I1 => \ram_reg_i_32__0_n_0\,
      I2 => trunc_ln54_reg_4562(0),
      I3 => \ram_reg_i_30__1_n_0\,
      I4 => trunc_ln54_reg_4562(1),
      I5 => \ram_reg_i_31__1_n_0\,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_5_address0(6)
    );
\ram_reg_i_14__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(6),
      I1 => \ram_reg_i_30__1_n_0\,
      I2 => trunc_ln54_reg_4562(0),
      I3 => \ram_reg_i_31__1_n_0\,
      I4 => trunc_ln54_reg_4562(1),
      I5 => \ram_reg_i_32__0_n_0\,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_2_address0(6)
    );
\ram_reg_i_14__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(6),
      I1 => \ram_reg_i_31__0_n_0\,
      I2 => trunc_ln54_reg_4562(0),
      I3 => \ram_reg_i_32__1_n_0\,
      I4 => trunc_ln54_reg_4562(1),
      I5 => \ram_reg_i_30__0_n_0\,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_7_address0(6)
    );
\ram_reg_i_14__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(6),
      I1 => \ram_reg_i_32__1_n_0\,
      I2 => trunc_ln54_reg_4562(0),
      I3 => \ram_reg_i_30__0_n_0\,
      I4 => trunc_ln54_reg_4562(1),
      I5 => \ram_reg_i_31__0_n_0\,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_4_address0(6)
    );
\ram_reg_i_14__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(6),
      I1 => \ram_reg_i_30__0_n_0\,
      I2 => trunc_ln54_reg_4562(0),
      I3 => \ram_reg_i_31__0_n_0\,
      I4 => trunc_ln54_reg_4562(1),
      I5 => \ram_reg_i_32__1_n_0\,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_1_address0(6)
    );
ram_reg_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(10),
      I1 => ram_reg_i_27_n_0,
      I2 => trunc_ln54_reg_4562(0),
      I3 => ram_reg_i_28_n_0,
      I4 => trunc_ln54_reg_4562(1),
      I5 => ram_reg_i_29_n_0,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_address0(10)
    );
\ram_reg_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(5),
      I1 => ram_reg_i_44_n_0,
      I2 => trunc_ln54_reg_4562(0),
      I3 => ram_reg_i_45_n_0,
      I4 => trunc_ln54_reg_4562(1),
      I5 => ram_reg_i_43_n_0,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_6_address0(5)
    );
\ram_reg_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(5),
      I1 => ram_reg_i_45_n_0,
      I2 => trunc_ln54_reg_4562(0),
      I3 => ram_reg_i_43_n_0,
      I4 => trunc_ln54_reg_4562(1),
      I5 => ram_reg_i_44_n_0,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_3_address0(5)
    );
\ram_reg_i_15__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(5),
      I1 => \ram_reg_i_34__1_n_0\,
      I2 => trunc_ln54_reg_4562(0),
      I3 => \ram_reg_i_35__0_n_0\,
      I4 => trunc_ln54_reg_4562(1),
      I5 => \ram_reg_i_33__1_n_0\,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_8_address0(5)
    );
\ram_reg_i_15__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(5),
      I1 => \ram_reg_i_35__0_n_0\,
      I2 => trunc_ln54_reg_4562(0),
      I3 => \ram_reg_i_33__1_n_0\,
      I4 => trunc_ln54_reg_4562(1),
      I5 => \ram_reg_i_34__1_n_0\,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_5_address0(5)
    );
\ram_reg_i_15__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(5),
      I1 => \ram_reg_i_33__1_n_0\,
      I2 => trunc_ln54_reg_4562(0),
      I3 => \ram_reg_i_34__1_n_0\,
      I4 => trunc_ln54_reg_4562(1),
      I5 => \ram_reg_i_35__0_n_0\,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_2_address0(5)
    );
\ram_reg_i_15__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(5),
      I1 => \ram_reg_i_34__0_n_0\,
      I2 => trunc_ln54_reg_4562(0),
      I3 => \ram_reg_i_35__1_n_0\,
      I4 => trunc_ln54_reg_4562(1),
      I5 => \ram_reg_i_33__0_n_0\,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_7_address0(5)
    );
\ram_reg_i_15__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(5),
      I1 => \ram_reg_i_35__1_n_0\,
      I2 => trunc_ln54_reg_4562(0),
      I3 => \ram_reg_i_33__0_n_0\,
      I4 => trunc_ln54_reg_4562(1),
      I5 => \ram_reg_i_34__0_n_0\,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_4_address0(5)
    );
\ram_reg_i_15__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(5),
      I1 => \ram_reg_i_33__0_n_0\,
      I2 => trunc_ln54_reg_4562(0),
      I3 => \ram_reg_i_34__0_n_0\,
      I4 => trunc_ln54_reg_4562(1),
      I5 => \ram_reg_i_35__1_n_0\,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_1_address0(5)
    );
ram_reg_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(9),
      I1 => ram_reg_i_30_n_0,
      I2 => trunc_ln54_reg_4562(0),
      I3 => ram_reg_i_31_n_0,
      I4 => trunc_ln54_reg_4562(1),
      I5 => ram_reg_i_32_n_0,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_address0(9)
    );
\ram_reg_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(4),
      I1 => ram_reg_i_47_n_0,
      I2 => trunc_ln54_reg_4562(0),
      I3 => ram_reg_i_48_n_0,
      I4 => trunc_ln54_reg_4562(1),
      I5 => ram_reg_i_46_n_0,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_6_address0(4)
    );
\ram_reg_i_16__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(4),
      I1 => ram_reg_i_48_n_0,
      I2 => trunc_ln54_reg_4562(0),
      I3 => ram_reg_i_46_n_0,
      I4 => trunc_ln54_reg_4562(1),
      I5 => ram_reg_i_47_n_0,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_3_address0(4)
    );
\ram_reg_i_16__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(4),
      I1 => \ram_reg_i_37__1_n_0\,
      I2 => trunc_ln54_reg_4562(0),
      I3 => \ram_reg_i_38__0_n_0\,
      I4 => trunc_ln54_reg_4562(1),
      I5 => \ram_reg_i_36__1_n_0\,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_8_address0(4)
    );
\ram_reg_i_16__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(4),
      I1 => \ram_reg_i_38__0_n_0\,
      I2 => trunc_ln54_reg_4562(0),
      I3 => \ram_reg_i_36__1_n_0\,
      I4 => trunc_ln54_reg_4562(1),
      I5 => \ram_reg_i_37__1_n_0\,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_5_address0(4)
    );
\ram_reg_i_16__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(4),
      I1 => \ram_reg_i_36__1_n_0\,
      I2 => trunc_ln54_reg_4562(0),
      I3 => \ram_reg_i_37__1_n_0\,
      I4 => trunc_ln54_reg_4562(1),
      I5 => \ram_reg_i_38__0_n_0\,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_2_address0(4)
    );
\ram_reg_i_16__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(4),
      I1 => \ram_reg_i_36__0_n_0\,
      I2 => trunc_ln54_reg_4562(0),
      I3 => \ram_reg_i_37__0_n_0\,
      I4 => trunc_ln54_reg_4562(1),
      I5 => \ram_reg_i_38__1_n_0\,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_1_address0(4)
    );
\ram_reg_i_16__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(4),
      I1 => \ram_reg_i_37__0_n_0\,
      I2 => trunc_ln54_reg_4562(0),
      I3 => \ram_reg_i_38__1_n_0\,
      I4 => trunc_ln54_reg_4562(1),
      I5 => \ram_reg_i_36__0_n_0\,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_7_address0(4)
    );
\ram_reg_i_16__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(4),
      I1 => \ram_reg_i_38__1_n_0\,
      I2 => trunc_ln54_reg_4562(0),
      I3 => \ram_reg_i_36__0_n_0\,
      I4 => trunc_ln54_reg_4562(1),
      I5 => \ram_reg_i_37__0_n_0\,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_4_address0(4)
    );
ram_reg_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(8),
      I1 => ram_reg_i_33_n_0,
      I2 => trunc_ln54_reg_4562(0),
      I3 => ram_reg_i_34_n_0,
      I4 => trunc_ln54_reg_4562(1),
      I5 => ram_reg_i_35_n_0,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_address0(8)
    );
\ram_reg_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F3F7F7F0C08080"
    )
        port map (
      I0 => trunc_ln54_reg_4562(0),
      I1 => trunc_ln54_reg_4562(1),
      I2 => data8(3),
      I3 => trunc_ln55_reg_4594(1),
      I4 => trunc_ln55_reg_4594(0),
      I5 => select_ln53_2_reg_4537(3),
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_7_address0(3)
    );
\ram_reg_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F7F3F7F080C080"
    )
        port map (
      I0 => trunc_ln54_reg_4562(0),
      I1 => trunc_ln54_reg_4562(1),
      I2 => data8(3),
      I3 => trunc_ln55_reg_4594(1),
      I4 => trunc_ln55_reg_4594(0),
      I5 => select_ln53_2_reg_4537(3),
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_8_address0(3)
    );
\ram_reg_i_17__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F7F7F3F08080C0"
    )
        port map (
      I0 => trunc_ln54_reg_4562(0),
      I1 => trunc_ln54_reg_4562(1),
      I2 => data8(3),
      I3 => trunc_ln55_reg_4594(1),
      I4 => trunc_ln55_reg_4594(0),
      I5 => select_ln53_2_reg_4537(3),
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_6_address0(3)
    );
\ram_reg_i_17__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => select_ln53_2_reg_4537(3),
      I1 => trunc_ln55_reg_4594(1),
      I2 => data8(3),
      I3 => trunc_ln54_reg_4562(1),
      O => \ram_reg_i_17__3_n_0\
    );
\ram_reg_i_17__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => select_ln53_2_reg_4537(3),
      I1 => trunc_ln55_reg_4594(0),
      I2 => data8(3),
      I3 => trunc_ln54_reg_4562(1),
      O => \ram_reg_i_17__4_n_0\
    );
\ram_reg_i_17__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln54_reg_4562(1),
      I1 => data8(3),
      O => \ram_reg_i_17__5_n_0\
    );
ram_reg_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(7),
      I1 => ram_reg_i_36_n_0,
      I2 => trunc_ln54_reg_4562(0),
      I3 => ram_reg_i_37_n_0,
      I4 => trunc_ln54_reg_4562(1),
      I5 => ram_reg_i_38_n_0,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_address0(7)
    );
\ram_reg_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => data8(3),
      I1 => trunc_ln55_reg_4594(1),
      I2 => trunc_ln55_reg_4594(0),
      I3 => select_ln53_2_reg_4537(3),
      O => \ram_reg_i_18__0_n_0\
    );
\ram_reg_i_18__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(10),
      I1 => data2(10),
      I2 => trunc_ln55_reg_4594(0),
      I3 => data0(10),
      I4 => trunc_ln55_reg_4594(1),
      I5 => data1(10),
      O => \ram_reg_i_18__1_n_0\
    );
\ram_reg_i_18__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(10),
      I1 => data1(10),
      I2 => trunc_ln55_reg_4594(0),
      I3 => data2(10),
      I4 => trunc_ln55_reg_4594(1),
      I5 => data0(10),
      O => \ram_reg_i_18__2_n_0\
    );
ram_reg_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(6),
      I1 => ram_reg_i_40_n_0,
      I2 => trunc_ln54_reg_4562(0),
      I3 => ram_reg_i_41_n_0,
      I4 => trunc_ln54_reg_4562(1),
      I5 => ram_reg_i_42_n_0,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_address0(6)
    );
\ram_reg_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(10),
      I1 => data5(10),
      I2 => trunc_ln55_reg_4594(0),
      I3 => data3(10),
      I4 => trunc_ln55_reg_4594(1),
      I5 => data4(10),
      O => \ram_reg_i_19__0_n_0\
    );
\ram_reg_i_19__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(10),
      I1 => data4(10),
      I2 => trunc_ln55_reg_4594(0),
      I3 => data5(10),
      I4 => trunc_ln55_reg_4594(1),
      I5 => data3(10),
      O => \ram_reg_i_19__1_n_0\
    );
\ram_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_6_address0(10),
      I1 => Q(1),
      I2 => ram_reg(10),
      O => ADDRARDADDR(10)
    );
\ram_reg_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_3_address0(10),
      I1 => Q(1),
      I2 => ram_reg(10),
      O => \ap_CS_fsm_reg[27]\(7)
    );
\ram_reg_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_8_address0(10),
      I1 => Q(1),
      I2 => ram_reg(10),
      O => \ap_CS_fsm_reg[27]_1\(7)
    );
\ram_reg_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_5_address0(10),
      I1 => Q(1),
      I2 => ram_reg(10),
      O => \ap_CS_fsm_reg[27]_2\(7)
    );
\ram_reg_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_2_address0(10),
      I1 => Q(1),
      I2 => ram_reg(10),
      O => \ap_CS_fsm_reg[27]_3\(7)
    );
\ram_reg_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_7_address0(10),
      I1 => Q(1),
      I2 => ram_reg(10),
      O => \ap_CS_fsm_reg[27]_6\(7)
    );
\ram_reg_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_4_address0(10),
      I1 => Q(1),
      I2 => ram_reg(10),
      O => \ap_CS_fsm_reg[27]_4\(7)
    );
\ram_reg_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_1_address0(10),
      I1 => Q(1),
      I2 => ram_reg(10),
      O => \ap_CS_fsm_reg[27]_5\(7)
    );
ram_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_address0(10),
      I1 => Q(1),
      I2 => ram_reg(10),
      O => \ap_CS_fsm_reg[27]_0\(7)
    );
ram_reg_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => data7(10),
      I1 => trunc_ln55_reg_4594(0),
      I2 => data8(10),
      I3 => trunc_ln55_reg_4594(1),
      I4 => data6(10),
      O => ram_reg_i_20_n_0
    );
\ram_reg_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(5),
      I1 => ram_reg_i_43_n_0,
      I2 => trunc_ln54_reg_4562(0),
      I3 => ram_reg_i_44_n_0,
      I4 => trunc_ln54_reg_4562(1),
      I5 => ram_reg_i_45_n_0,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_address0(5)
    );
\ram_reg_i_20__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => data8(10),
      I1 => trunc_ln55_reg_4594(0),
      I2 => data6(10),
      I3 => trunc_ln55_reg_4594(1),
      I4 => data7(10),
      O => \ram_reg_i_20__1_n_0\
    );
ram_reg_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(4),
      I1 => ram_reg_i_46_n_0,
      I2 => trunc_ln54_reg_4562(0),
      I3 => ram_reg_i_47_n_0,
      I4 => trunc_ln54_reg_4562(1),
      I5 => ram_reg_i_48_n_0,
      O => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_address0(4)
    );
\ram_reg_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(9),
      I1 => data2(9),
      I2 => trunc_ln55_reg_4594(0),
      I3 => data0(9),
      I4 => trunc_ln55_reg_4594(1),
      I5 => data1(9),
      O => \ram_reg_i_21__0_n_0\
    );
\ram_reg_i_21__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(9),
      I1 => data1(9),
      I2 => trunc_ln55_reg_4594(0),
      I3 => data2(9),
      I4 => trunc_ln55_reg_4594(1),
      I5 => data0(9),
      O => \ram_reg_i_21__1_n_0\
    );
ram_reg_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDDDC888"
    )
        port map (
      I0 => trunc_ln54_reg_4562(1),
      I1 => data8(3),
      I2 => trunc_ln55_reg_4594(1),
      I3 => trunc_ln55_reg_4594(0),
      I4 => select_ln53_2_reg_4537(3),
      O => ram_reg_i_22_n_0
    );
\ram_reg_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(9),
      I1 => data5(9),
      I2 => trunc_ln55_reg_4594(0),
      I3 => data3(9),
      I4 => trunc_ln55_reg_4594(1),
      I5 => data4(9),
      O => \ram_reg_i_22__0_n_0\
    );
\ram_reg_i_22__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(9),
      I1 => data4(9),
      I2 => trunc_ln55_reg_4594(0),
      I3 => data5(9),
      I4 => trunc_ln55_reg_4594(1),
      I5 => data3(9),
      O => \ram_reg_i_22__1_n_0\
    );
ram_reg_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => data7(9),
      I1 => trunc_ln55_reg_4594(0),
      I2 => data8(9),
      I3 => trunc_ln55_reg_4594(1),
      I4 => data6(9),
      O => ram_reg_i_23_n_0
    );
\ram_reg_i_23__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BE82"
    )
        port map (
      I0 => data8(3),
      I1 => trunc_ln55_reg_4594(0),
      I2 => trunc_ln55_reg_4594(1),
      I3 => select_ln53_2_reg_4537(3),
      I4 => trunc_ln54_reg_4562(1),
      O => \ram_reg_i_23__0_n_0\
    );
\ram_reg_i_23__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => data8(9),
      I1 => trunc_ln55_reg_4594(0),
      I2 => data6(9),
      I3 => trunc_ln55_reg_4594(1),
      I4 => data7(9),
      O => \ram_reg_i_23__1_n_0\
    );
ram_reg_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(8),
      I1 => data2(8),
      I2 => trunc_ln55_reg_4594(0),
      I3 => data0(8),
      I4 => trunc_ln55_reg_4594(1),
      I5 => data1(8),
      O => ram_reg_i_24_n_0
    );
\ram_reg_i_24__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(8),
      I1 => data1(8),
      I2 => trunc_ln55_reg_4594(0),
      I3 => data2(8),
      I4 => trunc_ln55_reg_4594(1),
      I5 => data0(8),
      O => \ram_reg_i_24__0_n_0\
    );
\ram_reg_i_24__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA2A0000"
    )
        port map (
      I0 => select_ln53_2_reg_4537(3),
      I1 => trunc_ln55_reg_4594(0),
      I2 => trunc_ln55_reg_4594(1),
      I3 => data8(3),
      I4 => trunc_ln54_reg_4562(1),
      O => \ram_reg_i_24__1_n_0\
    );
\ram_reg_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(8),
      I1 => data5(8),
      I2 => trunc_ln55_reg_4594(0),
      I3 => data3(8),
      I4 => trunc_ln55_reg_4594(1),
      I5 => data4(8),
      O => \ram_reg_i_25__0_n_0\
    );
\ram_reg_i_25__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(8),
      I1 => data4(8),
      I2 => trunc_ln55_reg_4594(0),
      I3 => data5(8),
      I4 => trunc_ln55_reg_4594(1),
      I5 => data3(8),
      O => \ram_reg_i_25__1_n_0\
    );
ram_reg_i_26: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_39_n_0,
      CO(3) => NLW_ram_reg_i_26_CO_UNCONNECTED(3),
      CO(2) => ram_reg_i_26_n_1,
      CO(1) => ram_reg_i_26_n_2,
      CO(0) => ram_reg_i_26_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data8(10 downto 7),
      S(3 downto 1) => add_ln61_9_fu_2577_p2(6 downto 4),
      S(0) => ram_reg_i_53_n_0
    );
\ram_reg_i_26__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => data7(8),
      I1 => trunc_ln55_reg_4594(0),
      I2 => data8(8),
      I3 => trunc_ln55_reg_4594(1),
      I4 => data6(8),
      O => \ram_reg_i_26__0_n_0\
    );
\ram_reg_i_26__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => data8(8),
      I1 => trunc_ln55_reg_4594(0),
      I2 => data6(8),
      I3 => trunc_ln55_reg_4594(1),
      I4 => data7(8),
      O => \ram_reg_i_26__1_n_0\
    );
ram_reg_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(10),
      I1 => data0(10),
      I2 => trunc_ln55_reg_4594(0),
      I3 => data1(10),
      I4 => trunc_ln55_reg_4594(1),
      I5 => data2(10),
      O => ram_reg_i_27_n_0
    );
\ram_reg_i_27__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(7),
      I1 => data2(7),
      I2 => trunc_ln55_reg_4594(0),
      I3 => data0(7),
      I4 => trunc_ln55_reg_4594(1),
      I5 => data1(7),
      O => \ram_reg_i_27__0_n_0\
    );
\ram_reg_i_27__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(7),
      I1 => data1(7),
      I2 => trunc_ln55_reg_4594(0),
      I3 => data2(7),
      I4 => trunc_ln55_reg_4594(1),
      I5 => data0(7),
      O => \ram_reg_i_27__1_n_0\
    );
ram_reg_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(10),
      I1 => data3(10),
      I2 => trunc_ln55_reg_4594(0),
      I3 => data4(10),
      I4 => trunc_ln55_reg_4594(1),
      I5 => data5(10),
      O => ram_reg_i_28_n_0
    );
\ram_reg_i_28__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(7),
      I1 => data5(7),
      I2 => trunc_ln55_reg_4594(0),
      I3 => data3(7),
      I4 => trunc_ln55_reg_4594(1),
      I5 => data4(7),
      O => \ram_reg_i_28__0_n_0\
    );
\ram_reg_i_28__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(7),
      I1 => data4(7),
      I2 => trunc_ln55_reg_4594(0),
      I3 => data5(7),
      I4 => trunc_ln55_reg_4594(1),
      I5 => data3(7),
      O => \ram_reg_i_28__1_n_0\
    );
ram_reg_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBB3088"
    )
        port map (
      I0 => data6(10),
      I1 => trunc_ln55_reg_4594(0),
      I2 => data7(10),
      I3 => trunc_ln55_reg_4594(1),
      I4 => data8(10),
      O => ram_reg_i_29_n_0
    );
\ram_reg_i_29__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => data7(7),
      I1 => trunc_ln55_reg_4594(0),
      I2 => data8(7),
      I3 => trunc_ln55_reg_4594(1),
      I4 => data6(7),
      O => \ram_reg_i_29__0_n_0\
    );
\ram_reg_i_29__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => data8(7),
      I1 => trunc_ln55_reg_4594(0),
      I2 => data6(7),
      I3 => trunc_ln55_reg_4594(1),
      I4 => data7(7),
      O => \ram_reg_i_29__1_n_0\
    );
\ram_reg_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_6_address0(9),
      I1 => Q(1),
      I2 => ram_reg(9),
      O => ADDRARDADDR(9)
    );
\ram_reg_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_3_address0(9),
      I1 => Q(1),
      I2 => ram_reg(9),
      O => \ap_CS_fsm_reg[27]\(6)
    );
\ram_reg_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_8_address0(9),
      I1 => Q(1),
      I2 => ram_reg(9),
      O => \ap_CS_fsm_reg[27]_1\(6)
    );
\ram_reg_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_5_address0(9),
      I1 => Q(1),
      I2 => ram_reg(9),
      O => \ap_CS_fsm_reg[27]_2\(6)
    );
\ram_reg_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_2_address0(9),
      I1 => Q(1),
      I2 => ram_reg(9),
      O => \ap_CS_fsm_reg[27]_3\(6)
    );
\ram_reg_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_1_address0(9),
      I1 => Q(1),
      I2 => ram_reg(9),
      O => \ap_CS_fsm_reg[27]_5\(6)
    );
\ram_reg_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_7_address0(9),
      I1 => Q(1),
      I2 => ram_reg(9),
      O => \ap_CS_fsm_reg[27]_6\(6)
    );
\ram_reg_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_4_address0(9),
      I1 => Q(1),
      I2 => ram_reg(9),
      O => \ap_CS_fsm_reg[27]_4\(6)
    );
ram_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_address0(9),
      I1 => Q(1),
      I2 => ram_reg(9),
      O => \ap_CS_fsm_reg[27]_0\(6)
    );
ram_reg_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(9),
      I1 => data0(9),
      I2 => trunc_ln55_reg_4594(0),
      I3 => data1(9),
      I4 => trunc_ln55_reg_4594(1),
      I5 => data2(9),
      O => ram_reg_i_30_n_0
    );
\ram_reg_i_30__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(6),
      I1 => data2(6),
      I2 => trunc_ln55_reg_4594(0),
      I3 => data0(6),
      I4 => trunc_ln55_reg_4594(1),
      I5 => data1(6),
      O => \ram_reg_i_30__0_n_0\
    );
\ram_reg_i_30__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(6),
      I1 => data1(6),
      I2 => trunc_ln55_reg_4594(0),
      I3 => data2(6),
      I4 => trunc_ln55_reg_4594(1),
      I5 => data0(6),
      O => \ram_reg_i_30__1_n_0\
    );
ram_reg_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(9),
      I1 => data3(9),
      I2 => trunc_ln55_reg_4594(0),
      I3 => data4(9),
      I4 => trunc_ln55_reg_4594(1),
      I5 => data5(9),
      O => ram_reg_i_31_n_0
    );
\ram_reg_i_31__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(6),
      I1 => data5(6),
      I2 => trunc_ln55_reg_4594(0),
      I3 => data3(6),
      I4 => trunc_ln55_reg_4594(1),
      I5 => data4(6),
      O => \ram_reg_i_31__0_n_0\
    );
\ram_reg_i_31__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(6),
      I1 => data4(6),
      I2 => trunc_ln55_reg_4594(0),
      I3 => data5(6),
      I4 => trunc_ln55_reg_4594(1),
      I5 => data3(6),
      O => \ram_reg_i_31__1_n_0\
    );
ram_reg_i_32: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBB3088"
    )
        port map (
      I0 => data6(9),
      I1 => trunc_ln55_reg_4594(0),
      I2 => data7(9),
      I3 => trunc_ln55_reg_4594(1),
      I4 => data8(9),
      O => ram_reg_i_32_n_0
    );
\ram_reg_i_32__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => data7(6),
      I1 => trunc_ln55_reg_4594(0),
      I2 => data8(6),
      I3 => trunc_ln55_reg_4594(1),
      I4 => data6(6),
      O => \ram_reg_i_32__0_n_0\
    );
\ram_reg_i_32__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => data8(6),
      I1 => trunc_ln55_reg_4594(0),
      I2 => data6(6),
      I3 => trunc_ln55_reg_4594(1),
      I4 => data7(6),
      O => \ram_reg_i_32__1_n_0\
    );
ram_reg_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(8),
      I1 => data0(8),
      I2 => trunc_ln55_reg_4594(0),
      I3 => data1(8),
      I4 => trunc_ln55_reg_4594(1),
      I5 => data2(8),
      O => ram_reg_i_33_n_0
    );
\ram_reg_i_33__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(5),
      I1 => data2(5),
      I2 => trunc_ln55_reg_4594(0),
      I3 => data0(5),
      I4 => trunc_ln55_reg_4594(1),
      I5 => data1(5),
      O => \ram_reg_i_33__0_n_0\
    );
\ram_reg_i_33__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(5),
      I1 => data1(5),
      I2 => trunc_ln55_reg_4594(0),
      I3 => data2(5),
      I4 => trunc_ln55_reg_4594(1),
      I5 => data0(5),
      O => \ram_reg_i_33__1_n_0\
    );
ram_reg_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(8),
      I1 => data3(8),
      I2 => trunc_ln55_reg_4594(0),
      I3 => data4(8),
      I4 => trunc_ln55_reg_4594(1),
      I5 => data5(8),
      O => ram_reg_i_34_n_0
    );
\ram_reg_i_34__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(5),
      I1 => data5(5),
      I2 => trunc_ln55_reg_4594(0),
      I3 => data3(5),
      I4 => trunc_ln55_reg_4594(1),
      I5 => data4(5),
      O => \ram_reg_i_34__0_n_0\
    );
\ram_reg_i_34__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(5),
      I1 => data4(5),
      I2 => trunc_ln55_reg_4594(0),
      I3 => data5(5),
      I4 => trunc_ln55_reg_4594(1),
      I5 => data3(5),
      O => \ram_reg_i_34__1_n_0\
    );
ram_reg_i_35: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBB3088"
    )
        port map (
      I0 => data6(8),
      I1 => trunc_ln55_reg_4594(0),
      I2 => data7(8),
      I3 => trunc_ln55_reg_4594(1),
      I4 => data8(8),
      O => ram_reg_i_35_n_0
    );
\ram_reg_i_35__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => data7(5),
      I1 => trunc_ln55_reg_4594(0),
      I2 => data8(5),
      I3 => trunc_ln55_reg_4594(1),
      I4 => data6(5),
      O => \ram_reg_i_35__0_n_0\
    );
\ram_reg_i_35__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => data8(5),
      I1 => trunc_ln55_reg_4594(0),
      I2 => data6(5),
      I3 => trunc_ln55_reg_4594(1),
      I4 => data7(5),
      O => \ram_reg_i_35__1_n_0\
    );
ram_reg_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(7),
      I1 => data0(7),
      I2 => trunc_ln55_reg_4594(0),
      I3 => data1(7),
      I4 => trunc_ln55_reg_4594(1),
      I5 => data2(7),
      O => ram_reg_i_36_n_0
    );
\ram_reg_i_36__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(4),
      I1 => data2(4),
      I2 => trunc_ln55_reg_4594(0),
      I3 => data0(4),
      I4 => trunc_ln55_reg_4594(1),
      I5 => data1(4),
      O => \ram_reg_i_36__0_n_0\
    );
\ram_reg_i_36__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(4),
      I1 => data1(4),
      I2 => trunc_ln55_reg_4594(0),
      I3 => data2(4),
      I4 => trunc_ln55_reg_4594(1),
      I5 => data0(4),
      O => \ram_reg_i_36__1_n_0\
    );
ram_reg_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(7),
      I1 => data3(7),
      I2 => trunc_ln55_reg_4594(0),
      I3 => data4(7),
      I4 => trunc_ln55_reg_4594(1),
      I5 => data5(7),
      O => ram_reg_i_37_n_0
    );
\ram_reg_i_37__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(4),
      I1 => data5(4),
      I2 => trunc_ln55_reg_4594(0),
      I3 => data3(4),
      I4 => trunc_ln55_reg_4594(1),
      I5 => data4(4),
      O => \ram_reg_i_37__0_n_0\
    );
\ram_reg_i_37__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(4),
      I1 => data4(4),
      I2 => trunc_ln55_reg_4594(0),
      I3 => data5(4),
      I4 => trunc_ln55_reg_4594(1),
      I5 => data3(4),
      O => \ram_reg_i_37__1_n_0\
    );
ram_reg_i_38: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBB3088"
    )
        port map (
      I0 => data6(7),
      I1 => trunc_ln55_reg_4594(0),
      I2 => data7(7),
      I3 => trunc_ln55_reg_4594(1),
      I4 => data8(7),
      O => ram_reg_i_38_n_0
    );
\ram_reg_i_38__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => data7(4),
      I1 => trunc_ln55_reg_4594(0),
      I2 => data8(4),
      I3 => trunc_ln55_reg_4594(1),
      I4 => data6(4),
      O => \ram_reg_i_38__0_n_0\
    );
\ram_reg_i_38__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => data8(4),
      I1 => trunc_ln55_reg_4594(0),
      I2 => data6(4),
      I3 => trunc_ln55_reg_4594(1),
      I4 => data7(4),
      O => \ram_reg_i_38__1_n_0\
    );
ram_reg_i_39: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_i_39_n_0,
      CO(2) => ram_reg_i_39_n_1,
      CO(1) => ram_reg_i_39_n_2,
      CO(0) => ram_reg_i_39_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => select_ln53_2_reg_4537(4),
      DI(0) => '0',
      O(3 downto 1) => data8(6 downto 4),
      O(0) => NLW_ram_reg_i_39_O_UNCONNECTED(0),
      S(3) => ram_reg_i_62_n_0,
      S(2) => ram_reg_i_63_n_0,
      S(1) => ram_reg_i_64_n_0,
      S(0) => select_ln53_2_reg_4537(3)
    );
\ram_reg_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_6_address0(8),
      I1 => Q(1),
      I2 => ram_reg(8),
      O => ADDRARDADDR(8)
    );
\ram_reg_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_3_address0(8),
      I1 => Q(1),
      I2 => ram_reg(8),
      O => \ap_CS_fsm_reg[27]\(5)
    );
\ram_reg_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_8_address0(8),
      I1 => Q(1),
      I2 => ram_reg(8),
      O => \ap_CS_fsm_reg[27]_1\(5)
    );
\ram_reg_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_5_address0(8),
      I1 => Q(1),
      I2 => ram_reg(8),
      O => \ap_CS_fsm_reg[27]_2\(5)
    );
\ram_reg_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_2_address0(8),
      I1 => Q(1),
      I2 => ram_reg(8),
      O => \ap_CS_fsm_reg[27]_3\(5)
    );
\ram_reg_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_7_address0(8),
      I1 => Q(1),
      I2 => ram_reg(8),
      O => \ap_CS_fsm_reg[27]_6\(5)
    );
\ram_reg_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_4_address0(8),
      I1 => Q(1),
      I2 => ram_reg(8),
      O => \ap_CS_fsm_reg[27]_4\(5)
    );
\ram_reg_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_1_address0(8),
      I1 => Q(1),
      I2 => ram_reg(8),
      O => \ap_CS_fsm_reg[27]_5\(5)
    );
ram_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_address0(8),
      I1 => Q(1),
      I2 => ram_reg(8),
      O => \ap_CS_fsm_reg[27]_0\(5)
    );
ram_reg_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(6),
      I1 => data0(6),
      I2 => trunc_ln55_reg_4594(0),
      I3 => data1(6),
      I4 => trunc_ln55_reg_4594(1),
      I5 => data2(6),
      O => ram_reg_i_40_n_0
    );
ram_reg_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(6),
      I1 => data3(6),
      I2 => trunc_ln55_reg_4594(0),
      I3 => data4(6),
      I4 => trunc_ln55_reg_4594(1),
      I5 => data5(6),
      O => ram_reg_i_41_n_0
    );
ram_reg_i_42: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBB3088"
    )
        port map (
      I0 => data6(6),
      I1 => trunc_ln55_reg_4594(0),
      I2 => data7(6),
      I3 => trunc_ln55_reg_4594(1),
      I4 => data8(6),
      O => ram_reg_i_42_n_0
    );
ram_reg_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(5),
      I1 => data0(5),
      I2 => trunc_ln55_reg_4594(0),
      I3 => data1(5),
      I4 => trunc_ln55_reg_4594(1),
      I5 => data2(5),
      O => ram_reg_i_43_n_0
    );
ram_reg_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(5),
      I1 => data3(5),
      I2 => trunc_ln55_reg_4594(0),
      I3 => data4(5),
      I4 => trunc_ln55_reg_4594(1),
      I5 => data5(5),
      O => ram_reg_i_44_n_0
    );
ram_reg_i_45: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBB3088"
    )
        port map (
      I0 => data6(5),
      I1 => trunc_ln55_reg_4594(0),
      I2 => data7(5),
      I3 => trunc_ln55_reg_4594(1),
      I4 => data8(5),
      O => ram_reg_i_45_n_0
    );
ram_reg_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(4),
      I1 => data0(4),
      I2 => trunc_ln55_reg_4594(0),
      I3 => data1(4),
      I4 => trunc_ln55_reg_4594(1),
      I5 => data2(4),
      O => ram_reg_i_46_n_0
    );
ram_reg_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data8(4),
      I1 => data3(4),
      I2 => trunc_ln55_reg_4594(0),
      I3 => data4(4),
      I4 => trunc_ln55_reg_4594(1),
      I5 => data5(4),
      O => ram_reg_i_47_n_0
    );
ram_reg_i_48: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBB3088"
    )
        port map (
      I0 => data6(4),
      I1 => trunc_ln55_reg_4594(0),
      I2 => data7(4),
      I3 => trunc_ln55_reg_4594(1),
      I4 => data8(4),
      O => ram_reg_i_48_n_0
    );
ram_reg_i_49: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_i_49_n_0,
      CO(2) => ram_reg_i_49_n_1,
      CO(1) => ram_reg_i_49_n_2,
      CO(0) => ram_reg_i_49_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => select_ln53_2_reg_4537(4),
      DI(0) => '0',
      O(3 downto 1) => data0(6 downto 4),
      O(0) => data8(3),
      S(3) => ram_reg_i_72_n_0,
      S(2) => ram_reg_i_73_n_0,
      S(1) => ram_reg_i_74_n_0,
      S(0) => select_ln53_2_reg_4537(3)
    );
\ram_reg_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_6_address0(7),
      I1 => Q(1),
      I2 => ram_reg(7),
      O => ADDRARDADDR(7)
    );
\ram_reg_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_3_address0(7),
      I1 => Q(1),
      I2 => ram_reg(7),
      O => \ap_CS_fsm_reg[27]\(4)
    );
\ram_reg_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_8_address0(7),
      I1 => Q(1),
      I2 => ram_reg(7),
      O => \ap_CS_fsm_reg[27]_1\(4)
    );
\ram_reg_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_5_address0(7),
      I1 => Q(1),
      I2 => ram_reg(7),
      O => \ap_CS_fsm_reg[27]_2\(4)
    );
\ram_reg_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_2_address0(7),
      I1 => Q(1),
      I2 => ram_reg(7),
      O => \ap_CS_fsm_reg[27]_3\(4)
    );
\ram_reg_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_1_address0(7),
      I1 => Q(1),
      I2 => ram_reg(7),
      O => \ap_CS_fsm_reg[27]_5\(4)
    );
\ram_reg_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_7_address0(7),
      I1 => Q(1),
      I2 => ram_reg(7),
      O => \ap_CS_fsm_reg[27]_6\(4)
    );
\ram_reg_i_4__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_4_address0(7),
      I1 => Q(1),
      I2 => ram_reg(7),
      O => \ap_CS_fsm_reg[27]_4\(4)
    );
ram_reg_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_address0(7),
      I1 => Q(1),
      I2 => ram_reg(7),
      O => \ap_CS_fsm_reg[27]_0\(4)
    );
ram_reg_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DDFFFFFA2200000"
    )
        port map (
      I0 => mul_ln54_1_reg_4555(4),
      I1 => ram_reg_i_75_n_0,
      I2 => mul_ln54_1_reg_4555(3),
      I3 => tmp_47_reg_4589(3),
      I4 => mul_ln54_1_reg_4555(5),
      I5 => mul_ln54_1_reg_4555(6),
      O => add_ln61_9_fu_2577_p2(6)
    );
ram_reg_i_51: unisim.vcomponents.LUT5
    generic map(
      INIT => X"71FF8E00"
    )
        port map (
      I0 => tmp_47_reg_4589(3),
      I1 => mul_ln54_1_reg_4555(3),
      I2 => ram_reg_i_75_n_0,
      I3 => mul_ln54_1_reg_4555(4),
      I4 => mul_ln54_1_reg_4555(5),
      O => add_ln61_9_fu_2577_p2(5)
    );
ram_reg_i_52: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2BD4"
    )
        port map (
      I0 => ram_reg_i_75_n_0,
      I1 => mul_ln54_1_reg_4555(3),
      I2 => tmp_47_reg_4589(3),
      I3 => mul_ln54_1_reg_4555(4),
      O => add_ln61_9_fu_2577_p2(4)
    );
ram_reg_i_53: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => ram_reg_i_75_n_0,
      I1 => mul_ln54_1_reg_4555(3),
      I2 => tmp_47_reg_4589(3),
      O => ram_reg_i_53_n_0
    );
ram_reg_i_54: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_49_n_0,
      CO(3) => NLW_ram_reg_i_54_CO_UNCONNECTED(3),
      CO(2) => ram_reg_i_54_n_1,
      CO(1) => ram_reg_i_54_n_2,
      CO(0) => ram_reg_i_54_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(10 downto 7),
      S(3 downto 1) => add_ln61_25_fu_2839_p2(6 downto 4),
      S(0) => ram_reg_i_79_n_0
    );
ram_reg_i_55: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_65_n_0,
      CO(3) => NLW_ram_reg_i_55_CO_UNCONNECTED(3),
      CO(2) => ram_reg_i_55_n_1,
      CO(1) => ram_reg_i_55_n_2,
      CO(0) => ram_reg_i_55_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(10 downto 7),
      S(3 downto 1) => add_ln61_19_fu_2740_p2(6 downto 4),
      S(0) => ram_reg_i_83_n_0
    );
ram_reg_i_56: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_66_n_0,
      CO(3) => NLW_ram_reg_i_56_CO_UNCONNECTED(3),
      CO(2) => ram_reg_i_56_n_1,
      CO(1) => ram_reg_i_56_n_2,
      CO(0) => ram_reg_i_56_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data2(10 downto 7),
      S(3 downto 1) => add_ln61_13_fu_2641_p2(6 downto 4),
      S(0) => ram_reg_i_87_n_0
    );
ram_reg_i_57: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_67_n_0,
      CO(3) => NLW_ram_reg_i_57_CO_UNCONNECTED(3),
      CO(2) => ram_reg_i_57_n_1,
      CO(1) => ram_reg_i_57_n_2,
      CO(0) => ram_reg_i_57_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data3(10 downto 7),
      S(3 downto 1) => add_ln61_23_fu_2807_p2(6 downto 4),
      S(0) => ram_reg_i_91_n_0
    );
ram_reg_i_58: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_68_n_0,
      CO(3) => NLW_ram_reg_i_58_CO_UNCONNECTED(3),
      CO(2) => ram_reg_i_58_n_1,
      CO(1) => ram_reg_i_58_n_2,
      CO(0) => ram_reg_i_58_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data4(10 downto 7),
      S(3 downto 1) => add_ln61_17_fu_2708_p2(6 downto 4),
      S(0) => ram_reg_i_95_n_0
    );
ram_reg_i_59: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_69_n_0,
      CO(3) => NLW_ram_reg_i_59_CO_UNCONNECTED(3),
      CO(2) => ram_reg_i_59_n_1,
      CO(1) => ram_reg_i_59_n_2,
      CO(0) => ram_reg_i_59_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data5(10 downto 7),
      S(3 downto 1) => add_ln61_11_fu_2609_p2(6 downto 4),
      S(0) => ram_reg_i_99_n_0
    );
\ram_reg_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_6_address0(6),
      I1 => Q(1),
      I2 => ram_reg(6),
      O => ADDRARDADDR(6)
    );
\ram_reg_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_3_address0(6),
      I1 => Q(1),
      I2 => ram_reg(6),
      O => \ap_CS_fsm_reg[27]\(3)
    );
\ram_reg_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_8_address0(6),
      I1 => Q(1),
      I2 => ram_reg(6),
      O => \ap_CS_fsm_reg[27]_1\(3)
    );
\ram_reg_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_5_address0(6),
      I1 => Q(1),
      I2 => ram_reg(6),
      O => \ap_CS_fsm_reg[27]_2\(3)
    );
\ram_reg_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_2_address0(6),
      I1 => Q(1),
      I2 => ram_reg(6),
      O => \ap_CS_fsm_reg[27]_3\(3)
    );
\ram_reg_i_5__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_7_address0(6),
      I1 => Q(1),
      I2 => ram_reg(6),
      O => \ap_CS_fsm_reg[27]_6\(3)
    );
\ram_reg_i_5__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_4_address0(6),
      I1 => Q(1),
      I2 => ram_reg(6),
      O => \ap_CS_fsm_reg[27]_4\(3)
    );
\ram_reg_i_5__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_1_address0(6),
      I1 => Q(1),
      I2 => ram_reg(6),
      O => \ap_CS_fsm_reg[27]_5\(3)
    );
ram_reg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_address0(6),
      I1 => Q(1),
      I2 => ram_reg(6),
      O => \ap_CS_fsm_reg[27]_0\(3)
    );
ram_reg_i_60: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_70_n_0,
      CO(3) => NLW_ram_reg_i_60_CO_UNCONNECTED(3),
      CO(2) => ram_reg_i_60_n_1,
      CO(1) => ram_reg_i_60_n_2,
      CO(0) => ram_reg_i_60_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data6(10 downto 7),
      S(3 downto 1) => add_ln61_21_fu_2775_p2(6 downto 4),
      S(0) => ram_reg_i_103_n_0
    );
ram_reg_i_61: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_71_n_0,
      CO(3) => NLW_ram_reg_i_61_CO_UNCONNECTED(3),
      CO(2) => ram_reg_i_61_n_1,
      CO(1) => ram_reg_i_61_n_2,
      CO(0) => ram_reg_i_61_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data7(10 downto 7),
      S(3 downto 1) => add_ln61_15_fu_2676_p2(6 downto 4),
      S(0) => ram_reg_i_107_n_0
    );
ram_reg_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => mul_ln54_1_reg_4555(0),
      I1 => tmp_47_reg_4589(0),
      I2 => mul_ln54_1_reg_4555(1),
      I3 => tmp_47_reg_4589(1),
      I4 => mul_ln54_1_reg_4555(2),
      I5 => tmp_47_reg_4589(2),
      O => ram_reg_i_62_n_0
    );
ram_reg_i_63: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => mul_ln54_1_reg_4555(0),
      I1 => tmp_47_reg_4589(0),
      I2 => mul_ln54_1_reg_4555(1),
      I3 => tmp_47_reg_4589(1),
      O => ram_reg_i_63_n_0
    );
ram_reg_i_64: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln54_1_reg_4555(0),
      I1 => tmp_47_reg_4589(0),
      I2 => select_ln53_2_reg_4537(4),
      O => ram_reg_i_64_n_0
    );
ram_reg_i_65: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_i_65_n_0,
      CO(2) => ram_reg_i_65_n_1,
      CO(1) => ram_reg_i_65_n_2,
      CO(0) => ram_reg_i_65_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => select_ln53_2_reg_4537(4),
      DI(0) => '0',
      O(3 downto 1) => data1(6 downto 4),
      O(0) => NLW_ram_reg_i_65_O_UNCONNECTED(0),
      S(3) => ram_reg_i_108_n_0,
      S(2) => ram_reg_i_109_n_0,
      S(1) => ram_reg_i_110_n_0,
      S(0) => select_ln53_2_reg_4537(3)
    );
ram_reg_i_66: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_i_66_n_0,
      CO(2) => ram_reg_i_66_n_1,
      CO(1) => ram_reg_i_66_n_2,
      CO(0) => ram_reg_i_66_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => select_ln53_2_reg_4537(4),
      DI(0) => '0',
      O(3 downto 1) => data2(6 downto 4),
      O(0) => NLW_ram_reg_i_66_O_UNCONNECTED(0),
      S(3) => ram_reg_i_111_n_0,
      S(2) => ram_reg_i_112_n_0,
      S(1) => ram_reg_i_113_n_0,
      S(0) => select_ln53_2_reg_4537(3)
    );
ram_reg_i_67: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_i_67_n_0,
      CO(2) => ram_reg_i_67_n_1,
      CO(1) => ram_reg_i_67_n_2,
      CO(0) => ram_reg_i_67_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => select_ln53_2_reg_4537(4),
      DI(0) => '0',
      O(3 downto 1) => data3(6 downto 4),
      O(0) => NLW_ram_reg_i_67_O_UNCONNECTED(0),
      S(3) => ram_reg_i_114_n_0,
      S(2) => ram_reg_i_115_n_0,
      S(1) => ram_reg_i_116_n_0,
      S(0) => select_ln53_2_reg_4537(3)
    );
ram_reg_i_68: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_i_68_n_0,
      CO(2) => ram_reg_i_68_n_1,
      CO(1) => ram_reg_i_68_n_2,
      CO(0) => ram_reg_i_68_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => select_ln53_2_reg_4537(4),
      DI(0) => '0',
      O(3 downto 1) => data4(6 downto 4),
      O(0) => NLW_ram_reg_i_68_O_UNCONNECTED(0),
      S(3) => ram_reg_i_117_n_0,
      S(2) => ram_reg_i_118_n_0,
      S(1) => ram_reg_i_119_n_0,
      S(0) => select_ln53_2_reg_4537(3)
    );
ram_reg_i_69: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_i_69_n_0,
      CO(2) => ram_reg_i_69_n_1,
      CO(1) => ram_reg_i_69_n_2,
      CO(0) => ram_reg_i_69_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => select_ln53_2_reg_4537(4),
      DI(0) => '0',
      O(3 downto 1) => data5(6 downto 4),
      O(0) => NLW_ram_reg_i_69_O_UNCONNECTED(0),
      S(3) => ram_reg_i_120_n_0,
      S(2) => ram_reg_i_121_n_0,
      S(1) => ram_reg_i_122_n_0,
      S(0) => select_ln53_2_reg_4537(3)
    );
\ram_reg_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_6_address0(5),
      I1 => Q(1),
      I2 => ram_reg(5),
      O => ADDRARDADDR(5)
    );
\ram_reg_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_3_address0(5),
      I1 => Q(1),
      I2 => ram_reg(5),
      O => \ap_CS_fsm_reg[27]\(2)
    );
\ram_reg_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_8_address0(5),
      I1 => Q(1),
      I2 => ram_reg(5),
      O => \ap_CS_fsm_reg[27]_1\(2)
    );
\ram_reg_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_5_address0(5),
      I1 => Q(1),
      I2 => ram_reg(5),
      O => \ap_CS_fsm_reg[27]_2\(2)
    );
\ram_reg_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_2_address0(5),
      I1 => Q(1),
      I2 => ram_reg(5),
      O => \ap_CS_fsm_reg[27]_3\(2)
    );
\ram_reg_i_6__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_7_address0(5),
      I1 => Q(1),
      I2 => ram_reg(5),
      O => \ap_CS_fsm_reg[27]_6\(2)
    );
\ram_reg_i_6__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_4_address0(5),
      I1 => Q(1),
      I2 => ram_reg(5),
      O => \ap_CS_fsm_reg[27]_4\(2)
    );
\ram_reg_i_6__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_1_address0(5),
      I1 => Q(1),
      I2 => ram_reg(5),
      O => \ap_CS_fsm_reg[27]_5\(2)
    );
ram_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_address0(5),
      I1 => Q(1),
      I2 => ram_reg(5),
      O => \ap_CS_fsm_reg[27]_0\(2)
    );
ram_reg_i_70: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_i_70_n_0,
      CO(2) => ram_reg_i_70_n_1,
      CO(1) => ram_reg_i_70_n_2,
      CO(0) => ram_reg_i_70_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => select_ln53_2_reg_4537(4),
      DI(0) => '0',
      O(3 downto 1) => data6(6 downto 4),
      O(0) => NLW_ram_reg_i_70_O_UNCONNECTED(0),
      S(3) => ram_reg_i_123_n_0,
      S(2) => ram_reg_i_124_n_0,
      S(1) => ram_reg_i_125_n_0,
      S(0) => select_ln53_2_reg_4537(3)
    );
ram_reg_i_71: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_i_71_n_0,
      CO(2) => ram_reg_i_71_n_1,
      CO(1) => ram_reg_i_71_n_2,
      CO(0) => ram_reg_i_71_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => select_ln53_2_reg_4537(4),
      DI(0) => '0',
      O(3 downto 1) => data7(6 downto 4),
      O(0) => NLW_ram_reg_i_71_O_UNCONNECTED(0),
      S(3) => ram_reg_i_126_n_0,
      S(2) => ram_reg_i_127_n_0,
      S(1) => ram_reg_i_128_n_0,
      S(0) => select_ln53_2_reg_4537(3)
    );
ram_reg_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => mul_ln56_reg_4582(0),
      I1 => tmp_55_reg_4607(0),
      I2 => mul_ln56_reg_4582(1),
      I3 => tmp_55_reg_4607(1),
      I4 => mul_ln56_reg_4582(2),
      I5 => tmp_55_reg_4607(2),
      O => ram_reg_i_72_n_0
    );
ram_reg_i_73: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => mul_ln56_reg_4582(0),
      I1 => tmp_55_reg_4607(0),
      I2 => mul_ln56_reg_4582(1),
      I3 => tmp_55_reg_4607(1),
      O => ram_reg_i_73_n_0
    );
ram_reg_i_74: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln56_reg_4582(0),
      I1 => tmp_55_reg_4607(0),
      I2 => select_ln53_2_reg_4537(4),
      O => ram_reg_i_74_n_0
    );
ram_reg_i_75: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1117177717771777"
    )
        port map (
      I0 => tmp_47_reg_4589(2),
      I1 => mul_ln54_1_reg_4555(2),
      I2 => tmp_47_reg_4589(1),
      I3 => mul_ln54_1_reg_4555(1),
      I4 => tmp_47_reg_4589(0),
      I5 => mul_ln54_1_reg_4555(0),
      O => ram_reg_i_75_n_0
    );
ram_reg_i_76: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DDFFFFFA2200000"
    )
        port map (
      I0 => mul_ln56_reg_4582(4),
      I1 => ram_reg_i_129_n_0,
      I2 => mul_ln56_reg_4582(3),
      I3 => tmp_55_reg_4607(3),
      I4 => mul_ln56_reg_4582(5),
      I5 => mul_ln56_reg_4582(6),
      O => add_ln61_25_fu_2839_p2(6)
    );
ram_reg_i_77: unisim.vcomponents.LUT5
    generic map(
      INIT => X"71FF8E00"
    )
        port map (
      I0 => tmp_55_reg_4607(3),
      I1 => mul_ln56_reg_4582(3),
      I2 => ram_reg_i_129_n_0,
      I3 => mul_ln56_reg_4582(4),
      I4 => mul_ln56_reg_4582(5),
      O => add_ln61_25_fu_2839_p2(5)
    );
ram_reg_i_78: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2BD4"
    )
        port map (
      I0 => ram_reg_i_129_n_0,
      I1 => mul_ln56_reg_4582(3),
      I2 => tmp_55_reg_4607(3),
      I3 => mul_ln56_reg_4582(4),
      O => add_ln61_25_fu_2839_p2(4)
    );
ram_reg_i_79: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => ram_reg_i_129_n_0,
      I1 => mul_ln56_reg_4582(3),
      I2 => tmp_55_reg_4607(3),
      O => ram_reg_i_79_n_0
    );
\ram_reg_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_6_address0(4),
      I1 => Q(1),
      I2 => ram_reg(4),
      O => ADDRARDADDR(4)
    );
\ram_reg_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_3_address0(4),
      I1 => Q(1),
      I2 => ram_reg(4),
      O => \ap_CS_fsm_reg[27]\(1)
    );
\ram_reg_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_8_address0(4),
      I1 => Q(1),
      I2 => ram_reg(4),
      O => \ap_CS_fsm_reg[27]_1\(1)
    );
\ram_reg_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_5_address0(4),
      I1 => Q(1),
      I2 => ram_reg(4),
      O => \ap_CS_fsm_reg[27]_2\(1)
    );
\ram_reg_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_2_address0(4),
      I1 => Q(1),
      I2 => ram_reg(4),
      O => \ap_CS_fsm_reg[27]_3\(1)
    );
\ram_reg_i_7__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_1_address0(4),
      I1 => Q(1),
      I2 => ram_reg(4),
      O => \ap_CS_fsm_reg[27]_5\(1)
    );
\ram_reg_i_7__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_7_address0(4),
      I1 => Q(1),
      I2 => ram_reg(4),
      O => \ap_CS_fsm_reg[27]_6\(1)
    );
\ram_reg_i_7__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_4_address0(4),
      I1 => Q(1),
      I2 => ram_reg(4),
      O => \ap_CS_fsm_reg[27]_4\(1)
    );
ram_reg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_address0(4),
      I1 => Q(1),
      I2 => ram_reg(4),
      O => \ap_CS_fsm_reg[27]_0\(1)
    );
ram_reg_i_80: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DDFFFFFA2200000"
    )
        port map (
      I0 => mul_ln56_reg_4582(4),
      I1 => ram_reg_i_130_n_0,
      I2 => tmp_51_reg_4522_pp0_iter10_reg(3),
      I3 => mul_ln56_reg_4582(3),
      I4 => mul_ln56_reg_4582(5),
      I5 => mul_ln56_reg_4582(6),
      O => add_ln61_19_fu_2740_p2(6)
    );
ram_reg_i_81: unisim.vcomponents.LUT5
    generic map(
      INIT => X"71FF8E00"
    )
        port map (
      I0 => mul_ln56_reg_4582(3),
      I1 => tmp_51_reg_4522_pp0_iter10_reg(3),
      I2 => ram_reg_i_130_n_0,
      I3 => mul_ln56_reg_4582(4),
      I4 => mul_ln56_reg_4582(5),
      O => add_ln61_19_fu_2740_p2(5)
    );
ram_reg_i_82: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2BD4"
    )
        port map (
      I0 => ram_reg_i_130_n_0,
      I1 => tmp_51_reg_4522_pp0_iter10_reg(3),
      I2 => mul_ln56_reg_4582(3),
      I3 => mul_ln56_reg_4582(4),
      O => add_ln61_19_fu_2740_p2(4)
    );
ram_reg_i_83: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => ram_reg_i_130_n_0,
      I1 => tmp_51_reg_4522_pp0_iter10_reg(3),
      I2 => mul_ln56_reg_4582(3),
      O => ram_reg_i_83_n_0
    );
ram_reg_i_84: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DDFFFFFA2200000"
    )
        port map (
      I0 => mul_ln56_reg_4582(4),
      I1 => ram_reg_i_131_n_0,
      I2 => tmp_47_reg_4589(3),
      I3 => mul_ln56_reg_4582(3),
      I4 => mul_ln56_reg_4582(5),
      I5 => mul_ln56_reg_4582(6),
      O => add_ln61_13_fu_2641_p2(6)
    );
ram_reg_i_85: unisim.vcomponents.LUT5
    generic map(
      INIT => X"71FF8E00"
    )
        port map (
      I0 => mul_ln56_reg_4582(3),
      I1 => tmp_47_reg_4589(3),
      I2 => ram_reg_i_131_n_0,
      I3 => mul_ln56_reg_4582(4),
      I4 => mul_ln56_reg_4582(5),
      O => add_ln61_13_fu_2641_p2(5)
    );
ram_reg_i_86: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2BD4"
    )
        port map (
      I0 => ram_reg_i_131_n_0,
      I1 => tmp_47_reg_4589(3),
      I2 => mul_ln56_reg_4582(3),
      I3 => mul_ln56_reg_4582(4),
      O => add_ln61_13_fu_2641_p2(4)
    );
ram_reg_i_87: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => ram_reg_i_131_n_0,
      I1 => tmp_47_reg_4589(3),
      I2 => mul_ln56_reg_4582(3),
      O => ram_reg_i_87_n_0
    );
ram_reg_i_88: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DDFFFFFA2200000"
    )
        port map (
      I0 => mul_ln61_10_reg_4575(4),
      I1 => ram_reg_i_132_n_0,
      I2 => mul_ln61_10_reg_4575(3),
      I3 => tmp_55_reg_4607(3),
      I4 => mul_ln61_10_reg_4575(5),
      I5 => mul_ln61_10_reg_4575(6),
      O => add_ln61_23_fu_2807_p2(6)
    );
ram_reg_i_89: unisim.vcomponents.LUT5
    generic map(
      INIT => X"71FF8E00"
    )
        port map (
      I0 => tmp_55_reg_4607(3),
      I1 => mul_ln61_10_reg_4575(3),
      I2 => ram_reg_i_132_n_0,
      I3 => mul_ln61_10_reg_4575(4),
      I4 => mul_ln61_10_reg_4575(5),
      O => add_ln61_23_fu_2807_p2(5)
    );
\ram_reg_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => \ram_reg_i_23__0_n_0\,
      I1 => \ram_reg_i_17__5_n_0\,
      I2 => trunc_ln54_reg_4562(0),
      I3 => \ram_reg_i_18__0_n_0\,
      I4 => Q(1),
      I5 => ram_reg(3),
      O => \ap_CS_fsm_reg[27]\(0)
    );
\ram_reg_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => \ram_reg_i_17__5_n_0\,
      I1 => \ram_reg_i_17__4_n_0\,
      I2 => trunc_ln54_reg_4562(0),
      I3 => \ram_reg_i_18__0_n_0\,
      I4 => Q(1),
      I5 => ram_reg(3),
      O => \ap_CS_fsm_reg[27]_4\(0)
    );
\ram_reg_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => \ram_reg_i_17__5_n_0\,
      I1 => \ram_reg_i_17__3_n_0\,
      I2 => trunc_ln54_reg_4562(0),
      I3 => \ram_reg_i_18__0_n_0\,
      I4 => Q(1),
      I5 => ram_reg(3),
      O => \ap_CS_fsm_reg[27]_2\(0)
    );
\ram_reg_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFFBBB80000"
    )
        port map (
      I0 => ram_reg_i_22_n_0,
      I1 => trunc_ln54_reg_4562(0),
      I2 => \ram_reg_i_24__1_n_0\,
      I3 => \ram_reg_i_17__4_n_0\,
      I4 => Q(1),
      I5 => ram_reg(3),
      O => \ap_CS_fsm_reg[27]_5\(0)
    );
\ram_reg_i_8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFFBBB80000"
    )
        port map (
      I0 => ram_reg_i_22_n_0,
      I1 => trunc_ln54_reg_4562(0),
      I2 => \ram_reg_i_24__1_n_0\,
      I3 => \ram_reg_i_17__3_n_0\,
      I4 => Q(1),
      I5 => ram_reg(3),
      O => \ap_CS_fsm_reg[27]_3\(0)
    );
\ram_reg_i_8__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_7_address0(3),
      I1 => Q(1),
      I2 => ram_reg(3),
      O => \ap_CS_fsm_reg[27]_6\(0)
    );
\ram_reg_i_8__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_8_address0(3),
      I1 => Q(1),
      I2 => ram_reg(3),
      O => \ap_CS_fsm_reg[27]_1\(0)
    );
\ram_reg_i_8__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_6_address0(3),
      I1 => Q(1),
      I2 => ram_reg(3),
      O => ADDRARDADDR(3)
    );
ram_reg_i_90: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2BD4"
    )
        port map (
      I0 => ram_reg_i_132_n_0,
      I1 => mul_ln61_10_reg_4575(3),
      I2 => tmp_55_reg_4607(3),
      I3 => mul_ln61_10_reg_4575(4),
      O => add_ln61_23_fu_2807_p2(4)
    );
ram_reg_i_91: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => ram_reg_i_132_n_0,
      I1 => mul_ln61_10_reg_4575(3),
      I2 => tmp_55_reg_4607(3),
      O => ram_reg_i_91_n_0
    );
ram_reg_i_92: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DDFFFFFA2200000"
    )
        port map (
      I0 => mul_ln61_10_reg_4575(4),
      I1 => ram_reg_i_133_n_0,
      I2 => mul_ln61_10_reg_4575(3),
      I3 => tmp_51_reg_4522_pp0_iter10_reg(3),
      I4 => mul_ln61_10_reg_4575(5),
      I5 => mul_ln61_10_reg_4575(6),
      O => add_ln61_17_fu_2708_p2(6)
    );
ram_reg_i_93: unisim.vcomponents.LUT5
    generic map(
      INIT => X"71FF8E00"
    )
        port map (
      I0 => tmp_51_reg_4522_pp0_iter10_reg(3),
      I1 => mul_ln61_10_reg_4575(3),
      I2 => ram_reg_i_133_n_0,
      I3 => mul_ln61_10_reg_4575(4),
      I4 => mul_ln61_10_reg_4575(5),
      O => add_ln61_17_fu_2708_p2(5)
    );
ram_reg_i_94: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2BD4"
    )
        port map (
      I0 => ram_reg_i_133_n_0,
      I1 => mul_ln61_10_reg_4575(3),
      I2 => tmp_51_reg_4522_pp0_iter10_reg(3),
      I3 => mul_ln61_10_reg_4575(4),
      O => add_ln61_17_fu_2708_p2(4)
    );
ram_reg_i_95: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => ram_reg_i_133_n_0,
      I1 => mul_ln61_10_reg_4575(3),
      I2 => tmp_51_reg_4522_pp0_iter10_reg(3),
      O => ram_reg_i_95_n_0
    );
ram_reg_i_96: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DDFFFFFA2200000"
    )
        port map (
      I0 => mul_ln61_10_reg_4575(4),
      I1 => ram_reg_i_134_n_0,
      I2 => mul_ln61_10_reg_4575(3),
      I3 => tmp_47_reg_4589(3),
      I4 => mul_ln61_10_reg_4575(5),
      I5 => mul_ln61_10_reg_4575(6),
      O => add_ln61_11_fu_2609_p2(6)
    );
ram_reg_i_97: unisim.vcomponents.LUT5
    generic map(
      INIT => X"71FF8E00"
    )
        port map (
      I0 => tmp_47_reg_4589(3),
      I1 => mul_ln61_10_reg_4575(3),
      I2 => ram_reg_i_134_n_0,
      I3 => mul_ln61_10_reg_4575(4),
      I4 => mul_ln61_10_reg_4575(5),
      O => add_ln61_11_fu_2609_p2(5)
    );
ram_reg_i_98: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2BD4"
    )
        port map (
      I0 => ram_reg_i_134_n_0,
      I1 => mul_ln61_10_reg_4575(3),
      I2 => tmp_47_reg_4589(3),
      I3 => mul_ln61_10_reg_4575(4),
      O => add_ln61_11_fu_2609_p2(4)
    );
ram_reg_i_99: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => ram_reg_i_134_n_0,
      I1 => mul_ln61_10_reg_4575(3),
      I2 => tmp_47_reg_4589(3),
      O => ram_reg_i_99_n_0
    );
\ram_reg_i_9__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFFBBB80000"
    )
        port map (
      I0 => ram_reg_i_22_n_0,
      I1 => trunc_ln54_reg_4562(0),
      I2 => \ram_reg_i_23__0_n_0\,
      I3 => \ram_reg_i_24__1_n_0\,
      I4 => Q(1),
      I5 => ram_reg(3),
      O => \ap_CS_fsm_reg[27]_0\(0)
    );
\select_ln53_2_reg_4537[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => icmp_ln54_reg_4484_pp0_iter9_reg,
      I1 => c_fu_452_reg(0),
      O => select_ln53_2_fu_2476_p3(0)
    );
\select_ln53_2_reg_4537[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => c_fu_452_reg(1),
      I1 => c_fu_452_reg(0),
      I2 => icmp_ln54_reg_4484_pp0_iter9_reg,
      O => select_ln53_2_fu_2476_p3(1)
    );
\select_ln53_2_reg_4537[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => c_fu_452_reg(2),
      I1 => icmp_ln54_reg_4484_pp0_iter9_reg,
      I2 => c_fu_452_reg(0),
      I3 => c_fu_452_reg(1),
      O => select_ln53_2_fu_2476_p3(2)
    );
\select_ln53_2_reg_4537[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => c_fu_452_reg(3),
      I1 => c_fu_452_reg(1),
      I2 => c_fu_452_reg(0),
      I3 => icmp_ln54_reg_4484_pp0_iter9_reg,
      I4 => c_fu_452_reg(2),
      O => select_ln53_2_fu_2476_p3(3)
    );
\select_ln53_2_reg_4537[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => c_fu_452_reg(4),
      I1 => c_fu_452_reg(2),
      I2 => icmp_ln54_reg_4484_pp0_iter9_reg,
      I3 => c_fu_452_reg(0),
      I4 => c_fu_452_reg(1),
      I5 => c_fu_452_reg(3),
      O => select_ln53_2_fu_2476_p3(4)
    );
\select_ln53_2_reg_4537_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln53_2_fu_2476_p3(0),
      Q => select_ln53_2_reg_4537(0),
      R => '0'
    );
\select_ln53_2_reg_4537_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln53_2_fu_2476_p3(1),
      Q => select_ln53_2_reg_4537(1),
      R => '0'
    );
\select_ln53_2_reg_4537_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln53_2_fu_2476_p3(2),
      Q => select_ln53_2_reg_4537(2),
      R => '0'
    );
\select_ln53_2_reg_4537_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln53_2_fu_2476_p3(3),
      Q => select_ln53_2_reg_4537(3),
      R => '0'
    );
\select_ln53_2_reg_4537_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln53_2_fu_2476_p3(4),
      Q => select_ln53_2_reg_4537(4),
      R => '0'
    );
\select_ln54_reg_4505_pp0_iter3_reg_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => select_ln54_fu_2351_p3(3),
      Q => \select_ln54_reg_4505_pp0_iter3_reg_reg[3]_srl3_n_0\
    );
\select_ln54_reg_4505_pp0_iter3_reg_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => select_ln54_fu_2351_p3(4),
      Q => \select_ln54_reg_4505_pp0_iter3_reg_reg[4]_srl3_n_0\
    );
\select_ln54_reg_4505_pp0_iter4_reg_reg[2]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => select_ln54_fu_2351_p3(2),
      Q => \select_ln54_reg_4505_pp0_iter4_reg_reg[2]_srl4_n_0\
    );
\select_ln54_reg_4505_pp0_iter4_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \select_ln54_reg_4505_pp0_iter3_reg_reg[3]_srl3_n_0\,
      Q => select_ln54_reg_4505_pp0_iter4_reg(3),
      R => '0'
    );
\select_ln54_reg_4505_pp0_iter4_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \select_ln54_reg_4505_pp0_iter3_reg_reg[4]_srl3_n_0\,
      Q => select_ln54_reg_4505_pp0_iter4_reg(4),
      R => '0'
    );
\select_ln54_reg_4505_pp0_iter5_reg_reg[1]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => select_ln54_fu_2351_p3(1),
      Q => \select_ln54_reg_4505_pp0_iter5_reg_reg[1]_srl5_n_0\
    );
\select_ln54_reg_4505_pp0_iter5_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \select_ln54_reg_4505_pp0_iter4_reg_reg[2]_srl4_n_0\,
      Q => select_ln54_reg_4505_pp0_iter5_reg(2),
      R => '0'
    );
\select_ln54_reg_4505_pp0_iter6_reg_reg[0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => select_ln54_fu_2351_p3(0),
      Q => \select_ln54_reg_4505_pp0_iter6_reg_reg[0]_srl6_n_0\
    );
\select_ln54_reg_4505_pp0_iter6_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \select_ln54_reg_4505_pp0_iter5_reg_reg[1]_srl5_n_0\,
      Q => select_ln54_reg_4505_pp0_iter6_reg(1),
      R => '0'
    );
\select_ln54_reg_4505_pp0_iter7_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \select_ln54_reg_4505_pp0_iter6_reg_reg[0]_srl6_n_0\,
      Q => select_ln54_reg_4505_pp0_iter7_reg(0),
      R => '0'
    );
\select_ln54_reg_4505_pp0_iter7_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln54_reg_4505_pp0_iter6_reg(1),
      Q => select_ln54_reg_4505_pp0_iter7_reg(1),
      R => '0'
    );
\select_ln54_reg_4505_pp0_iter7_reg_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => select_ln54_reg_4505_pp0_iter5_reg(2),
      Q => \select_ln54_reg_4505_pp0_iter7_reg_reg[2]_srl2_n_0\
    );
\select_ln54_reg_4505_pp0_iter7_reg_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => select_ln54_reg_4505_pp0_iter4_reg(3),
      Q => \select_ln54_reg_4505_pp0_iter7_reg_reg[3]_srl3_n_0\
    );
\select_ln54_reg_4505_pp0_iter7_reg_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => select_ln54_reg_4505_pp0_iter4_reg(4),
      Q => \select_ln54_reg_4505_pp0_iter7_reg_reg[4]_srl3_n_0\
    );
\select_ln54_reg_4505_pp0_iter8_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln54_reg_4505_pp0_iter7_reg(0),
      Q => select_ln54_reg_4505_pp0_iter8_reg(0),
      R => '0'
    );
\select_ln54_reg_4505_pp0_iter8_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln54_reg_4505_pp0_iter7_reg(1),
      Q => select_ln54_reg_4505_pp0_iter8_reg(1),
      R => '0'
    );
\select_ln54_reg_4505_pp0_iter8_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \select_ln54_reg_4505_pp0_iter7_reg_reg[2]_srl2_n_0\,
      Q => select_ln54_reg_4505_pp0_iter8_reg(2),
      R => '0'
    );
\select_ln54_reg_4505_pp0_iter8_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \select_ln54_reg_4505_pp0_iter7_reg_reg[3]_srl3_n_0\,
      Q => select_ln54_reg_4505_pp0_iter8_reg(3),
      R => '0'
    );
\select_ln54_reg_4505_pp0_iter8_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \select_ln54_reg_4505_pp0_iter7_reg_reg[4]_srl3_n_0\,
      Q => select_ln54_reg_4505_pp0_iter8_reg(4),
      R => '0'
    );
\select_ln68_reg_5187[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => icmp_ln64_reg_5182,
      I1 => sum_reg_5177(0),
      O => \select_ln68_reg_5187[0]_i_1_n_0\
    );
\select_ln68_reg_5187[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => icmp_ln64_reg_5182,
      I1 => sum_reg_5177(1),
      O => \select_ln68_reg_5187[1]_i_1_n_0\
    );
\select_ln68_reg_5187[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => icmp_ln64_reg_5182,
      I1 => sum_reg_5177(2),
      O => \select_ln68_reg_5187[2]_i_1_n_0\
    );
\select_ln68_reg_5187[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => icmp_ln64_reg_5182,
      I1 => sum_reg_5177(3),
      O => \select_ln68_reg_5187[3]_i_1_n_0\
    );
\select_ln68_reg_5187[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => icmp_ln64_reg_5182,
      I1 => sum_reg_5177(4),
      O => \select_ln68_reg_5187[4]_i_1_n_0\
    );
\select_ln68_reg_5187[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => icmp_ln64_reg_5182,
      I1 => sum_reg_5177(5),
      O => \select_ln68_reg_5187[5]_i_1_n_0\
    );
\select_ln68_reg_5187[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => icmp_ln64_reg_5182,
      I1 => sum_reg_5177(6),
      O => \select_ln68_reg_5187[6]_i_1_n_0\
    );
\select_ln68_reg_5187[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \select_ln68_reg_5187_reg[7]_i_3_n_3\,
      I1 => gmem_0_WREADY,
      I2 => \^ap_enable_reg_pp0_iter20\,
      O => select_ln68_reg_5187
    );
\select_ln68_reg_5187[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => icmp_ln64_reg_5182,
      I1 => sum_reg_5177(7),
      O => \select_ln68_reg_5187[7]_i_10_n_0\
    );
\select_ln68_reg_5187[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sum_reg_5177(12),
      I1 => sum_reg_5177(13),
      I2 => icmp_ln64_reg_5182,
      O => \select_ln68_reg_5187[7]_i_11_n_0\
    );
\select_ln68_reg_5187[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sum_reg_5177(10),
      I1 => sum_reg_5177(11),
      I2 => icmp_ln64_reg_5182,
      O => \select_ln68_reg_5187[7]_i_12_n_0\
    );
\select_ln68_reg_5187[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sum_reg_5177(8),
      I1 => sum_reg_5177(9),
      I2 => icmp_ln64_reg_5182,
      O => \select_ln68_reg_5187[7]_i_13_n_0\
    );
\select_ln68_reg_5187[7]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => icmp_ln64_reg_5182,
      I1 => sum_reg_5177(7),
      I2 => sum_reg_5177(6),
      O => \select_ln68_reg_5187[7]_i_14_n_0\
    );
\select_ln68_reg_5187[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sum_reg_5177(7),
      I1 => icmp_ln64_reg_5182,
      O => \select_ln68_reg_5187[7]_i_2_n_0\
    );
\select_ln68_reg_5187[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sum_reg_5177(14),
      I1 => sum_reg_5177(15),
      I2 => icmp_ln64_reg_5182,
      O => \select_ln68_reg_5187[7]_i_5_n_0\
    );
\select_ln68_reg_5187[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sum_reg_5177(14),
      I1 => sum_reg_5177(15),
      I2 => icmp_ln64_reg_5182,
      O => \select_ln68_reg_5187[7]_i_6_n_0\
    );
\select_ln68_reg_5187[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => icmp_ln64_reg_5182,
      I1 => sum_reg_5177(13),
      I2 => sum_reg_5177(12),
      O => \select_ln68_reg_5187[7]_i_7_n_0\
    );
\select_ln68_reg_5187[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => icmp_ln64_reg_5182,
      I1 => sum_reg_5177(11),
      I2 => sum_reg_5177(10),
      O => \select_ln68_reg_5187[7]_i_8_n_0\
    );
\select_ln68_reg_5187[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => icmp_ln64_reg_5182,
      I1 => sum_reg_5177(9),
      I2 => sum_reg_5177(8),
      O => \select_ln68_reg_5187[7]_i_9_n_0\
    );
\select_ln68_reg_5187_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \select_ln68_reg_5187[0]_i_1_n_0\,
      Q => \select_ln68_reg_5187_reg[7]_0\(0),
      R => select_ln68_reg_5187
    );
\select_ln68_reg_5187_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \select_ln68_reg_5187[1]_i_1_n_0\,
      Q => \select_ln68_reg_5187_reg[7]_0\(1),
      R => select_ln68_reg_5187
    );
\select_ln68_reg_5187_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \select_ln68_reg_5187[2]_i_1_n_0\,
      Q => \select_ln68_reg_5187_reg[7]_0\(2),
      R => select_ln68_reg_5187
    );
\select_ln68_reg_5187_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \select_ln68_reg_5187[3]_i_1_n_0\,
      Q => \select_ln68_reg_5187_reg[7]_0\(3),
      R => select_ln68_reg_5187
    );
\select_ln68_reg_5187_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \select_ln68_reg_5187[4]_i_1_n_0\,
      Q => \select_ln68_reg_5187_reg[7]_0\(4),
      R => select_ln68_reg_5187
    );
\select_ln68_reg_5187_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \select_ln68_reg_5187[5]_i_1_n_0\,
      Q => \select_ln68_reg_5187_reg[7]_0\(5),
      R => select_ln68_reg_5187
    );
\select_ln68_reg_5187_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \select_ln68_reg_5187[6]_i_1_n_0\,
      Q => \select_ln68_reg_5187_reg[7]_0\(6),
      R => select_ln68_reg_5187
    );
\select_ln68_reg_5187_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \select_ln68_reg_5187[7]_i_2_n_0\,
      Q => \select_ln68_reg_5187_reg[7]_0\(7),
      S => select_ln68_reg_5187
    );
\select_ln68_reg_5187_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln68_reg_5187_reg[7]_i_4_n_0\,
      CO(3 downto 1) => \NLW_select_ln68_reg_5187_reg[7]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \select_ln68_reg_5187_reg[7]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \select_ln68_reg_5187[7]_i_5_n_0\,
      O(3 downto 0) => \NLW_select_ln68_reg_5187_reg[7]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \select_ln68_reg_5187[7]_i_6_n_0\
    );
\select_ln68_reg_5187_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \select_ln68_reg_5187_reg[7]_i_4_n_0\,
      CO(2) => \select_ln68_reg_5187_reg[7]_i_4_n_1\,
      CO(1) => \select_ln68_reg_5187_reg[7]_i_4_n_2\,
      CO(0) => \select_ln68_reg_5187_reg[7]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \select_ln68_reg_5187[7]_i_7_n_0\,
      DI(2) => \select_ln68_reg_5187[7]_i_8_n_0\,
      DI(1) => \select_ln68_reg_5187[7]_i_9_n_0\,
      DI(0) => \select_ln68_reg_5187[7]_i_10_n_0\,
      O(3 downto 0) => \NLW_select_ln68_reg_5187_reg[7]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \select_ln68_reg_5187[7]_i_11_n_0\,
      S(2) => \select_ln68_reg_5187[7]_i_12_n_0\,
      S(1) => \select_ln68_reg_5187[7]_i_13_n_0\,
      S(0) => \select_ln68_reg_5187[7]_i_14_n_0\
    );
\sum_reg_5177[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln61_2_reg_5152_pp0_iter17_reg(10),
      I1 => add_ln61_3_reg_5157_pp0_iter17_reg(10),
      I2 => add_ln61_8_reg_5172(10),
      O => \sum_reg_5177[11]_i_2_n_0\
    );
\sum_reg_5177[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln61_2_reg_5152_pp0_iter17_reg(9),
      I1 => add_ln61_3_reg_5157_pp0_iter17_reg(9),
      I2 => add_ln61_8_reg_5172(9),
      O => \sum_reg_5177[11]_i_3_n_0\
    );
\sum_reg_5177[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln61_2_reg_5152_pp0_iter17_reg(8),
      I1 => add_ln61_3_reg_5157_pp0_iter17_reg(8),
      I2 => add_ln61_8_reg_5172(8),
      O => \sum_reg_5177[11]_i_4_n_0\
    );
\sum_reg_5177[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln61_2_reg_5152_pp0_iter17_reg(7),
      I1 => add_ln61_3_reg_5157_pp0_iter17_reg(7),
      I2 => add_ln61_8_reg_5172(7),
      O => \sum_reg_5177[11]_i_5_n_0\
    );
\sum_reg_5177[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln61_2_reg_5152_pp0_iter17_reg(11),
      I1 => add_ln61_3_reg_5157_pp0_iter17_reg(11),
      I2 => add_ln61_8_reg_5172(11),
      I3 => \sum_reg_5177[11]_i_2_n_0\,
      O => \sum_reg_5177[11]_i_6_n_0\
    );
\sum_reg_5177[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln61_2_reg_5152_pp0_iter17_reg(10),
      I1 => add_ln61_3_reg_5157_pp0_iter17_reg(10),
      I2 => add_ln61_8_reg_5172(10),
      I3 => \sum_reg_5177[11]_i_3_n_0\,
      O => \sum_reg_5177[11]_i_7_n_0\
    );
\sum_reg_5177[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln61_2_reg_5152_pp0_iter17_reg(9),
      I1 => add_ln61_3_reg_5157_pp0_iter17_reg(9),
      I2 => add_ln61_8_reg_5172(9),
      I3 => \sum_reg_5177[11]_i_4_n_0\,
      O => \sum_reg_5177[11]_i_8_n_0\
    );
\sum_reg_5177[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln61_2_reg_5152_pp0_iter17_reg(8),
      I1 => add_ln61_3_reg_5157_pp0_iter17_reg(8),
      I2 => add_ln61_8_reg_5172(8),
      I3 => \sum_reg_5177[11]_i_5_n_0\,
      O => \sum_reg_5177[11]_i_9_n_0\
    );
\sum_reg_5177[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln61_2_reg_5152_pp0_iter17_reg(13),
      I1 => add_ln61_3_reg_5157_pp0_iter17_reg(13),
      I2 => add_ln61_8_reg_5172(13),
      O => \sum_reg_5177[15]_i_2_n_0\
    );
\sum_reg_5177[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln61_2_reg_5152_pp0_iter17_reg(12),
      I1 => add_ln61_3_reg_5157_pp0_iter17_reg(12),
      I2 => add_ln61_8_reg_5172(12),
      O => \sum_reg_5177[15]_i_3_n_0\
    );
\sum_reg_5177[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln61_2_reg_5152_pp0_iter17_reg(11),
      I1 => add_ln61_3_reg_5157_pp0_iter17_reg(11),
      I2 => add_ln61_8_reg_5172(11),
      O => \sum_reg_5177[15]_i_4_n_0\
    );
\sum_reg_5177[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln61_8_reg_5172(14),
      I1 => add_ln61_3_reg_5157_pp0_iter17_reg(14),
      I2 => add_ln61_2_reg_5152_pp0_iter17_reg(14),
      I3 => add_ln61_3_reg_5157_pp0_iter17_reg(15),
      I4 => add_ln61_2_reg_5152_pp0_iter17_reg(15),
      I5 => add_ln61_8_reg_5172(15),
      O => \sum_reg_5177[15]_i_5_n_0\
    );
\sum_reg_5177[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sum_reg_5177[15]_i_2_n_0\,
      I1 => add_ln61_3_reg_5157_pp0_iter17_reg(14),
      I2 => add_ln61_2_reg_5152_pp0_iter17_reg(14),
      I3 => add_ln61_8_reg_5172(14),
      O => \sum_reg_5177[15]_i_6_n_0\
    );
\sum_reg_5177[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln61_2_reg_5152_pp0_iter17_reg(13),
      I1 => add_ln61_3_reg_5157_pp0_iter17_reg(13),
      I2 => add_ln61_8_reg_5172(13),
      I3 => \sum_reg_5177[15]_i_3_n_0\,
      O => \sum_reg_5177[15]_i_7_n_0\
    );
\sum_reg_5177[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln61_2_reg_5152_pp0_iter17_reg(12),
      I1 => add_ln61_3_reg_5157_pp0_iter17_reg(12),
      I2 => add_ln61_8_reg_5172(12),
      I3 => \sum_reg_5177[15]_i_4_n_0\,
      O => \sum_reg_5177[15]_i_8_n_0\
    );
\sum_reg_5177[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln61_2_reg_5152_pp0_iter17_reg(2),
      I1 => add_ln61_3_reg_5157_pp0_iter17_reg(2),
      I2 => add_ln61_8_reg_5172(2),
      O => \sum_reg_5177[3]_i_2_n_0\
    );
\sum_reg_5177[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln61_2_reg_5152_pp0_iter17_reg(1),
      I1 => add_ln61_3_reg_5157_pp0_iter17_reg(1),
      I2 => add_ln61_8_reg_5172(1),
      O => \sum_reg_5177[3]_i_3_n_0\
    );
\sum_reg_5177[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln61_2_reg_5152_pp0_iter17_reg(0),
      I1 => add_ln61_3_reg_5157_pp0_iter17_reg(0),
      I2 => add_ln61_8_reg_5172(0),
      O => \sum_reg_5177[3]_i_4_n_0\
    );
\sum_reg_5177[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln61_2_reg_5152_pp0_iter17_reg(3),
      I1 => add_ln61_3_reg_5157_pp0_iter17_reg(3),
      I2 => add_ln61_8_reg_5172(3),
      I3 => \sum_reg_5177[3]_i_2_n_0\,
      O => \sum_reg_5177[3]_i_5_n_0\
    );
\sum_reg_5177[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln61_2_reg_5152_pp0_iter17_reg(2),
      I1 => add_ln61_3_reg_5157_pp0_iter17_reg(2),
      I2 => add_ln61_8_reg_5172(2),
      I3 => \sum_reg_5177[3]_i_3_n_0\,
      O => \sum_reg_5177[3]_i_6_n_0\
    );
\sum_reg_5177[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln61_2_reg_5152_pp0_iter17_reg(1),
      I1 => add_ln61_3_reg_5157_pp0_iter17_reg(1),
      I2 => add_ln61_8_reg_5172(1),
      I3 => \sum_reg_5177[3]_i_4_n_0\,
      O => \sum_reg_5177[3]_i_7_n_0\
    );
\sum_reg_5177[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln61_2_reg_5152_pp0_iter17_reg(0),
      I1 => add_ln61_3_reg_5157_pp0_iter17_reg(0),
      I2 => add_ln61_8_reg_5172(0),
      O => \sum_reg_5177[3]_i_8_n_0\
    );
\sum_reg_5177[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln61_2_reg_5152_pp0_iter17_reg(6),
      I1 => add_ln61_3_reg_5157_pp0_iter17_reg(6),
      I2 => add_ln61_8_reg_5172(6),
      O => \sum_reg_5177[7]_i_2_n_0\
    );
\sum_reg_5177[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln61_2_reg_5152_pp0_iter17_reg(5),
      I1 => add_ln61_3_reg_5157_pp0_iter17_reg(5),
      I2 => add_ln61_8_reg_5172(5),
      O => \sum_reg_5177[7]_i_3_n_0\
    );
\sum_reg_5177[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln61_2_reg_5152_pp0_iter17_reg(4),
      I1 => add_ln61_3_reg_5157_pp0_iter17_reg(4),
      I2 => add_ln61_8_reg_5172(4),
      O => \sum_reg_5177[7]_i_4_n_0\
    );
\sum_reg_5177[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln61_2_reg_5152_pp0_iter17_reg(3),
      I1 => add_ln61_3_reg_5157_pp0_iter17_reg(3),
      I2 => add_ln61_8_reg_5172(3),
      O => \sum_reg_5177[7]_i_5_n_0\
    );
\sum_reg_5177[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln61_2_reg_5152_pp0_iter17_reg(7),
      I1 => add_ln61_3_reg_5157_pp0_iter17_reg(7),
      I2 => add_ln61_8_reg_5172(7),
      I3 => \sum_reg_5177[7]_i_2_n_0\,
      O => \sum_reg_5177[7]_i_6_n_0\
    );
\sum_reg_5177[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln61_2_reg_5152_pp0_iter17_reg(6),
      I1 => add_ln61_3_reg_5157_pp0_iter17_reg(6),
      I2 => add_ln61_8_reg_5172(6),
      I3 => \sum_reg_5177[7]_i_3_n_0\,
      O => \sum_reg_5177[7]_i_7_n_0\
    );
\sum_reg_5177[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln61_2_reg_5152_pp0_iter17_reg(5),
      I1 => add_ln61_3_reg_5157_pp0_iter17_reg(5),
      I2 => add_ln61_8_reg_5172(5),
      I3 => \sum_reg_5177[7]_i_4_n_0\,
      O => \sum_reg_5177[7]_i_8_n_0\
    );
\sum_reg_5177[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln61_2_reg_5152_pp0_iter17_reg(4),
      I1 => add_ln61_3_reg_5157_pp0_iter17_reg(4),
      I2 => add_ln61_8_reg_5172(4),
      I3 => \sum_reg_5177[7]_i_5_n_0\,
      O => \sum_reg_5177[7]_i_9_n_0\
    );
\sum_reg_5177_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_reg_5177_reg[3]_i_1_n_7\,
      Q => sum_reg_5177(0),
      R => '0'
    );
\sum_reg_5177_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_59_fu_3633_p4(3),
      Q => sum_reg_5177(10),
      R => '0'
    );
\sum_reg_5177_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_59_fu_3633_p4(4),
      Q => sum_reg_5177(11),
      R => '0'
    );
\sum_reg_5177_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_5177_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_5177_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_5177_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_5177_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_5177_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sum_reg_5177[11]_i_2_n_0\,
      DI(2) => \sum_reg_5177[11]_i_3_n_0\,
      DI(1) => \sum_reg_5177[11]_i_4_n_0\,
      DI(0) => \sum_reg_5177[11]_i_5_n_0\,
      O(3 downto 0) => tmp_59_fu_3633_p4(4 downto 1),
      S(3) => \sum_reg_5177[11]_i_6_n_0\,
      S(2) => \sum_reg_5177[11]_i_7_n_0\,
      S(1) => \sum_reg_5177[11]_i_8_n_0\,
      S(0) => \sum_reg_5177[11]_i_9_n_0\
    );
\sum_reg_5177_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_59_fu_3633_p4(5),
      Q => sum_reg_5177(12),
      R => '0'
    );
\sum_reg_5177_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_59_fu_3633_p4(6),
      Q => sum_reg_5177(13),
      R => '0'
    );
\sum_reg_5177_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_59_fu_3633_p4(7),
      Q => sum_reg_5177(14),
      R => '0'
    );
\sum_reg_5177_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_59_fu_3633_p4(8),
      Q => sum_reg_5177(15),
      R => '0'
    );
\sum_reg_5177_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_5177_reg[11]_i_1_n_0\,
      CO(3) => \NLW_sum_reg_5177_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sum_reg_5177_reg[15]_i_1_n_1\,
      CO(1) => \sum_reg_5177_reg[15]_i_1_n_2\,
      CO(0) => \sum_reg_5177_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sum_reg_5177[15]_i_2_n_0\,
      DI(1) => \sum_reg_5177[15]_i_3_n_0\,
      DI(0) => \sum_reg_5177[15]_i_4_n_0\,
      O(3 downto 0) => tmp_59_fu_3633_p4(8 downto 5),
      S(3) => \sum_reg_5177[15]_i_5_n_0\,
      S(2) => \sum_reg_5177[15]_i_6_n_0\,
      S(1) => \sum_reg_5177[15]_i_7_n_0\,
      S(0) => \sum_reg_5177[15]_i_8_n_0\
    );
\sum_reg_5177_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_reg_5177_reg[3]_i_1_n_6\,
      Q => sum_reg_5177(1),
      R => '0'
    );
\sum_reg_5177_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_reg_5177_reg[3]_i_1_n_5\,
      Q => sum_reg_5177(2),
      R => '0'
    );
\sum_reg_5177_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_reg_5177_reg[3]_i_1_n_4\,
      Q => sum_reg_5177(3),
      R => '0'
    );
\sum_reg_5177_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_5177_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_5177_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_5177_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_5177_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sum_reg_5177[3]_i_2_n_0\,
      DI(2) => \sum_reg_5177[3]_i_3_n_0\,
      DI(1) => \sum_reg_5177[3]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \sum_reg_5177_reg[3]_i_1_n_4\,
      O(2) => \sum_reg_5177_reg[3]_i_1_n_5\,
      O(1) => \sum_reg_5177_reg[3]_i_1_n_6\,
      O(0) => \sum_reg_5177_reg[3]_i_1_n_7\,
      S(3) => \sum_reg_5177[3]_i_5_n_0\,
      S(2) => \sum_reg_5177[3]_i_6_n_0\,
      S(1) => \sum_reg_5177[3]_i_7_n_0\,
      S(0) => \sum_reg_5177[3]_i_8_n_0\
    );
\sum_reg_5177_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_reg_5177_reg[7]_i_1_n_7\,
      Q => sum_reg_5177(4),
      R => '0'
    );
\sum_reg_5177_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_reg_5177_reg[7]_i_1_n_6\,
      Q => sum_reg_5177(5),
      R => '0'
    );
\sum_reg_5177_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_reg_5177_reg[7]_i_1_n_5\,
      Q => sum_reg_5177(6),
      R => '0'
    );
\sum_reg_5177_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_59_fu_3633_p4(0),
      Q => sum_reg_5177(7),
      R => '0'
    );
\sum_reg_5177_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_5177_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_5177_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_5177_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_5177_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_5177_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sum_reg_5177[7]_i_2_n_0\,
      DI(2) => \sum_reg_5177[7]_i_3_n_0\,
      DI(1) => \sum_reg_5177[7]_i_4_n_0\,
      DI(0) => \sum_reg_5177[7]_i_5_n_0\,
      O(3) => tmp_59_fu_3633_p4(0),
      O(2) => \sum_reg_5177_reg[7]_i_1_n_5\,
      O(1) => \sum_reg_5177_reg[7]_i_1_n_6\,
      O(0) => \sum_reg_5177_reg[7]_i_1_n_7\,
      S(3) => \sum_reg_5177[7]_i_6_n_0\,
      S(2) => \sum_reg_5177[7]_i_7_n_0\,
      S(1) => \sum_reg_5177[7]_i_8_n_0\,
      S(0) => \sum_reg_5177[7]_i_9_n_0\
    );
\sum_reg_5177_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_59_fu_3633_p4(1),
      Q => sum_reg_5177(8),
      R => '0'
    );
\sum_reg_5177_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_59_fu_3633_p4(2),
      Q => sum_reg_5177(9),
      R => '0'
    );
\tmp_11_reg_5017_pp0_iter13_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \tmp_11_reg_5017_pp0_iter13_reg_reg[0]_srl2_i_1_n_0\,
      Q => \tmp_11_reg_5017_pp0_iter13_reg_reg[0]_srl2_n_0\
    );
\tmp_11_reg_5017_pp0_iter13_reg_reg[0]_srl2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \tmp_23_reg_5032[0]_i_3_n_0\,
      I1 => \tmp_23_reg_5032[0]_i_4_n_0\,
      I2 => trunc_ln54_reg_4562_pp0_iter11_reg(0),
      I3 => \tmp_23_reg_5032[0]_i_2_n_0\,
      I4 => trunc_ln54_reg_4562_pp0_iter11_reg(1),
      O => \tmp_11_reg_5017_pp0_iter13_reg_reg[0]_srl2_i_1_n_0\
    );
\tmp_11_reg_5017_pp0_iter13_reg_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \tmp_11_reg_5017_pp0_iter13_reg_reg[1]_srl2_i_1_n_0\,
      Q => \tmp_11_reg_5017_pp0_iter13_reg_reg[1]_srl2_n_0\
    );
\tmp_11_reg_5017_pp0_iter13_reg_reg[1]_srl2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \tmp_23_reg_5032[1]_i_3_n_0\,
      I1 => \tmp_23_reg_5032[1]_i_4_n_0\,
      I2 => trunc_ln54_reg_4562_pp0_iter11_reg(0),
      I3 => \tmp_23_reg_5032[1]_i_2_n_0\,
      I4 => trunc_ln54_reg_4562_pp0_iter11_reg(1),
      O => \tmp_11_reg_5017_pp0_iter13_reg_reg[1]_srl2_i_1_n_0\
    );
\tmp_11_reg_5017_pp0_iter13_reg_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \tmp_11_reg_5017_pp0_iter13_reg_reg[2]_srl2_i_1_n_0\,
      Q => \tmp_11_reg_5017_pp0_iter13_reg_reg[2]_srl2_n_0\
    );
\tmp_11_reg_5017_pp0_iter13_reg_reg[2]_srl2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \tmp_23_reg_5032[2]_i_3_n_0\,
      I1 => \tmp_23_reg_5032[2]_i_4_n_0\,
      I2 => trunc_ln54_reg_4562_pp0_iter11_reg(0),
      I3 => \tmp_23_reg_5032[2]_i_2_n_0\,
      I4 => trunc_ln54_reg_4562_pp0_iter11_reg(1),
      O => \tmp_11_reg_5017_pp0_iter13_reg_reg[2]_srl2_i_1_n_0\
    );
\tmp_11_reg_5017_pp0_iter13_reg_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \tmp_11_reg_5017_pp0_iter13_reg_reg[3]_srl2_i_1_n_0\,
      Q => \tmp_11_reg_5017_pp0_iter13_reg_reg[3]_srl2_n_0\
    );
\tmp_11_reg_5017_pp0_iter13_reg_reg[3]_srl2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \tmp_23_reg_5032[3]_i_3_n_0\,
      I1 => \tmp_23_reg_5032[3]_i_4_n_0\,
      I2 => trunc_ln54_reg_4562_pp0_iter11_reg(0),
      I3 => \tmp_23_reg_5032[3]_i_2_n_0\,
      I4 => trunc_ln54_reg_4562_pp0_iter11_reg(1),
      O => \tmp_11_reg_5017_pp0_iter13_reg_reg[3]_srl2_i_1_n_0\
    );
\tmp_11_reg_5017_pp0_iter13_reg_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \tmp_11_reg_5017_pp0_iter13_reg_reg[4]_srl2_i_1_n_0\,
      Q => \tmp_11_reg_5017_pp0_iter13_reg_reg[4]_srl2_n_0\
    );
\tmp_11_reg_5017_pp0_iter13_reg_reg[4]_srl2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \tmp_23_reg_5032[4]_i_3_n_0\,
      I1 => \tmp_23_reg_5032[4]_i_4_n_0\,
      I2 => trunc_ln54_reg_4562_pp0_iter11_reg(0),
      I3 => \tmp_23_reg_5032[4]_i_2_n_0\,
      I4 => trunc_ln54_reg_4562_pp0_iter11_reg(1),
      O => \tmp_11_reg_5017_pp0_iter13_reg_reg[4]_srl2_i_1_n_0\
    );
\tmp_11_reg_5017_pp0_iter13_reg_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \tmp_11_reg_5017_pp0_iter13_reg_reg[5]_srl2_i_1_n_0\,
      Q => \tmp_11_reg_5017_pp0_iter13_reg_reg[5]_srl2_n_0\
    );
\tmp_11_reg_5017_pp0_iter13_reg_reg[5]_srl2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \tmp_23_reg_5032[5]_i_3_n_0\,
      I1 => \tmp_23_reg_5032[5]_i_4_n_0\,
      I2 => trunc_ln54_reg_4562_pp0_iter11_reg(0),
      I3 => \tmp_23_reg_5032[5]_i_2_n_0\,
      I4 => trunc_ln54_reg_4562_pp0_iter11_reg(1),
      O => \tmp_11_reg_5017_pp0_iter13_reg_reg[5]_srl2_i_1_n_0\
    );
\tmp_11_reg_5017_pp0_iter13_reg_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \tmp_11_reg_5017_pp0_iter13_reg_reg[6]_srl2_i_1_n_0\,
      Q => \tmp_11_reg_5017_pp0_iter13_reg_reg[6]_srl2_n_0\
    );
\tmp_11_reg_5017_pp0_iter13_reg_reg[6]_srl2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \tmp_23_reg_5032[6]_i_3_n_0\,
      I1 => \tmp_23_reg_5032[6]_i_4_n_0\,
      I2 => trunc_ln54_reg_4562_pp0_iter11_reg(0),
      I3 => \tmp_23_reg_5032[6]_i_2_n_0\,
      I4 => trunc_ln54_reg_4562_pp0_iter11_reg(1),
      O => \tmp_11_reg_5017_pp0_iter13_reg_reg[6]_srl2_i_1_n_0\
    );
\tmp_11_reg_5017_pp0_iter13_reg_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \tmp_11_reg_5017_pp0_iter13_reg_reg[7]_srl2_i_1_n_0\,
      Q => \tmp_11_reg_5017_pp0_iter13_reg_reg[7]_srl2_n_0\
    );
\tmp_11_reg_5017_pp0_iter13_reg_reg[7]_srl2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \tmp_23_reg_5032[7]_i_3_n_0\,
      I1 => \tmp_23_reg_5032[7]_i_4_n_0\,
      I2 => trunc_ln54_reg_4562_pp0_iter11_reg(0),
      I3 => \tmp_23_reg_5032[7]_i_2_n_0\,
      I4 => trunc_ln54_reg_4562_pp0_iter11_reg(1),
      O => \tmp_11_reg_5017_pp0_iter13_reg_reg[7]_srl2_i_1_n_0\
    );
\tmp_11_reg_5017_pp0_iter14_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_11_reg_5017_pp0_iter13_reg_reg[0]_srl2_n_0\,
      Q => tmp_11_reg_5017_pp0_iter14_reg(0),
      R => '0'
    );
\tmp_11_reg_5017_pp0_iter14_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_11_reg_5017_pp0_iter13_reg_reg[1]_srl2_n_0\,
      Q => tmp_11_reg_5017_pp0_iter14_reg(1),
      R => '0'
    );
\tmp_11_reg_5017_pp0_iter14_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_11_reg_5017_pp0_iter13_reg_reg[2]_srl2_n_0\,
      Q => tmp_11_reg_5017_pp0_iter14_reg(2),
      R => '0'
    );
\tmp_11_reg_5017_pp0_iter14_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_11_reg_5017_pp0_iter13_reg_reg[3]_srl2_n_0\,
      Q => tmp_11_reg_5017_pp0_iter14_reg(3),
      R => '0'
    );
\tmp_11_reg_5017_pp0_iter14_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_11_reg_5017_pp0_iter13_reg_reg[4]_srl2_n_0\,
      Q => tmp_11_reg_5017_pp0_iter14_reg(4),
      R => '0'
    );
\tmp_11_reg_5017_pp0_iter14_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_11_reg_5017_pp0_iter13_reg_reg[5]_srl2_n_0\,
      Q => tmp_11_reg_5017_pp0_iter14_reg(5),
      R => '0'
    );
\tmp_11_reg_5017_pp0_iter14_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_11_reg_5017_pp0_iter13_reg_reg[6]_srl2_n_0\,
      Q => tmp_11_reg_5017_pp0_iter14_reg(6),
      R => '0'
    );
\tmp_11_reg_5017_pp0_iter14_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_11_reg_5017_pp0_iter13_reg_reg[7]_srl2_n_0\,
      Q => tmp_11_reg_5017_pp0_iter14_reg(7),
      R => '0'
    );
\tmp_19_reg_5027[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => din2(0),
      I1 => din1(0),
      I2 => trunc_ln54_reg_4562_pp0_iter11_reg(0),
      I3 => din0(0),
      I4 => trunc_ln54_reg_4562_pp0_iter11_reg(1),
      O => \tmp_19_reg_5027[0]_i_1_n_0\
    );
\tmp_19_reg_5027[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => din2(1),
      I1 => din1(1),
      I2 => trunc_ln54_reg_4562_pp0_iter11_reg(0),
      I3 => din0(1),
      I4 => trunc_ln54_reg_4562_pp0_iter11_reg(1),
      O => \tmp_19_reg_5027[1]_i_1_n_0\
    );
\tmp_19_reg_5027[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => din2(2),
      I1 => din1(2),
      I2 => trunc_ln54_reg_4562_pp0_iter11_reg(0),
      I3 => din0(2),
      I4 => trunc_ln54_reg_4562_pp0_iter11_reg(1),
      O => \tmp_19_reg_5027[2]_i_1_n_0\
    );
\tmp_19_reg_5027[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => din2(3),
      I1 => din1(3),
      I2 => trunc_ln54_reg_4562_pp0_iter11_reg(0),
      I3 => din0(3),
      I4 => trunc_ln54_reg_4562_pp0_iter11_reg(1),
      O => \tmp_19_reg_5027[3]_i_1_n_0\
    );
\tmp_19_reg_5027[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => din2(4),
      I1 => din1(4),
      I2 => trunc_ln54_reg_4562_pp0_iter11_reg(0),
      I3 => din0(4),
      I4 => trunc_ln54_reg_4562_pp0_iter11_reg(1),
      O => \tmp_19_reg_5027[4]_i_1_n_0\
    );
\tmp_19_reg_5027[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => din2(5),
      I1 => din1(5),
      I2 => trunc_ln54_reg_4562_pp0_iter11_reg(0),
      I3 => din0(5),
      I4 => trunc_ln54_reg_4562_pp0_iter11_reg(1),
      O => \tmp_19_reg_5027[5]_i_1_n_0\
    );
\tmp_19_reg_5027[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => din2(6),
      I1 => din1(6),
      I2 => trunc_ln54_reg_4562_pp0_iter11_reg(0),
      I3 => din0(6),
      I4 => trunc_ln54_reg_4562_pp0_iter11_reg(1),
      O => \tmp_19_reg_5027[6]_i_1_n_0\
    );
\tmp_19_reg_5027[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => din2(7),
      I1 => din1(7),
      I2 => trunc_ln54_reg_4562_pp0_iter11_reg(0),
      I3 => din0(7),
      I4 => trunc_ln54_reg_4562_pp0_iter11_reg(1),
      O => \tmp_19_reg_5027[7]_i_1_n_0\
    );
\tmp_19_reg_5027_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_19_reg_5027[0]_i_1_n_0\,
      Q => tmp_19_reg_5027(0),
      R => '0'
    );
\tmp_19_reg_5027_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_19_reg_5027[1]_i_1_n_0\,
      Q => tmp_19_reg_5027(1),
      R => '0'
    );
\tmp_19_reg_5027_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_19_reg_5027[2]_i_1_n_0\,
      Q => tmp_19_reg_5027(2),
      R => '0'
    );
\tmp_19_reg_5027_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_19_reg_5027[3]_i_1_n_0\,
      Q => tmp_19_reg_5027(3),
      R => '0'
    );
\tmp_19_reg_5027_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_19_reg_5027[4]_i_1_n_0\,
      Q => tmp_19_reg_5027(4),
      R => '0'
    );
\tmp_19_reg_5027_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_19_reg_5027[5]_i_1_n_0\,
      Q => tmp_19_reg_5027(5),
      R => '0'
    );
\tmp_19_reg_5027_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_19_reg_5027[6]_i_1_n_0\,
      Q => tmp_19_reg_5027(6),
      R => '0'
    );
\tmp_19_reg_5027_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_19_reg_5027[7]_i_1_n_0\,
      Q => tmp_19_reg_5027(7),
      R => '0'
    );
\tmp_23_reg_5032[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \tmp_23_reg_5032[0]_i_2_n_0\,
      I1 => \tmp_23_reg_5032[0]_i_3_n_0\,
      I2 => trunc_ln54_reg_4562_pp0_iter11_reg(0),
      I3 => \tmp_23_reg_5032[0]_i_4_n_0\,
      I4 => trunc_ln54_reg_4562_pp0_iter11_reg(1),
      O => \tmp_23_reg_5032[0]_i_1_n_0\
    );
\tmp_23_reg_5032[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_4(0),
      I1 => m_reg_reg_5(0),
      I2 => trunc_ln55_reg_4594_pp0_iter11_reg(0),
      I3 => m_reg_reg_6(0),
      I4 => trunc_ln55_reg_4594_pp0_iter11_reg(1),
      O => \tmp_23_reg_5032[0]_i_2_n_0\
    );
\tmp_23_reg_5032[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => DOADO(0),
      I1 => m_reg_reg(0),
      I2 => trunc_ln55_reg_4594_pp0_iter11_reg(0),
      I3 => m_reg_reg_0(0),
      I4 => trunc_ln55_reg_4594_pp0_iter11_reg(1),
      O => \tmp_23_reg_5032[0]_i_3_n_0\
    );
\tmp_23_reg_5032[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_1(0),
      I1 => m_reg_reg_2(0),
      I2 => trunc_ln55_reg_4594_pp0_iter11_reg(0),
      I3 => m_reg_reg_3(0),
      I4 => trunc_ln55_reg_4594_pp0_iter11_reg(1),
      O => \tmp_23_reg_5032[0]_i_4_n_0\
    );
\tmp_23_reg_5032[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \tmp_23_reg_5032[1]_i_2_n_0\,
      I1 => \tmp_23_reg_5032[1]_i_3_n_0\,
      I2 => trunc_ln54_reg_4562_pp0_iter11_reg(0),
      I3 => \tmp_23_reg_5032[1]_i_4_n_0\,
      I4 => trunc_ln54_reg_4562_pp0_iter11_reg(1),
      O => \tmp_23_reg_5032[1]_i_1_n_0\
    );
\tmp_23_reg_5032[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_4(1),
      I1 => m_reg_reg_5(1),
      I2 => trunc_ln55_reg_4594_pp0_iter11_reg(0),
      I3 => m_reg_reg_6(1),
      I4 => trunc_ln55_reg_4594_pp0_iter11_reg(1),
      O => \tmp_23_reg_5032[1]_i_2_n_0\
    );
\tmp_23_reg_5032[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => DOADO(1),
      I1 => m_reg_reg(1),
      I2 => trunc_ln55_reg_4594_pp0_iter11_reg(0),
      I3 => m_reg_reg_0(1),
      I4 => trunc_ln55_reg_4594_pp0_iter11_reg(1),
      O => \tmp_23_reg_5032[1]_i_3_n_0\
    );
\tmp_23_reg_5032[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_1(1),
      I1 => m_reg_reg_2(1),
      I2 => trunc_ln55_reg_4594_pp0_iter11_reg(0),
      I3 => m_reg_reg_3(1),
      I4 => trunc_ln55_reg_4594_pp0_iter11_reg(1),
      O => \tmp_23_reg_5032[1]_i_4_n_0\
    );
\tmp_23_reg_5032[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \tmp_23_reg_5032[2]_i_2_n_0\,
      I1 => \tmp_23_reg_5032[2]_i_3_n_0\,
      I2 => trunc_ln54_reg_4562_pp0_iter11_reg(0),
      I3 => \tmp_23_reg_5032[2]_i_4_n_0\,
      I4 => trunc_ln54_reg_4562_pp0_iter11_reg(1),
      O => \tmp_23_reg_5032[2]_i_1_n_0\
    );
\tmp_23_reg_5032[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_4(2),
      I1 => m_reg_reg_5(2),
      I2 => trunc_ln55_reg_4594_pp0_iter11_reg(0),
      I3 => m_reg_reg_6(2),
      I4 => trunc_ln55_reg_4594_pp0_iter11_reg(1),
      O => \tmp_23_reg_5032[2]_i_2_n_0\
    );
\tmp_23_reg_5032[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => DOADO(2),
      I1 => m_reg_reg(2),
      I2 => trunc_ln55_reg_4594_pp0_iter11_reg(0),
      I3 => m_reg_reg_0(2),
      I4 => trunc_ln55_reg_4594_pp0_iter11_reg(1),
      O => \tmp_23_reg_5032[2]_i_3_n_0\
    );
\tmp_23_reg_5032[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_1(2),
      I1 => m_reg_reg_2(2),
      I2 => trunc_ln55_reg_4594_pp0_iter11_reg(0),
      I3 => m_reg_reg_3(2),
      I4 => trunc_ln55_reg_4594_pp0_iter11_reg(1),
      O => \tmp_23_reg_5032[2]_i_4_n_0\
    );
\tmp_23_reg_5032[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \tmp_23_reg_5032[3]_i_2_n_0\,
      I1 => \tmp_23_reg_5032[3]_i_3_n_0\,
      I2 => trunc_ln54_reg_4562_pp0_iter11_reg(0),
      I3 => \tmp_23_reg_5032[3]_i_4_n_0\,
      I4 => trunc_ln54_reg_4562_pp0_iter11_reg(1),
      O => \tmp_23_reg_5032[3]_i_1_n_0\
    );
\tmp_23_reg_5032[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_4(3),
      I1 => m_reg_reg_5(3),
      I2 => trunc_ln55_reg_4594_pp0_iter11_reg(0),
      I3 => m_reg_reg_6(3),
      I4 => trunc_ln55_reg_4594_pp0_iter11_reg(1),
      O => \tmp_23_reg_5032[3]_i_2_n_0\
    );
\tmp_23_reg_5032[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => DOADO(3),
      I1 => m_reg_reg(3),
      I2 => trunc_ln55_reg_4594_pp0_iter11_reg(0),
      I3 => m_reg_reg_0(3),
      I4 => trunc_ln55_reg_4594_pp0_iter11_reg(1),
      O => \tmp_23_reg_5032[3]_i_3_n_0\
    );
\tmp_23_reg_5032[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_1(3),
      I1 => m_reg_reg_2(3),
      I2 => trunc_ln55_reg_4594_pp0_iter11_reg(0),
      I3 => m_reg_reg_3(3),
      I4 => trunc_ln55_reg_4594_pp0_iter11_reg(1),
      O => \tmp_23_reg_5032[3]_i_4_n_0\
    );
\tmp_23_reg_5032[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \tmp_23_reg_5032[4]_i_2_n_0\,
      I1 => \tmp_23_reg_5032[4]_i_3_n_0\,
      I2 => trunc_ln54_reg_4562_pp0_iter11_reg(0),
      I3 => \tmp_23_reg_5032[4]_i_4_n_0\,
      I4 => trunc_ln54_reg_4562_pp0_iter11_reg(1),
      O => \tmp_23_reg_5032[4]_i_1_n_0\
    );
\tmp_23_reg_5032[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_4(4),
      I1 => m_reg_reg_5(4),
      I2 => trunc_ln55_reg_4594_pp0_iter11_reg(0),
      I3 => m_reg_reg_6(4),
      I4 => trunc_ln55_reg_4594_pp0_iter11_reg(1),
      O => \tmp_23_reg_5032[4]_i_2_n_0\
    );
\tmp_23_reg_5032[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => DOADO(4),
      I1 => m_reg_reg(4),
      I2 => trunc_ln55_reg_4594_pp0_iter11_reg(0),
      I3 => m_reg_reg_0(4),
      I4 => trunc_ln55_reg_4594_pp0_iter11_reg(1),
      O => \tmp_23_reg_5032[4]_i_3_n_0\
    );
\tmp_23_reg_5032[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_1(4),
      I1 => m_reg_reg_2(4),
      I2 => trunc_ln55_reg_4594_pp0_iter11_reg(0),
      I3 => m_reg_reg_3(4),
      I4 => trunc_ln55_reg_4594_pp0_iter11_reg(1),
      O => \tmp_23_reg_5032[4]_i_4_n_0\
    );
\tmp_23_reg_5032[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \tmp_23_reg_5032[5]_i_2_n_0\,
      I1 => \tmp_23_reg_5032[5]_i_3_n_0\,
      I2 => trunc_ln54_reg_4562_pp0_iter11_reg(0),
      I3 => \tmp_23_reg_5032[5]_i_4_n_0\,
      I4 => trunc_ln54_reg_4562_pp0_iter11_reg(1),
      O => \tmp_23_reg_5032[5]_i_1_n_0\
    );
\tmp_23_reg_5032[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_4(5),
      I1 => m_reg_reg_5(5),
      I2 => trunc_ln55_reg_4594_pp0_iter11_reg(0),
      I3 => m_reg_reg_6(5),
      I4 => trunc_ln55_reg_4594_pp0_iter11_reg(1),
      O => \tmp_23_reg_5032[5]_i_2_n_0\
    );
\tmp_23_reg_5032[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => DOADO(5),
      I1 => m_reg_reg(5),
      I2 => trunc_ln55_reg_4594_pp0_iter11_reg(0),
      I3 => m_reg_reg_0(5),
      I4 => trunc_ln55_reg_4594_pp0_iter11_reg(1),
      O => \tmp_23_reg_5032[5]_i_3_n_0\
    );
\tmp_23_reg_5032[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_1(5),
      I1 => m_reg_reg_2(5),
      I2 => trunc_ln55_reg_4594_pp0_iter11_reg(0),
      I3 => m_reg_reg_3(5),
      I4 => trunc_ln55_reg_4594_pp0_iter11_reg(1),
      O => \tmp_23_reg_5032[5]_i_4_n_0\
    );
\tmp_23_reg_5032[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \tmp_23_reg_5032[6]_i_2_n_0\,
      I1 => \tmp_23_reg_5032[6]_i_3_n_0\,
      I2 => trunc_ln54_reg_4562_pp0_iter11_reg(0),
      I3 => \tmp_23_reg_5032[6]_i_4_n_0\,
      I4 => trunc_ln54_reg_4562_pp0_iter11_reg(1),
      O => \tmp_23_reg_5032[6]_i_1_n_0\
    );
\tmp_23_reg_5032[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_4(6),
      I1 => m_reg_reg_5(6),
      I2 => trunc_ln55_reg_4594_pp0_iter11_reg(0),
      I3 => m_reg_reg_6(6),
      I4 => trunc_ln55_reg_4594_pp0_iter11_reg(1),
      O => \tmp_23_reg_5032[6]_i_2_n_0\
    );
\tmp_23_reg_5032[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => DOADO(6),
      I1 => m_reg_reg(6),
      I2 => trunc_ln55_reg_4594_pp0_iter11_reg(0),
      I3 => m_reg_reg_0(6),
      I4 => trunc_ln55_reg_4594_pp0_iter11_reg(1),
      O => \tmp_23_reg_5032[6]_i_3_n_0\
    );
\tmp_23_reg_5032[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_1(6),
      I1 => m_reg_reg_2(6),
      I2 => trunc_ln55_reg_4594_pp0_iter11_reg(0),
      I3 => m_reg_reg_3(6),
      I4 => trunc_ln55_reg_4594_pp0_iter11_reg(1),
      O => \tmp_23_reg_5032[6]_i_4_n_0\
    );
\tmp_23_reg_5032[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \tmp_23_reg_5032[7]_i_2_n_0\,
      I1 => \tmp_23_reg_5032[7]_i_3_n_0\,
      I2 => trunc_ln54_reg_4562_pp0_iter11_reg(0),
      I3 => \tmp_23_reg_5032[7]_i_4_n_0\,
      I4 => trunc_ln54_reg_4562_pp0_iter11_reg(1),
      O => \tmp_23_reg_5032[7]_i_1_n_0\
    );
\tmp_23_reg_5032[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_4(7),
      I1 => m_reg_reg_5(7),
      I2 => trunc_ln55_reg_4594_pp0_iter11_reg(0),
      I3 => m_reg_reg_6(7),
      I4 => trunc_ln55_reg_4594_pp0_iter11_reg(1),
      O => \tmp_23_reg_5032[7]_i_2_n_0\
    );
\tmp_23_reg_5032[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => DOADO(7),
      I1 => m_reg_reg(7),
      I2 => trunc_ln55_reg_4594_pp0_iter11_reg(0),
      I3 => m_reg_reg_0(7),
      I4 => trunc_ln55_reg_4594_pp0_iter11_reg(1),
      O => \tmp_23_reg_5032[7]_i_3_n_0\
    );
\tmp_23_reg_5032[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => m_reg_reg_1(7),
      I1 => m_reg_reg_2(7),
      I2 => trunc_ln55_reg_4594_pp0_iter11_reg(0),
      I3 => m_reg_reg_3(7),
      I4 => trunc_ln55_reg_4594_pp0_iter11_reg(1),
      O => \tmp_23_reg_5032[7]_i_4_n_0\
    );
\tmp_23_reg_5032_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_23_reg_5032[0]_i_1_n_0\,
      Q => tmp_23_reg_5032(0),
      R => '0'
    );
\tmp_23_reg_5032_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_23_reg_5032[1]_i_1_n_0\,
      Q => tmp_23_reg_5032(1),
      R => '0'
    );
\tmp_23_reg_5032_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_23_reg_5032[2]_i_1_n_0\,
      Q => tmp_23_reg_5032(2),
      R => '0'
    );
\tmp_23_reg_5032_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_23_reg_5032[3]_i_1_n_0\,
      Q => tmp_23_reg_5032(3),
      R => '0'
    );
\tmp_23_reg_5032_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_23_reg_5032[4]_i_1_n_0\,
      Q => tmp_23_reg_5032(4),
      R => '0'
    );
\tmp_23_reg_5032_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_23_reg_5032[5]_i_1_n_0\,
      Q => tmp_23_reg_5032(5),
      R => '0'
    );
\tmp_23_reg_5032_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_23_reg_5032[6]_i_1_n_0\,
      Q => tmp_23_reg_5032(6),
      R => '0'
    );
\tmp_23_reg_5032_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_23_reg_5032[7]_i_1_n_0\,
      Q => tmp_23_reg_5032(7),
      R => '0'
    );
\tmp_31_reg_5042_pp0_iter13_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \tmp_31_reg_5042_pp0_iter13_reg_reg[0]_srl2_i_1_n_0\,
      Q => \tmp_31_reg_5042_pp0_iter13_reg_reg[0]_srl2_n_0\
    );
\tmp_31_reg_5042_pp0_iter13_reg_reg[0]_srl2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => din0(0),
      I1 => din2(0),
      I2 => trunc_ln54_reg_4562_pp0_iter11_reg(0),
      I3 => din1(0),
      I4 => trunc_ln54_reg_4562_pp0_iter11_reg(1),
      O => \tmp_31_reg_5042_pp0_iter13_reg_reg[0]_srl2_i_1_n_0\
    );
\tmp_31_reg_5042_pp0_iter13_reg_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \tmp_31_reg_5042_pp0_iter13_reg_reg[1]_srl2_i_1_n_0\,
      Q => \tmp_31_reg_5042_pp0_iter13_reg_reg[1]_srl2_n_0\
    );
\tmp_31_reg_5042_pp0_iter13_reg_reg[1]_srl2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => din0(1),
      I1 => din2(1),
      I2 => trunc_ln54_reg_4562_pp0_iter11_reg(0),
      I3 => din1(1),
      I4 => trunc_ln54_reg_4562_pp0_iter11_reg(1),
      O => \tmp_31_reg_5042_pp0_iter13_reg_reg[1]_srl2_i_1_n_0\
    );
\tmp_31_reg_5042_pp0_iter13_reg_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \tmp_31_reg_5042_pp0_iter13_reg_reg[2]_srl2_i_1_n_0\,
      Q => \tmp_31_reg_5042_pp0_iter13_reg_reg[2]_srl2_n_0\
    );
\tmp_31_reg_5042_pp0_iter13_reg_reg[2]_srl2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => din0(2),
      I1 => din2(2),
      I2 => trunc_ln54_reg_4562_pp0_iter11_reg(0),
      I3 => din1(2),
      I4 => trunc_ln54_reg_4562_pp0_iter11_reg(1),
      O => \tmp_31_reg_5042_pp0_iter13_reg_reg[2]_srl2_i_1_n_0\
    );
\tmp_31_reg_5042_pp0_iter13_reg_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \tmp_31_reg_5042_pp0_iter13_reg_reg[3]_srl2_i_1_n_0\,
      Q => \tmp_31_reg_5042_pp0_iter13_reg_reg[3]_srl2_n_0\
    );
\tmp_31_reg_5042_pp0_iter13_reg_reg[3]_srl2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => din0(3),
      I1 => din2(3),
      I2 => trunc_ln54_reg_4562_pp0_iter11_reg(0),
      I3 => din1(3),
      I4 => trunc_ln54_reg_4562_pp0_iter11_reg(1),
      O => \tmp_31_reg_5042_pp0_iter13_reg_reg[3]_srl2_i_1_n_0\
    );
\tmp_31_reg_5042_pp0_iter13_reg_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \tmp_31_reg_5042_pp0_iter13_reg_reg[4]_srl2_i_1_n_0\,
      Q => \tmp_31_reg_5042_pp0_iter13_reg_reg[4]_srl2_n_0\
    );
\tmp_31_reg_5042_pp0_iter13_reg_reg[4]_srl2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => din0(4),
      I1 => din2(4),
      I2 => trunc_ln54_reg_4562_pp0_iter11_reg(0),
      I3 => din1(4),
      I4 => trunc_ln54_reg_4562_pp0_iter11_reg(1),
      O => \tmp_31_reg_5042_pp0_iter13_reg_reg[4]_srl2_i_1_n_0\
    );
\tmp_31_reg_5042_pp0_iter13_reg_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \tmp_31_reg_5042_pp0_iter13_reg_reg[5]_srl2_i_1_n_0\,
      Q => \tmp_31_reg_5042_pp0_iter13_reg_reg[5]_srl2_n_0\
    );
\tmp_31_reg_5042_pp0_iter13_reg_reg[5]_srl2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => din0(5),
      I1 => din2(5),
      I2 => trunc_ln54_reg_4562_pp0_iter11_reg(0),
      I3 => din1(5),
      I4 => trunc_ln54_reg_4562_pp0_iter11_reg(1),
      O => \tmp_31_reg_5042_pp0_iter13_reg_reg[5]_srl2_i_1_n_0\
    );
\tmp_31_reg_5042_pp0_iter13_reg_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \tmp_31_reg_5042_pp0_iter13_reg_reg[6]_srl2_i_1_n_0\,
      Q => \tmp_31_reg_5042_pp0_iter13_reg_reg[6]_srl2_n_0\
    );
\tmp_31_reg_5042_pp0_iter13_reg_reg[6]_srl2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => din0(6),
      I1 => din2(6),
      I2 => trunc_ln54_reg_4562_pp0_iter11_reg(0),
      I3 => din1(6),
      I4 => trunc_ln54_reg_4562_pp0_iter11_reg(1),
      O => \tmp_31_reg_5042_pp0_iter13_reg_reg[6]_srl2_i_1_n_0\
    );
\tmp_31_reg_5042_pp0_iter13_reg_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \tmp_31_reg_5042_pp0_iter13_reg_reg[7]_srl2_i_1_n_0\,
      Q => \tmp_31_reg_5042_pp0_iter13_reg_reg[7]_srl2_n_0\
    );
\tmp_31_reg_5042_pp0_iter13_reg_reg[7]_srl2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => din0(7),
      I1 => din2(7),
      I2 => trunc_ln54_reg_4562_pp0_iter11_reg(0),
      I3 => din1(7),
      I4 => trunc_ln54_reg_4562_pp0_iter11_reg(1),
      O => \tmp_31_reg_5042_pp0_iter13_reg_reg[7]_srl2_i_1_n_0\
    );
\tmp_31_reg_5042_pp0_iter14_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_31_reg_5042_pp0_iter13_reg_reg[0]_srl2_n_0\,
      Q => tmp_31_reg_5042_pp0_iter14_reg(0),
      R => '0'
    );
\tmp_31_reg_5042_pp0_iter14_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_31_reg_5042_pp0_iter13_reg_reg[1]_srl2_n_0\,
      Q => tmp_31_reg_5042_pp0_iter14_reg(1),
      R => '0'
    );
\tmp_31_reg_5042_pp0_iter14_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_31_reg_5042_pp0_iter13_reg_reg[2]_srl2_n_0\,
      Q => tmp_31_reg_5042_pp0_iter14_reg(2),
      R => '0'
    );
\tmp_31_reg_5042_pp0_iter14_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_31_reg_5042_pp0_iter13_reg_reg[3]_srl2_n_0\,
      Q => tmp_31_reg_5042_pp0_iter14_reg(3),
      R => '0'
    );
\tmp_31_reg_5042_pp0_iter14_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_31_reg_5042_pp0_iter13_reg_reg[4]_srl2_n_0\,
      Q => tmp_31_reg_5042_pp0_iter14_reg(4),
      R => '0'
    );
\tmp_31_reg_5042_pp0_iter14_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_31_reg_5042_pp0_iter13_reg_reg[5]_srl2_n_0\,
      Q => tmp_31_reg_5042_pp0_iter14_reg(5),
      R => '0'
    );
\tmp_31_reg_5042_pp0_iter14_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_31_reg_5042_pp0_iter13_reg_reg[6]_srl2_n_0\,
      Q => tmp_31_reg_5042_pp0_iter14_reg(6),
      R => '0'
    );
\tmp_31_reg_5042_pp0_iter14_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_31_reg_5042_pp0_iter13_reg_reg[7]_srl2_n_0\,
      Q => tmp_31_reg_5042_pp0_iter14_reg(7),
      R => '0'
    );
\tmp_35_reg_5047_pp0_iter13_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \tmp_35_reg_5047_pp0_iter13_reg_reg[0]_srl2_i_1_n_0\,
      Q => \tmp_35_reg_5047_pp0_iter13_reg_reg[0]_srl2_n_0\
    );
\tmp_35_reg_5047_pp0_iter13_reg_reg[0]_srl2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \tmp_23_reg_5032[0]_i_4_n_0\,
      I1 => \tmp_23_reg_5032[0]_i_2_n_0\,
      I2 => trunc_ln54_reg_4562_pp0_iter11_reg(0),
      I3 => \tmp_23_reg_5032[0]_i_3_n_0\,
      I4 => trunc_ln54_reg_4562_pp0_iter11_reg(1),
      O => \tmp_35_reg_5047_pp0_iter13_reg_reg[0]_srl2_i_1_n_0\
    );
\tmp_35_reg_5047_pp0_iter13_reg_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \tmp_35_reg_5047_pp0_iter13_reg_reg[1]_srl2_i_1_n_0\,
      Q => \tmp_35_reg_5047_pp0_iter13_reg_reg[1]_srl2_n_0\
    );
\tmp_35_reg_5047_pp0_iter13_reg_reg[1]_srl2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \tmp_23_reg_5032[1]_i_4_n_0\,
      I1 => \tmp_23_reg_5032[1]_i_2_n_0\,
      I2 => trunc_ln54_reg_4562_pp0_iter11_reg(0),
      I3 => \tmp_23_reg_5032[1]_i_3_n_0\,
      I4 => trunc_ln54_reg_4562_pp0_iter11_reg(1),
      O => \tmp_35_reg_5047_pp0_iter13_reg_reg[1]_srl2_i_1_n_0\
    );
\tmp_35_reg_5047_pp0_iter13_reg_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \tmp_35_reg_5047_pp0_iter13_reg_reg[2]_srl2_i_1_n_0\,
      Q => \tmp_35_reg_5047_pp0_iter13_reg_reg[2]_srl2_n_0\
    );
\tmp_35_reg_5047_pp0_iter13_reg_reg[2]_srl2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \tmp_23_reg_5032[2]_i_4_n_0\,
      I1 => \tmp_23_reg_5032[2]_i_2_n_0\,
      I2 => trunc_ln54_reg_4562_pp0_iter11_reg(0),
      I3 => \tmp_23_reg_5032[2]_i_3_n_0\,
      I4 => trunc_ln54_reg_4562_pp0_iter11_reg(1),
      O => \tmp_35_reg_5047_pp0_iter13_reg_reg[2]_srl2_i_1_n_0\
    );
\tmp_35_reg_5047_pp0_iter13_reg_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \tmp_35_reg_5047_pp0_iter13_reg_reg[3]_srl2_i_1_n_0\,
      Q => \tmp_35_reg_5047_pp0_iter13_reg_reg[3]_srl2_n_0\
    );
\tmp_35_reg_5047_pp0_iter13_reg_reg[3]_srl2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \tmp_23_reg_5032[3]_i_4_n_0\,
      I1 => \tmp_23_reg_5032[3]_i_2_n_0\,
      I2 => trunc_ln54_reg_4562_pp0_iter11_reg(0),
      I3 => \tmp_23_reg_5032[3]_i_3_n_0\,
      I4 => trunc_ln54_reg_4562_pp0_iter11_reg(1),
      O => \tmp_35_reg_5047_pp0_iter13_reg_reg[3]_srl2_i_1_n_0\
    );
\tmp_35_reg_5047_pp0_iter13_reg_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \tmp_35_reg_5047_pp0_iter13_reg_reg[4]_srl2_i_1_n_0\,
      Q => \tmp_35_reg_5047_pp0_iter13_reg_reg[4]_srl2_n_0\
    );
\tmp_35_reg_5047_pp0_iter13_reg_reg[4]_srl2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \tmp_23_reg_5032[4]_i_4_n_0\,
      I1 => \tmp_23_reg_5032[4]_i_2_n_0\,
      I2 => trunc_ln54_reg_4562_pp0_iter11_reg(0),
      I3 => \tmp_23_reg_5032[4]_i_3_n_0\,
      I4 => trunc_ln54_reg_4562_pp0_iter11_reg(1),
      O => \tmp_35_reg_5047_pp0_iter13_reg_reg[4]_srl2_i_1_n_0\
    );
\tmp_35_reg_5047_pp0_iter13_reg_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \tmp_35_reg_5047_pp0_iter13_reg_reg[5]_srl2_i_1_n_0\,
      Q => \tmp_35_reg_5047_pp0_iter13_reg_reg[5]_srl2_n_0\
    );
\tmp_35_reg_5047_pp0_iter13_reg_reg[5]_srl2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \tmp_23_reg_5032[5]_i_4_n_0\,
      I1 => \tmp_23_reg_5032[5]_i_2_n_0\,
      I2 => trunc_ln54_reg_4562_pp0_iter11_reg(0),
      I3 => \tmp_23_reg_5032[5]_i_3_n_0\,
      I4 => trunc_ln54_reg_4562_pp0_iter11_reg(1),
      O => \tmp_35_reg_5047_pp0_iter13_reg_reg[5]_srl2_i_1_n_0\
    );
\tmp_35_reg_5047_pp0_iter13_reg_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \tmp_35_reg_5047_pp0_iter13_reg_reg[6]_srl2_i_1_n_0\,
      Q => \tmp_35_reg_5047_pp0_iter13_reg_reg[6]_srl2_n_0\
    );
\tmp_35_reg_5047_pp0_iter13_reg_reg[6]_srl2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \tmp_23_reg_5032[6]_i_4_n_0\,
      I1 => \tmp_23_reg_5032[6]_i_2_n_0\,
      I2 => trunc_ln54_reg_4562_pp0_iter11_reg(0),
      I3 => \tmp_23_reg_5032[6]_i_3_n_0\,
      I4 => trunc_ln54_reg_4562_pp0_iter11_reg(1),
      O => \tmp_35_reg_5047_pp0_iter13_reg_reg[6]_srl2_i_1_n_0\
    );
\tmp_35_reg_5047_pp0_iter13_reg_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \tmp_35_reg_5047_pp0_iter13_reg_reg[7]_srl2_i_1_n_0\,
      Q => \tmp_35_reg_5047_pp0_iter13_reg_reg[7]_srl2_n_0\
    );
\tmp_35_reg_5047_pp0_iter13_reg_reg[7]_srl2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \tmp_23_reg_5032[7]_i_4_n_0\,
      I1 => \tmp_23_reg_5032[7]_i_2_n_0\,
      I2 => trunc_ln54_reg_4562_pp0_iter11_reg(0),
      I3 => \tmp_23_reg_5032[7]_i_3_n_0\,
      I4 => trunc_ln54_reg_4562_pp0_iter11_reg(1),
      O => \tmp_35_reg_5047_pp0_iter13_reg_reg[7]_srl2_i_1_n_0\
    );
\tmp_35_reg_5047_pp0_iter14_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_35_reg_5047_pp0_iter13_reg_reg[0]_srl2_n_0\,
      Q => tmp_35_reg_5047_pp0_iter14_reg(0),
      R => '0'
    );
\tmp_35_reg_5047_pp0_iter14_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_35_reg_5047_pp0_iter13_reg_reg[1]_srl2_n_0\,
      Q => tmp_35_reg_5047_pp0_iter14_reg(1),
      R => '0'
    );
\tmp_35_reg_5047_pp0_iter14_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_35_reg_5047_pp0_iter13_reg_reg[2]_srl2_n_0\,
      Q => tmp_35_reg_5047_pp0_iter14_reg(2),
      R => '0'
    );
\tmp_35_reg_5047_pp0_iter14_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_35_reg_5047_pp0_iter13_reg_reg[3]_srl2_n_0\,
      Q => tmp_35_reg_5047_pp0_iter14_reg(3),
      R => '0'
    );
\tmp_35_reg_5047_pp0_iter14_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_35_reg_5047_pp0_iter13_reg_reg[4]_srl2_n_0\,
      Q => tmp_35_reg_5047_pp0_iter14_reg(4),
      R => '0'
    );
\tmp_35_reg_5047_pp0_iter14_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_35_reg_5047_pp0_iter13_reg_reg[5]_srl2_n_0\,
      Q => tmp_35_reg_5047_pp0_iter14_reg(5),
      R => '0'
    );
\tmp_35_reg_5047_pp0_iter14_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_35_reg_5047_pp0_iter13_reg_reg[6]_srl2_n_0\,
      Q => tmp_35_reg_5047_pp0_iter14_reg(6),
      R => '0'
    );
\tmp_35_reg_5047_pp0_iter14_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_35_reg_5047_pp0_iter13_reg_reg[7]_srl2_n_0\,
      Q => tmp_35_reg_5047_pp0_iter14_reg(7),
      R => '0'
    );
\tmp_44_reg_4527_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_5ns_7ns_11_1_1_U51_n_3,
      Q => tmp_44_reg_4527(0),
      R => '0'
    );
\tmp_44_reg_4527_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_5ns_7ns_11_1_1_U51_n_2,
      Q => tmp_44_reg_4527(1),
      R => '0'
    );
\tmp_44_reg_4527_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_5ns_7ns_11_1_1_U51_n_1,
      Q => tmp_44_reg_4527(2),
      R => '0'
    );
\tmp_44_reg_4527_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_5ns_7ns_11_1_1_U51_n_0,
      Q => tmp_44_reg_4527(3),
      R => '0'
    );
\tmp_45_reg_4517__3_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001555"
    )
        port map (
      I0 => \indvars_iv_next34_mid2_reg_4500_reg_n_0_[3]\,
      I1 => \indvars_iv_next34_mid2_reg_4500_reg_n_0_[2]\,
      I2 => \indvars_iv_next34_mid2_reg_4500_reg_n_0_[0]\,
      I3 => \indvars_iv_next34_mid2_reg_4500_reg_n_0_[1]\,
      I4 => \indvars_iv_next34_mid2_reg_4500_reg_n_0_[4]\,
      O => \tmp_45_reg_4517__3_i_2_n_0\
    );
\tmp_45_reg_4517_pp0_iter8_reg_reg[0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \tmp_45_reg_4517_reg__2__0_n_0\,
      Q => \tmp_45_reg_4517_pp0_iter8_reg_reg[0]_srl6_n_0\
    );
\tmp_45_reg_4517_pp0_iter8_reg_reg[1]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \tmp_45_reg_4517_reg__1__0_n_0\,
      Q => \tmp_45_reg_4517_pp0_iter8_reg_reg[1]_srl6_n_0\
    );
\tmp_45_reg_4517_pp0_iter8_reg_reg[2]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \tmp_45_reg_4517_reg__0__0_n_0\,
      Q => \tmp_45_reg_4517_pp0_iter8_reg_reg[2]_srl6_n_0\
    );
\tmp_45_reg_4517_pp0_iter8_reg_reg[3]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \tmp_45_reg_4517_reg__3_n_0\,
      Q => \tmp_45_reg_4517_pp0_iter8_reg_reg[3]_srl6_n_0\
    );
\tmp_45_reg_4517_pp0_iter9_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_45_reg_4517_pp0_iter8_reg_reg[0]_srl6_n_0\,
      Q => tmp_45_reg_4517_pp0_iter9_reg(0),
      R => '0'
    );
\tmp_45_reg_4517_pp0_iter9_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_45_reg_4517_pp0_iter8_reg_reg[1]_srl6_n_0\,
      Q => tmp_45_reg_4517_pp0_iter9_reg(1),
      R => '0'
    );
\tmp_45_reg_4517_pp0_iter9_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_45_reg_4517_pp0_iter8_reg_reg[2]_srl6_n_0\,
      Q => tmp_45_reg_4517_pp0_iter9_reg(2),
      R => '0'
    );
\tmp_45_reg_4517_pp0_iter9_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_45_reg_4517_pp0_iter8_reg_reg[3]_srl6_n_0\,
      Q => tmp_45_reg_4517_pp0_iter9_reg(3),
      R => '0'
    );
\tmp_45_reg_4517_reg__0__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_5ns_7ns_11_1_1_U48_n_1,
      Q => \tmp_45_reg_4517_reg__0__0_n_0\,
      R => '0'
    );
\tmp_45_reg_4517_reg__1__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_5ns_7ns_11_1_1_U48_n_2,
      Q => \tmp_45_reg_4517_reg__1__0_n_0\,
      R => '0'
    );
\tmp_45_reg_4517_reg__2__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_5ns_7ns_11_1_1_U48_n_3,
      Q => \tmp_45_reg_4517_reg__2__0_n_0\,
      R => '0'
    );
\tmp_45_reg_4517_reg__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_5ns_7ns_11_1_1_U48_n_0,
      Q => \tmp_45_reg_4517_reg__3_n_0\,
      R => '0'
    );
\tmp_46_reg_4532_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_5ns_7ns_11_1_1_U52_n_3,
      Q => tmp_46_reg_4532(0),
      R => '0'
    );
\tmp_46_reg_4532_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_5ns_7ns_11_1_1_U52_n_2,
      Q => tmp_46_reg_4532(1),
      R => '0'
    );
\tmp_46_reg_4532_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_5ns_7ns_11_1_1_U52_n_1,
      Q => tmp_46_reg_4532(2),
      R => '0'
    );
\tmp_46_reg_4532_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_5ns_7ns_11_1_1_U52_n_0,
      Q => tmp_46_reg_4532(3),
      R => '0'
    );
\tmp_47_reg_4589_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_5ns_7ns_11_1_1_U56_n_3,
      Q => tmp_47_reg_4589(0),
      R => '0'
    );
\tmp_47_reg_4589_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_5ns_7ns_11_1_1_U56_n_2,
      Q => tmp_47_reg_4589(1),
      R => '0'
    );
\tmp_47_reg_4589_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_5ns_7ns_11_1_1_U56_n_1,
      Q => tmp_47_reg_4589(2),
      R => '0'
    );
\tmp_47_reg_4589_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_5ns_7ns_11_1_1_U56_n_0,
      Q => tmp_47_reg_4589(3),
      R => '0'
    );
\tmp_51_reg_4522__3_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001555"
    )
        port map (
      I0 => add_ln61_reg_4512(3),
      I1 => add_ln61_reg_4512(2),
      I2 => add_ln61_reg_4512(0),
      I3 => add_ln61_reg_4512(1),
      I4 => add_ln61_reg_4512(4),
      O => \tmp_51_reg_4522__3_i_2_n_0\
    );
\tmp_51_reg_4522_pp0_iter10_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_51_reg_4522_pp0_iter9_reg_reg[0]_srl7_n_0\,
      Q => tmp_51_reg_4522_pp0_iter10_reg(0),
      R => '0'
    );
\tmp_51_reg_4522_pp0_iter10_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_51_reg_4522_pp0_iter9_reg_reg[1]_srl7_n_0\,
      Q => tmp_51_reg_4522_pp0_iter10_reg(1),
      R => '0'
    );
\tmp_51_reg_4522_pp0_iter10_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_51_reg_4522_pp0_iter9_reg_reg[2]_srl7_n_0\,
      Q => tmp_51_reg_4522_pp0_iter10_reg(2),
      R => '0'
    );
\tmp_51_reg_4522_pp0_iter10_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_51_reg_4522_pp0_iter9_reg_reg[3]_srl7_n_0\,
      Q => tmp_51_reg_4522_pp0_iter10_reg(3),
      R => '0'
    );
\tmp_51_reg_4522_pp0_iter9_reg_reg[0]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \tmp_51_reg_4522_reg__2__0_n_0\,
      Q => \tmp_51_reg_4522_pp0_iter9_reg_reg[0]_srl7_n_0\
    );
\tmp_51_reg_4522_pp0_iter9_reg_reg[1]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \tmp_51_reg_4522_reg__1__0_n_0\,
      Q => \tmp_51_reg_4522_pp0_iter9_reg_reg[1]_srl7_n_0\
    );
\tmp_51_reg_4522_pp0_iter9_reg_reg[2]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \tmp_51_reg_4522_reg__0__0_n_0\,
      Q => \tmp_51_reg_4522_pp0_iter9_reg_reg[2]_srl7_n_0\
    );
\tmp_51_reg_4522_pp0_iter9_reg_reg[3]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \tmp_51_reg_4522_reg__3_n_0\,
      Q => \tmp_51_reg_4522_pp0_iter9_reg_reg[3]_srl7_n_0\
    );
\tmp_51_reg_4522_reg__0__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_5ns_7ns_11_1_1_U50_n_1,
      Q => \tmp_51_reg_4522_reg__0__0_n_0\,
      R => '0'
    );
\tmp_51_reg_4522_reg__1__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_5ns_7ns_11_1_1_U50_n_2,
      Q => \tmp_51_reg_4522_reg__1__0_n_0\,
      R => '0'
    );
\tmp_51_reg_4522_reg__2__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_5ns_7ns_11_1_1_U50_n_3,
      Q => \tmp_51_reg_4522_reg__2__0_n_0\,
      R => '0'
    );
\tmp_51_reg_4522_reg__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_5ns_7ns_11_1_1_U50_n_0,
      Q => \tmp_51_reg_4522_reg__3_n_0\,
      R => '0'
    );
\tmp_55_reg_4607_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_1_in__0\(0),
      Q => tmp_55_reg_4607(0),
      R => '0'
    );
\tmp_55_reg_4607_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_1_in__0\(1),
      Q => tmp_55_reg_4607(1),
      R => '0'
    );
\tmp_55_reg_4607_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_1_in__0\(2),
      Q => tmp_55_reg_4607(2),
      R => '0'
    );
\tmp_55_reg_4607_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_1_in__0\(3),
      Q => tmp_55_reg_4607(3),
      R => '0'
    );
\tmp_5_reg_5117[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_5_reg_5117_reg[7]_i_2_0\(0),
      I1 => \tmp_5_reg_5117_reg[7]_i_2_1\(0),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_5_reg_5117_reg[7]_i_2_2\(0),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_5_reg_5117_reg[7]_i_2_3\(0),
      O => \tmp_5_reg_5117[0]_i_4_n_0\
    );
\tmp_5_reg_5117[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_5_reg_5117_reg[7]_i_2_4\(0),
      I1 => \tmp_5_reg_5117_reg[7]_i_2_5\(0),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_5_reg_5117_reg[7]_i_2_6\(0),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_5_reg_5117_reg[7]_i_2_7\(0),
      O => \tmp_5_reg_5117[0]_i_5_n_0\
    );
\tmp_5_reg_5117[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_5_reg_5117_reg[7]_i_3_0\(0),
      I1 => \tmp_5_reg_5117_reg[7]_i_3_1\(0),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_5_reg_5117_reg[7]_i_3_2\(0),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_5_reg_5117_reg[7]_i_3_3\(0),
      O => \tmp_5_reg_5117[0]_i_6_n_0\
    );
\tmp_5_reg_5117[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_5_reg_5117_reg[7]_i_3_4\(0),
      I1 => \tmp_5_reg_5117_reg[7]_i_3_5\(0),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_5_reg_5117_reg[7]_i_3_6\(0),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_5_reg_5117_reg[7]_i_3_7\(0),
      O => \tmp_5_reg_5117[0]_i_7_n_0\
    );
\tmp_5_reg_5117[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_5_reg_5117_reg[7]_i_2_0\(1),
      I1 => \tmp_5_reg_5117_reg[7]_i_2_1\(1),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_5_reg_5117_reg[7]_i_2_2\(1),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_5_reg_5117_reg[7]_i_2_3\(1),
      O => \tmp_5_reg_5117[1]_i_4_n_0\
    );
\tmp_5_reg_5117[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_5_reg_5117_reg[7]_i_2_4\(1),
      I1 => \tmp_5_reg_5117_reg[7]_i_2_5\(1),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_5_reg_5117_reg[7]_i_2_6\(1),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_5_reg_5117_reg[7]_i_2_7\(1),
      O => \tmp_5_reg_5117[1]_i_5_n_0\
    );
\tmp_5_reg_5117[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_5_reg_5117_reg[7]_i_3_0\(1),
      I1 => \tmp_5_reg_5117_reg[7]_i_3_1\(1),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_5_reg_5117_reg[7]_i_3_2\(1),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_5_reg_5117_reg[7]_i_3_3\(1),
      O => \tmp_5_reg_5117[1]_i_6_n_0\
    );
\tmp_5_reg_5117[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_5_reg_5117_reg[7]_i_3_4\(1),
      I1 => \tmp_5_reg_5117_reg[7]_i_3_5\(1),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_5_reg_5117_reg[7]_i_3_6\(1),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_5_reg_5117_reg[7]_i_3_7\(1),
      O => \tmp_5_reg_5117[1]_i_7_n_0\
    );
\tmp_5_reg_5117[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_5_reg_5117_reg[7]_i_2_0\(2),
      I1 => \tmp_5_reg_5117_reg[7]_i_2_1\(2),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_5_reg_5117_reg[7]_i_2_2\(2),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_5_reg_5117_reg[7]_i_2_3\(2),
      O => \tmp_5_reg_5117[2]_i_4_n_0\
    );
\tmp_5_reg_5117[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_5_reg_5117_reg[7]_i_2_4\(2),
      I1 => \tmp_5_reg_5117_reg[7]_i_2_5\(2),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_5_reg_5117_reg[7]_i_2_6\(2),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_5_reg_5117_reg[7]_i_2_7\(2),
      O => \tmp_5_reg_5117[2]_i_5_n_0\
    );
\tmp_5_reg_5117[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_5_reg_5117_reg[7]_i_3_0\(2),
      I1 => \tmp_5_reg_5117_reg[7]_i_3_1\(2),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_5_reg_5117_reg[7]_i_3_2\(2),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_5_reg_5117_reg[7]_i_3_3\(2),
      O => \tmp_5_reg_5117[2]_i_6_n_0\
    );
\tmp_5_reg_5117[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_5_reg_5117_reg[7]_i_3_4\(2),
      I1 => \tmp_5_reg_5117_reg[7]_i_3_5\(2),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_5_reg_5117_reg[7]_i_3_6\(2),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_5_reg_5117_reg[7]_i_3_7\(2),
      O => \tmp_5_reg_5117[2]_i_7_n_0\
    );
\tmp_5_reg_5117[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_5_reg_5117_reg[7]_i_2_0\(3),
      I1 => \tmp_5_reg_5117_reg[7]_i_2_1\(3),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_5_reg_5117_reg[7]_i_2_2\(3),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_5_reg_5117_reg[7]_i_2_3\(3),
      O => \tmp_5_reg_5117[3]_i_4_n_0\
    );
\tmp_5_reg_5117[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_5_reg_5117_reg[7]_i_2_4\(3),
      I1 => \tmp_5_reg_5117_reg[7]_i_2_5\(3),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_5_reg_5117_reg[7]_i_2_6\(3),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_5_reg_5117_reg[7]_i_2_7\(3),
      O => \tmp_5_reg_5117[3]_i_5_n_0\
    );
\tmp_5_reg_5117[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_5_reg_5117_reg[7]_i_3_0\(3),
      I1 => \tmp_5_reg_5117_reg[7]_i_3_1\(3),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_5_reg_5117_reg[7]_i_3_2\(3),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_5_reg_5117_reg[7]_i_3_3\(3),
      O => \tmp_5_reg_5117[3]_i_6_n_0\
    );
\tmp_5_reg_5117[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_5_reg_5117_reg[7]_i_3_4\(3),
      I1 => \tmp_5_reg_5117_reg[7]_i_3_5\(3),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_5_reg_5117_reg[7]_i_3_6\(3),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_5_reg_5117_reg[7]_i_3_7\(3),
      O => \tmp_5_reg_5117[3]_i_7_n_0\
    );
\tmp_5_reg_5117[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_5_reg_5117_reg[7]_i_2_0\(4),
      I1 => \tmp_5_reg_5117_reg[7]_i_2_1\(4),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_5_reg_5117_reg[7]_i_2_2\(4),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_5_reg_5117_reg[7]_i_2_3\(4),
      O => \tmp_5_reg_5117[4]_i_4_n_0\
    );
\tmp_5_reg_5117[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_5_reg_5117_reg[7]_i_2_4\(4),
      I1 => \tmp_5_reg_5117_reg[7]_i_2_5\(4),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_5_reg_5117_reg[7]_i_2_6\(4),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_5_reg_5117_reg[7]_i_2_7\(4),
      O => \tmp_5_reg_5117[4]_i_5_n_0\
    );
\tmp_5_reg_5117[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_5_reg_5117_reg[7]_i_3_0\(4),
      I1 => \tmp_5_reg_5117_reg[7]_i_3_1\(4),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_5_reg_5117_reg[7]_i_3_2\(4),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_5_reg_5117_reg[7]_i_3_3\(4),
      O => \tmp_5_reg_5117[4]_i_6_n_0\
    );
\tmp_5_reg_5117[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_5_reg_5117_reg[7]_i_3_4\(4),
      I1 => \tmp_5_reg_5117_reg[7]_i_3_5\(4),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_5_reg_5117_reg[7]_i_3_6\(4),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_5_reg_5117_reg[7]_i_3_7\(4),
      O => \tmp_5_reg_5117[4]_i_7_n_0\
    );
\tmp_5_reg_5117[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_5_reg_5117_reg[7]_i_2_0\(5),
      I1 => \tmp_5_reg_5117_reg[7]_i_2_1\(5),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_5_reg_5117_reg[7]_i_2_2\(5),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_5_reg_5117_reg[7]_i_2_3\(5),
      O => \tmp_5_reg_5117[5]_i_4_n_0\
    );
\tmp_5_reg_5117[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_5_reg_5117_reg[7]_i_2_4\(5),
      I1 => \tmp_5_reg_5117_reg[7]_i_2_5\(5),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_5_reg_5117_reg[7]_i_2_6\(5),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_5_reg_5117_reg[7]_i_2_7\(5),
      O => \tmp_5_reg_5117[5]_i_5_n_0\
    );
\tmp_5_reg_5117[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_5_reg_5117_reg[7]_i_3_0\(5),
      I1 => \tmp_5_reg_5117_reg[7]_i_3_1\(5),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_5_reg_5117_reg[7]_i_3_2\(5),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_5_reg_5117_reg[7]_i_3_3\(5),
      O => \tmp_5_reg_5117[5]_i_6_n_0\
    );
\tmp_5_reg_5117[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_5_reg_5117_reg[7]_i_3_4\(5),
      I1 => \tmp_5_reg_5117_reg[7]_i_3_5\(5),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_5_reg_5117_reg[7]_i_3_6\(5),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_5_reg_5117_reg[7]_i_3_7\(5),
      O => \tmp_5_reg_5117[5]_i_7_n_0\
    );
\tmp_5_reg_5117[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_5_reg_5117_reg[7]_i_2_0\(6),
      I1 => \tmp_5_reg_5117_reg[7]_i_2_1\(6),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_5_reg_5117_reg[7]_i_2_2\(6),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_5_reg_5117_reg[7]_i_2_3\(6),
      O => \tmp_5_reg_5117[6]_i_4_n_0\
    );
\tmp_5_reg_5117[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_5_reg_5117_reg[7]_i_2_4\(6),
      I1 => \tmp_5_reg_5117_reg[7]_i_2_5\(6),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_5_reg_5117_reg[7]_i_2_6\(6),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_5_reg_5117_reg[7]_i_2_7\(6),
      O => \tmp_5_reg_5117[6]_i_5_n_0\
    );
\tmp_5_reg_5117[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_5_reg_5117_reg[7]_i_3_0\(6),
      I1 => \tmp_5_reg_5117_reg[7]_i_3_1\(6),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_5_reg_5117_reg[7]_i_3_2\(6),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_5_reg_5117_reg[7]_i_3_3\(6),
      O => \tmp_5_reg_5117[6]_i_6_n_0\
    );
\tmp_5_reg_5117[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_5_reg_5117_reg[7]_i_3_4\(6),
      I1 => \tmp_5_reg_5117_reg[7]_i_3_5\(6),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_5_reg_5117_reg[7]_i_3_6\(6),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_5_reg_5117_reg[7]_i_3_7\(6),
      O => \tmp_5_reg_5117[6]_i_7_n_0\
    );
\tmp_5_reg_5117[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_5_reg_5117_reg[7]_i_2_0\(7),
      I1 => \tmp_5_reg_5117_reg[7]_i_2_1\(7),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_5_reg_5117_reg[7]_i_2_2\(7),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_5_reg_5117_reg[7]_i_2_3\(7),
      O => \tmp_5_reg_5117[7]_i_4_n_0\
    );
\tmp_5_reg_5117[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_5_reg_5117_reg[7]_i_2_4\(7),
      I1 => \tmp_5_reg_5117_reg[7]_i_2_5\(7),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_5_reg_5117_reg[7]_i_2_6\(7),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_5_reg_5117_reg[7]_i_2_7\(7),
      O => \tmp_5_reg_5117[7]_i_5_n_0\
    );
\tmp_5_reg_5117[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_5_reg_5117_reg[7]_i_3_0\(7),
      I1 => \tmp_5_reg_5117_reg[7]_i_3_1\(7),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_5_reg_5117_reg[7]_i_3_2\(7),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_5_reg_5117_reg[7]_i_3_3\(7),
      O => \tmp_5_reg_5117[7]_i_6_n_0\
    );
\tmp_5_reg_5117[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_5_reg_5117_reg[7]_i_3_4\(7),
      I1 => \tmp_5_reg_5117_reg[7]_i_3_5\(7),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_5_reg_5117_reg[7]_i_3_6\(7),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_5_reg_5117_reg[7]_i_3_7\(7),
      O => \tmp_5_reg_5117[7]_i_7_n_0\
    );
\tmp_5_reg_5117_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_5_reg_5117_reg[0]_i_1_n_0\,
      Q => tmp_5_reg_5117(0),
      R => '0'
    );
\tmp_5_reg_5117_reg[0]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_5_reg_5117_reg[0]_i_2_n_0\,
      I1 => \tmp_5_reg_5117_reg[0]_i_3_n_0\,
      O => \tmp_5_reg_5117_reg[0]_i_1_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(3)
    );
\tmp_5_reg_5117_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_5_reg_5117[0]_i_4_n_0\,
      I1 => \tmp_5_reg_5117[0]_i_5_n_0\,
      O => \tmp_5_reg_5117_reg[0]_i_2_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(2)
    );
\tmp_5_reg_5117_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_5_reg_5117[0]_i_6_n_0\,
      I1 => \tmp_5_reg_5117[0]_i_7_n_0\,
      O => \tmp_5_reg_5117_reg[0]_i_3_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(2)
    );
\tmp_5_reg_5117_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_5_reg_5117_reg[1]_i_1_n_0\,
      Q => tmp_5_reg_5117(1),
      R => '0'
    );
\tmp_5_reg_5117_reg[1]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_5_reg_5117_reg[1]_i_2_n_0\,
      I1 => \tmp_5_reg_5117_reg[1]_i_3_n_0\,
      O => \tmp_5_reg_5117_reg[1]_i_1_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(3)
    );
\tmp_5_reg_5117_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_5_reg_5117[1]_i_4_n_0\,
      I1 => \tmp_5_reg_5117[1]_i_5_n_0\,
      O => \tmp_5_reg_5117_reg[1]_i_2_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(2)
    );
\tmp_5_reg_5117_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_5_reg_5117[1]_i_6_n_0\,
      I1 => \tmp_5_reg_5117[1]_i_7_n_0\,
      O => \tmp_5_reg_5117_reg[1]_i_3_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(2)
    );
\tmp_5_reg_5117_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_5_reg_5117_reg[2]_i_1_n_0\,
      Q => tmp_5_reg_5117(2),
      R => '0'
    );
\tmp_5_reg_5117_reg[2]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_5_reg_5117_reg[2]_i_2_n_0\,
      I1 => \tmp_5_reg_5117_reg[2]_i_3_n_0\,
      O => \tmp_5_reg_5117_reg[2]_i_1_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(3)
    );
\tmp_5_reg_5117_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_5_reg_5117[2]_i_4_n_0\,
      I1 => \tmp_5_reg_5117[2]_i_5_n_0\,
      O => \tmp_5_reg_5117_reg[2]_i_2_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(2)
    );
\tmp_5_reg_5117_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_5_reg_5117[2]_i_6_n_0\,
      I1 => \tmp_5_reg_5117[2]_i_7_n_0\,
      O => \tmp_5_reg_5117_reg[2]_i_3_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(2)
    );
\tmp_5_reg_5117_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_5_reg_5117_reg[3]_i_1_n_0\,
      Q => tmp_5_reg_5117(3),
      R => '0'
    );
\tmp_5_reg_5117_reg[3]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_5_reg_5117_reg[3]_i_2_n_0\,
      I1 => \tmp_5_reg_5117_reg[3]_i_3_n_0\,
      O => \tmp_5_reg_5117_reg[3]_i_1_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(3)
    );
\tmp_5_reg_5117_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_5_reg_5117[3]_i_4_n_0\,
      I1 => \tmp_5_reg_5117[3]_i_5_n_0\,
      O => \tmp_5_reg_5117_reg[3]_i_2_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(2)
    );
\tmp_5_reg_5117_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_5_reg_5117[3]_i_6_n_0\,
      I1 => \tmp_5_reg_5117[3]_i_7_n_0\,
      O => \tmp_5_reg_5117_reg[3]_i_3_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(2)
    );
\tmp_5_reg_5117_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_5_reg_5117_reg[4]_i_1_n_0\,
      Q => tmp_5_reg_5117(4),
      R => '0'
    );
\tmp_5_reg_5117_reg[4]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_5_reg_5117_reg[4]_i_2_n_0\,
      I1 => \tmp_5_reg_5117_reg[4]_i_3_n_0\,
      O => \tmp_5_reg_5117_reg[4]_i_1_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(3)
    );
\tmp_5_reg_5117_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_5_reg_5117[4]_i_4_n_0\,
      I1 => \tmp_5_reg_5117[4]_i_5_n_0\,
      O => \tmp_5_reg_5117_reg[4]_i_2_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(2)
    );
\tmp_5_reg_5117_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_5_reg_5117[4]_i_6_n_0\,
      I1 => \tmp_5_reg_5117[4]_i_7_n_0\,
      O => \tmp_5_reg_5117_reg[4]_i_3_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(2)
    );
\tmp_5_reg_5117_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_5_reg_5117_reg[5]_i_1_n_0\,
      Q => tmp_5_reg_5117(5),
      R => '0'
    );
\tmp_5_reg_5117_reg[5]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_5_reg_5117_reg[5]_i_2_n_0\,
      I1 => \tmp_5_reg_5117_reg[5]_i_3_n_0\,
      O => \tmp_5_reg_5117_reg[5]_i_1_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(3)
    );
\tmp_5_reg_5117_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_5_reg_5117[5]_i_4_n_0\,
      I1 => \tmp_5_reg_5117[5]_i_5_n_0\,
      O => \tmp_5_reg_5117_reg[5]_i_2_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(2)
    );
\tmp_5_reg_5117_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_5_reg_5117[5]_i_6_n_0\,
      I1 => \tmp_5_reg_5117[5]_i_7_n_0\,
      O => \tmp_5_reg_5117_reg[5]_i_3_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(2)
    );
\tmp_5_reg_5117_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_5_reg_5117_reg[6]_i_1_n_0\,
      Q => tmp_5_reg_5117(6),
      R => '0'
    );
\tmp_5_reg_5117_reg[6]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_5_reg_5117_reg[6]_i_2_n_0\,
      I1 => \tmp_5_reg_5117_reg[6]_i_3_n_0\,
      O => \tmp_5_reg_5117_reg[6]_i_1_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(3)
    );
\tmp_5_reg_5117_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_5_reg_5117[6]_i_4_n_0\,
      I1 => \tmp_5_reg_5117[6]_i_5_n_0\,
      O => \tmp_5_reg_5117_reg[6]_i_2_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(2)
    );
\tmp_5_reg_5117_reg[6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_5_reg_5117[6]_i_6_n_0\,
      I1 => \tmp_5_reg_5117[6]_i_7_n_0\,
      O => \tmp_5_reg_5117_reg[6]_i_3_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(2)
    );
\tmp_5_reg_5117_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_5_reg_5117_reg[7]_i_1_n_0\,
      Q => tmp_5_reg_5117(7),
      R => '0'
    );
\tmp_5_reg_5117_reg[7]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_5_reg_5117_reg[7]_i_2_n_0\,
      I1 => \tmp_5_reg_5117_reg[7]_i_3_n_0\,
      O => \tmp_5_reg_5117_reg[7]_i_1_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(3)
    );
\tmp_5_reg_5117_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_5_reg_5117[7]_i_4_n_0\,
      I1 => \tmp_5_reg_5117[7]_i_5_n_0\,
      O => \tmp_5_reg_5117_reg[7]_i_2_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(2)
    );
\tmp_5_reg_5117_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_5_reg_5117[7]_i_6_n_0\,
      I1 => \tmp_5_reg_5117[7]_i_7_n_0\,
      O => \tmp_5_reg_5117_reg[7]_i_3_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(2)
    );
\tmp_6_reg_5122[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_6_reg_5122_reg[7]_i_2_0\(0),
      I1 => \tmp_6_reg_5122_reg[7]_i_2_1\(0),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_6_reg_5122_reg[7]_i_2_2\(0),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_6_reg_5122_reg[7]_i_2_3\(0),
      O => \tmp_6_reg_5122[0]_i_4_n_0\
    );
\tmp_6_reg_5122[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_6_reg_5122_reg[7]_i_2_4\(0),
      I1 => \tmp_6_reg_5122_reg[7]_i_2_5\(0),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_6_reg_5122_reg[7]_i_2_6\(0),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_6_reg_5122_reg[7]_i_2_7\(0),
      O => \tmp_6_reg_5122[0]_i_5_n_0\
    );
\tmp_6_reg_5122[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_6_reg_5122_reg[7]_i_3_0\(0),
      I1 => \tmp_6_reg_5122_reg[7]_i_3_1\(0),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_6_reg_5122_reg[7]_i_3_2\(0),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_6_reg_5122_reg[7]_i_3_3\(0),
      O => \tmp_6_reg_5122[0]_i_6_n_0\
    );
\tmp_6_reg_5122[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_6_reg_5122_reg[7]_i_3_4\(0),
      I1 => \tmp_6_reg_5122_reg[7]_i_3_5\(0),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_6_reg_5122_reg[7]_i_3_6\(0),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_6_reg_5122_reg[7]_i_3_7\(0),
      O => \tmp_6_reg_5122[0]_i_7_n_0\
    );
\tmp_6_reg_5122[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_6_reg_5122_reg[7]_i_2_0\(1),
      I1 => \tmp_6_reg_5122_reg[7]_i_2_1\(1),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_6_reg_5122_reg[7]_i_2_2\(1),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_6_reg_5122_reg[7]_i_2_3\(1),
      O => \tmp_6_reg_5122[1]_i_4_n_0\
    );
\tmp_6_reg_5122[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_6_reg_5122_reg[7]_i_2_4\(1),
      I1 => \tmp_6_reg_5122_reg[7]_i_2_5\(1),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_6_reg_5122_reg[7]_i_2_6\(1),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_6_reg_5122_reg[7]_i_2_7\(1),
      O => \tmp_6_reg_5122[1]_i_5_n_0\
    );
\tmp_6_reg_5122[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_6_reg_5122_reg[7]_i_3_0\(1),
      I1 => \tmp_6_reg_5122_reg[7]_i_3_1\(1),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_6_reg_5122_reg[7]_i_3_2\(1),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_6_reg_5122_reg[7]_i_3_3\(1),
      O => \tmp_6_reg_5122[1]_i_6_n_0\
    );
\tmp_6_reg_5122[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_6_reg_5122_reg[7]_i_3_4\(1),
      I1 => \tmp_6_reg_5122_reg[7]_i_3_5\(1),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_6_reg_5122_reg[7]_i_3_6\(1),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_6_reg_5122_reg[7]_i_3_7\(1),
      O => \tmp_6_reg_5122[1]_i_7_n_0\
    );
\tmp_6_reg_5122[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_6_reg_5122_reg[7]_i_2_0\(2),
      I1 => \tmp_6_reg_5122_reg[7]_i_2_1\(2),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_6_reg_5122_reg[7]_i_2_2\(2),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_6_reg_5122_reg[7]_i_2_3\(2),
      O => \tmp_6_reg_5122[2]_i_4_n_0\
    );
\tmp_6_reg_5122[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_6_reg_5122_reg[7]_i_2_4\(2),
      I1 => \tmp_6_reg_5122_reg[7]_i_2_5\(2),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_6_reg_5122_reg[7]_i_2_6\(2),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_6_reg_5122_reg[7]_i_2_7\(2),
      O => \tmp_6_reg_5122[2]_i_5_n_0\
    );
\tmp_6_reg_5122[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_6_reg_5122_reg[7]_i_3_0\(2),
      I1 => \tmp_6_reg_5122_reg[7]_i_3_1\(2),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_6_reg_5122_reg[7]_i_3_2\(2),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_6_reg_5122_reg[7]_i_3_3\(2),
      O => \tmp_6_reg_5122[2]_i_6_n_0\
    );
\tmp_6_reg_5122[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_6_reg_5122_reg[7]_i_3_4\(2),
      I1 => \tmp_6_reg_5122_reg[7]_i_3_5\(2),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_6_reg_5122_reg[7]_i_3_6\(2),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_6_reg_5122_reg[7]_i_3_7\(2),
      O => \tmp_6_reg_5122[2]_i_7_n_0\
    );
\tmp_6_reg_5122[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_6_reg_5122_reg[7]_i_2_0\(3),
      I1 => \tmp_6_reg_5122_reg[7]_i_2_1\(3),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_6_reg_5122_reg[7]_i_2_2\(3),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_6_reg_5122_reg[7]_i_2_3\(3),
      O => \tmp_6_reg_5122[3]_i_4_n_0\
    );
\tmp_6_reg_5122[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_6_reg_5122_reg[7]_i_2_4\(3),
      I1 => \tmp_6_reg_5122_reg[7]_i_2_5\(3),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_6_reg_5122_reg[7]_i_2_6\(3),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_6_reg_5122_reg[7]_i_2_7\(3),
      O => \tmp_6_reg_5122[3]_i_5_n_0\
    );
\tmp_6_reg_5122[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_6_reg_5122_reg[7]_i_3_0\(3),
      I1 => \tmp_6_reg_5122_reg[7]_i_3_1\(3),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_6_reg_5122_reg[7]_i_3_2\(3),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_6_reg_5122_reg[7]_i_3_3\(3),
      O => \tmp_6_reg_5122[3]_i_6_n_0\
    );
\tmp_6_reg_5122[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_6_reg_5122_reg[7]_i_3_4\(3),
      I1 => \tmp_6_reg_5122_reg[7]_i_3_5\(3),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_6_reg_5122_reg[7]_i_3_6\(3),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_6_reg_5122_reg[7]_i_3_7\(3),
      O => \tmp_6_reg_5122[3]_i_7_n_0\
    );
\tmp_6_reg_5122[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_6_reg_5122_reg[7]_i_2_0\(4),
      I1 => \tmp_6_reg_5122_reg[7]_i_2_1\(4),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_6_reg_5122_reg[7]_i_2_2\(4),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_6_reg_5122_reg[7]_i_2_3\(4),
      O => \tmp_6_reg_5122[4]_i_4_n_0\
    );
\tmp_6_reg_5122[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_6_reg_5122_reg[7]_i_2_4\(4),
      I1 => \tmp_6_reg_5122_reg[7]_i_2_5\(4),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_6_reg_5122_reg[7]_i_2_6\(4),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_6_reg_5122_reg[7]_i_2_7\(4),
      O => \tmp_6_reg_5122[4]_i_5_n_0\
    );
\tmp_6_reg_5122[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_6_reg_5122_reg[7]_i_3_0\(4),
      I1 => \tmp_6_reg_5122_reg[7]_i_3_1\(4),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_6_reg_5122_reg[7]_i_3_2\(4),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_6_reg_5122_reg[7]_i_3_3\(4),
      O => \tmp_6_reg_5122[4]_i_6_n_0\
    );
\tmp_6_reg_5122[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_6_reg_5122_reg[7]_i_3_4\(4),
      I1 => \tmp_6_reg_5122_reg[7]_i_3_5\(4),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_6_reg_5122_reg[7]_i_3_6\(4),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_6_reg_5122_reg[7]_i_3_7\(4),
      O => \tmp_6_reg_5122[4]_i_7_n_0\
    );
\tmp_6_reg_5122[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_6_reg_5122_reg[7]_i_2_0\(5),
      I1 => \tmp_6_reg_5122_reg[7]_i_2_1\(5),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_6_reg_5122_reg[7]_i_2_2\(5),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_6_reg_5122_reg[7]_i_2_3\(5),
      O => \tmp_6_reg_5122[5]_i_4_n_0\
    );
\tmp_6_reg_5122[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_6_reg_5122_reg[7]_i_2_4\(5),
      I1 => \tmp_6_reg_5122_reg[7]_i_2_5\(5),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_6_reg_5122_reg[7]_i_2_6\(5),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_6_reg_5122_reg[7]_i_2_7\(5),
      O => \tmp_6_reg_5122[5]_i_5_n_0\
    );
\tmp_6_reg_5122[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_6_reg_5122_reg[7]_i_3_0\(5),
      I1 => \tmp_6_reg_5122_reg[7]_i_3_1\(5),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_6_reg_5122_reg[7]_i_3_2\(5),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_6_reg_5122_reg[7]_i_3_3\(5),
      O => \tmp_6_reg_5122[5]_i_6_n_0\
    );
\tmp_6_reg_5122[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_6_reg_5122_reg[7]_i_3_4\(5),
      I1 => \tmp_6_reg_5122_reg[7]_i_3_5\(5),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_6_reg_5122_reg[7]_i_3_6\(5),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_6_reg_5122_reg[7]_i_3_7\(5),
      O => \tmp_6_reg_5122[5]_i_7_n_0\
    );
\tmp_6_reg_5122[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_6_reg_5122_reg[7]_i_2_0\(6),
      I1 => \tmp_6_reg_5122_reg[7]_i_2_1\(6),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_6_reg_5122_reg[7]_i_2_2\(6),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_6_reg_5122_reg[7]_i_2_3\(6),
      O => \tmp_6_reg_5122[6]_i_4_n_0\
    );
\tmp_6_reg_5122[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_6_reg_5122_reg[7]_i_2_4\(6),
      I1 => \tmp_6_reg_5122_reg[7]_i_2_5\(6),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_6_reg_5122_reg[7]_i_2_6\(6),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_6_reg_5122_reg[7]_i_2_7\(6),
      O => \tmp_6_reg_5122[6]_i_5_n_0\
    );
\tmp_6_reg_5122[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_6_reg_5122_reg[7]_i_3_0\(6),
      I1 => \tmp_6_reg_5122_reg[7]_i_3_1\(6),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_6_reg_5122_reg[7]_i_3_2\(6),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_6_reg_5122_reg[7]_i_3_3\(6),
      O => \tmp_6_reg_5122[6]_i_6_n_0\
    );
\tmp_6_reg_5122[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_6_reg_5122_reg[7]_i_3_4\(6),
      I1 => \tmp_6_reg_5122_reg[7]_i_3_5\(6),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_6_reg_5122_reg[7]_i_3_6\(6),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_6_reg_5122_reg[7]_i_3_7\(6),
      O => \tmp_6_reg_5122[6]_i_7_n_0\
    );
\tmp_6_reg_5122[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_6_reg_5122_reg[7]_i_2_0\(7),
      I1 => \tmp_6_reg_5122_reg[7]_i_2_1\(7),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_6_reg_5122_reg[7]_i_2_2\(7),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_6_reg_5122_reg[7]_i_2_3\(7),
      O => \tmp_6_reg_5122[7]_i_4_n_0\
    );
\tmp_6_reg_5122[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_6_reg_5122_reg[7]_i_2_4\(7),
      I1 => \tmp_6_reg_5122_reg[7]_i_2_5\(7),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_6_reg_5122_reg[7]_i_2_6\(7),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_6_reg_5122_reg[7]_i_2_7\(7),
      O => \tmp_6_reg_5122[7]_i_5_n_0\
    );
\tmp_6_reg_5122[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_6_reg_5122_reg[7]_i_3_0\(7),
      I1 => \tmp_6_reg_5122_reg[7]_i_3_1\(7),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_6_reg_5122_reg[7]_i_3_2\(7),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_6_reg_5122_reg[7]_i_3_3\(7),
      O => \tmp_6_reg_5122[7]_i_6_n_0\
    );
\tmp_6_reg_5122[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_6_reg_5122_reg[7]_i_3_4\(7),
      I1 => \tmp_6_reg_5122_reg[7]_i_3_5\(7),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_6_reg_5122_reg[7]_i_3_6\(7),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_6_reg_5122_reg[7]_i_3_7\(7),
      O => \tmp_6_reg_5122[7]_i_7_n_0\
    );
\tmp_6_reg_5122_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_6_reg_5122_reg[0]_i_1_n_0\,
      Q => tmp_6_reg_5122(0),
      R => '0'
    );
\tmp_6_reg_5122_reg[0]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_6_reg_5122_reg[0]_i_2_n_0\,
      I1 => \tmp_6_reg_5122_reg[0]_i_3_n_0\,
      O => \tmp_6_reg_5122_reg[0]_i_1_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(3)
    );
\tmp_6_reg_5122_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_6_reg_5122[0]_i_4_n_0\,
      I1 => \tmp_6_reg_5122[0]_i_5_n_0\,
      O => \tmp_6_reg_5122_reg[0]_i_2_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(2)
    );
\tmp_6_reg_5122_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_6_reg_5122[0]_i_6_n_0\,
      I1 => \tmp_6_reg_5122[0]_i_7_n_0\,
      O => \tmp_6_reg_5122_reg[0]_i_3_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(2)
    );
\tmp_6_reg_5122_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_6_reg_5122_reg[1]_i_1_n_0\,
      Q => tmp_6_reg_5122(1),
      R => '0'
    );
\tmp_6_reg_5122_reg[1]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_6_reg_5122_reg[1]_i_2_n_0\,
      I1 => \tmp_6_reg_5122_reg[1]_i_3_n_0\,
      O => \tmp_6_reg_5122_reg[1]_i_1_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(3)
    );
\tmp_6_reg_5122_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_6_reg_5122[1]_i_4_n_0\,
      I1 => \tmp_6_reg_5122[1]_i_5_n_0\,
      O => \tmp_6_reg_5122_reg[1]_i_2_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(2)
    );
\tmp_6_reg_5122_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_6_reg_5122[1]_i_6_n_0\,
      I1 => \tmp_6_reg_5122[1]_i_7_n_0\,
      O => \tmp_6_reg_5122_reg[1]_i_3_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(2)
    );
\tmp_6_reg_5122_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_6_reg_5122_reg[2]_i_1_n_0\,
      Q => tmp_6_reg_5122(2),
      R => '0'
    );
\tmp_6_reg_5122_reg[2]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_6_reg_5122_reg[2]_i_2_n_0\,
      I1 => \tmp_6_reg_5122_reg[2]_i_3_n_0\,
      O => \tmp_6_reg_5122_reg[2]_i_1_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(3)
    );
\tmp_6_reg_5122_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_6_reg_5122[2]_i_4_n_0\,
      I1 => \tmp_6_reg_5122[2]_i_5_n_0\,
      O => \tmp_6_reg_5122_reg[2]_i_2_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(2)
    );
\tmp_6_reg_5122_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_6_reg_5122[2]_i_6_n_0\,
      I1 => \tmp_6_reg_5122[2]_i_7_n_0\,
      O => \tmp_6_reg_5122_reg[2]_i_3_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(2)
    );
\tmp_6_reg_5122_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_6_reg_5122_reg[3]_i_1_n_0\,
      Q => tmp_6_reg_5122(3),
      R => '0'
    );
\tmp_6_reg_5122_reg[3]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_6_reg_5122_reg[3]_i_2_n_0\,
      I1 => \tmp_6_reg_5122_reg[3]_i_3_n_0\,
      O => \tmp_6_reg_5122_reg[3]_i_1_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(3)
    );
\tmp_6_reg_5122_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_6_reg_5122[3]_i_4_n_0\,
      I1 => \tmp_6_reg_5122[3]_i_5_n_0\,
      O => \tmp_6_reg_5122_reg[3]_i_2_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(2)
    );
\tmp_6_reg_5122_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_6_reg_5122[3]_i_6_n_0\,
      I1 => \tmp_6_reg_5122[3]_i_7_n_0\,
      O => \tmp_6_reg_5122_reg[3]_i_3_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(2)
    );
\tmp_6_reg_5122_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_6_reg_5122_reg[4]_i_1_n_0\,
      Q => tmp_6_reg_5122(4),
      R => '0'
    );
\tmp_6_reg_5122_reg[4]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_6_reg_5122_reg[4]_i_2_n_0\,
      I1 => \tmp_6_reg_5122_reg[4]_i_3_n_0\,
      O => \tmp_6_reg_5122_reg[4]_i_1_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(3)
    );
\tmp_6_reg_5122_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_6_reg_5122[4]_i_4_n_0\,
      I1 => \tmp_6_reg_5122[4]_i_5_n_0\,
      O => \tmp_6_reg_5122_reg[4]_i_2_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(2)
    );
\tmp_6_reg_5122_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_6_reg_5122[4]_i_6_n_0\,
      I1 => \tmp_6_reg_5122[4]_i_7_n_0\,
      O => \tmp_6_reg_5122_reg[4]_i_3_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(2)
    );
\tmp_6_reg_5122_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_6_reg_5122_reg[5]_i_1_n_0\,
      Q => tmp_6_reg_5122(5),
      R => '0'
    );
\tmp_6_reg_5122_reg[5]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_6_reg_5122_reg[5]_i_2_n_0\,
      I1 => \tmp_6_reg_5122_reg[5]_i_3_n_0\,
      O => \tmp_6_reg_5122_reg[5]_i_1_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(3)
    );
\tmp_6_reg_5122_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_6_reg_5122[5]_i_4_n_0\,
      I1 => \tmp_6_reg_5122[5]_i_5_n_0\,
      O => \tmp_6_reg_5122_reg[5]_i_2_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(2)
    );
\tmp_6_reg_5122_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_6_reg_5122[5]_i_6_n_0\,
      I1 => \tmp_6_reg_5122[5]_i_7_n_0\,
      O => \tmp_6_reg_5122_reg[5]_i_3_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(2)
    );
\tmp_6_reg_5122_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_6_reg_5122_reg[6]_i_1_n_0\,
      Q => tmp_6_reg_5122(6),
      R => '0'
    );
\tmp_6_reg_5122_reg[6]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_6_reg_5122_reg[6]_i_2_n_0\,
      I1 => \tmp_6_reg_5122_reg[6]_i_3_n_0\,
      O => \tmp_6_reg_5122_reg[6]_i_1_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(3)
    );
\tmp_6_reg_5122_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_6_reg_5122[6]_i_4_n_0\,
      I1 => \tmp_6_reg_5122[6]_i_5_n_0\,
      O => \tmp_6_reg_5122_reg[6]_i_2_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(2)
    );
\tmp_6_reg_5122_reg[6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_6_reg_5122[6]_i_6_n_0\,
      I1 => \tmp_6_reg_5122[6]_i_7_n_0\,
      O => \tmp_6_reg_5122_reg[6]_i_3_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(2)
    );
\tmp_6_reg_5122_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_6_reg_5122_reg[7]_i_1_n_0\,
      Q => tmp_6_reg_5122(7),
      R => '0'
    );
\tmp_6_reg_5122_reg[7]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_6_reg_5122_reg[7]_i_2_n_0\,
      I1 => \tmp_6_reg_5122_reg[7]_i_3_n_0\,
      O => \tmp_6_reg_5122_reg[7]_i_1_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(3)
    );
\tmp_6_reg_5122_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_6_reg_5122[7]_i_4_n_0\,
      I1 => \tmp_6_reg_5122[7]_i_5_n_0\,
      O => \tmp_6_reg_5122_reg[7]_i_2_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(2)
    );
\tmp_6_reg_5122_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_6_reg_5122[7]_i_6_n_0\,
      I1 => \tmp_6_reg_5122[7]_i_7_n_0\,
      O => \tmp_6_reg_5122_reg[7]_i_3_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(2)
    );
\tmp_product__0_carry__1_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0010303"
    )
        port map (
      I0 => j_2_mid2_reg_4493_pp0_iter9_reg(0),
      I1 => j_2_mid2_reg_4493_pp0_iter9_reg(4),
      I2 => j_2_mid2_reg_4493_pp0_iter9_reg(3),
      I3 => j_2_mid2_reg_4493_pp0_iter9_reg(1),
      I4 => j_2_mid2_reg_4493_pp0_iter9_reg(2),
      O => \tmp_product__0_carry__1_i_1__2_n_0\
    );
\tmp_product__0_carry__1_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001555"
    )
        port map (
      I0 => j_2_mid2_reg_4493_pp0_iter9_reg(3),
      I1 => j_2_mid2_reg_4493_pp0_iter9_reg(2),
      I2 => j_2_mid2_reg_4493_pp0_iter9_reg(0),
      I3 => j_2_mid2_reg_4493_pp0_iter9_reg(1),
      I4 => j_2_mid2_reg_4493_pp0_iter9_reg(4),
      O => \tmp_product__0_carry__1_i_1__3_n_0\
    );
\tmp_product__0_carry__1_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0010303"
    )
        port map (
      I0 => select_ln54_reg_4505_pp0_iter8_reg(0),
      I1 => select_ln54_reg_4505_pp0_iter8_reg(4),
      I2 => select_ln54_reg_4505_pp0_iter8_reg(3),
      I3 => select_ln54_reg_4505_pp0_iter8_reg(1),
      I4 => select_ln54_reg_4505_pp0_iter8_reg(2),
      O => \tmp_product__0_carry__1_i_1__4_n_0\
    );
\tmp_product__0_carry__1_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001555"
    )
        port map (
      I0 => select_ln54_reg_4505_pp0_iter8_reg(3),
      I1 => select_ln54_reg_4505_pp0_iter8_reg(2),
      I2 => select_ln54_reg_4505_pp0_iter8_reg(0),
      I3 => select_ln54_reg_4505_pp0_iter8_reg(1),
      I4 => select_ln54_reg_4505_pp0_iter8_reg(4),
      O => \tmp_product__0_carry__1_i_1__5_n_0\
    );
\tmp_reg_5102[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_5102_reg[7]_i_2_0\(0),
      I1 => \tmp_reg_5102_reg[7]_i_2_1\(0),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_reg_5102_reg[7]_i_2_2\(0),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_reg_5102_reg[7]_i_2_3\(0),
      O => \tmp_reg_5102[0]_i_4_n_0\
    );
\tmp_reg_5102[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_5102_reg[7]_i_2_4\(0),
      I1 => \tmp_reg_5102_reg[7]_i_2_5\(0),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_reg_5102_reg[7]_i_2_6\(0),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_reg_5102_reg[7]_i_2_7\(0),
      O => \tmp_reg_5102[0]_i_5_n_0\
    );
\tmp_reg_5102[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_5102_reg[7]_i_3_0\(0),
      I1 => \tmp_reg_5102_reg[7]_i_3_1\(0),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_reg_5102_reg[7]_i_3_2\(0),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_reg_5102_reg[7]_i_3_3\(0),
      O => \tmp_reg_5102[0]_i_6_n_0\
    );
\tmp_reg_5102[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_5102_reg[7]_i_3_4\(0),
      I1 => \tmp_reg_5102_reg[7]_i_3_5\(0),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_reg_5102_reg[7]_i_3_6\(0),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_reg_5102_reg[7]_i_3_7\(0),
      O => \tmp_reg_5102[0]_i_7_n_0\
    );
\tmp_reg_5102[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_5102_reg[7]_i_2_0\(1),
      I1 => \tmp_reg_5102_reg[7]_i_2_1\(1),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_reg_5102_reg[7]_i_2_2\(1),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_reg_5102_reg[7]_i_2_3\(1),
      O => \tmp_reg_5102[1]_i_4_n_0\
    );
\tmp_reg_5102[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_5102_reg[7]_i_2_4\(1),
      I1 => \tmp_reg_5102_reg[7]_i_2_5\(1),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_reg_5102_reg[7]_i_2_6\(1),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_reg_5102_reg[7]_i_2_7\(1),
      O => \tmp_reg_5102[1]_i_5_n_0\
    );
\tmp_reg_5102[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_5102_reg[7]_i_3_0\(1),
      I1 => \tmp_reg_5102_reg[7]_i_3_1\(1),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_reg_5102_reg[7]_i_3_2\(1),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_reg_5102_reg[7]_i_3_3\(1),
      O => \tmp_reg_5102[1]_i_6_n_0\
    );
\tmp_reg_5102[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_5102_reg[7]_i_3_4\(1),
      I1 => \tmp_reg_5102_reg[7]_i_3_5\(1),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_reg_5102_reg[7]_i_3_6\(1),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_reg_5102_reg[7]_i_3_7\(1),
      O => \tmp_reg_5102[1]_i_7_n_0\
    );
\tmp_reg_5102[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_5102_reg[7]_i_2_0\(2),
      I1 => \tmp_reg_5102_reg[7]_i_2_1\(2),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_reg_5102_reg[7]_i_2_2\(2),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_reg_5102_reg[7]_i_2_3\(2),
      O => \tmp_reg_5102[2]_i_4_n_0\
    );
\tmp_reg_5102[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_5102_reg[7]_i_2_4\(2),
      I1 => \tmp_reg_5102_reg[7]_i_2_5\(2),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_reg_5102_reg[7]_i_2_6\(2),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_reg_5102_reg[7]_i_2_7\(2),
      O => \tmp_reg_5102[2]_i_5_n_0\
    );
\tmp_reg_5102[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_5102_reg[7]_i_3_0\(2),
      I1 => \tmp_reg_5102_reg[7]_i_3_1\(2),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_reg_5102_reg[7]_i_3_2\(2),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_reg_5102_reg[7]_i_3_3\(2),
      O => \tmp_reg_5102[2]_i_6_n_0\
    );
\tmp_reg_5102[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_5102_reg[7]_i_3_4\(2),
      I1 => \tmp_reg_5102_reg[7]_i_3_5\(2),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_reg_5102_reg[7]_i_3_6\(2),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_reg_5102_reg[7]_i_3_7\(2),
      O => \tmp_reg_5102[2]_i_7_n_0\
    );
\tmp_reg_5102[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_5102_reg[7]_i_2_0\(3),
      I1 => \tmp_reg_5102_reg[7]_i_2_1\(3),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_reg_5102_reg[7]_i_2_2\(3),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_reg_5102_reg[7]_i_2_3\(3),
      O => \tmp_reg_5102[3]_i_4_n_0\
    );
\tmp_reg_5102[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_5102_reg[7]_i_2_4\(3),
      I1 => \tmp_reg_5102_reg[7]_i_2_5\(3),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_reg_5102_reg[7]_i_2_6\(3),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_reg_5102_reg[7]_i_2_7\(3),
      O => \tmp_reg_5102[3]_i_5_n_0\
    );
\tmp_reg_5102[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_5102_reg[7]_i_3_0\(3),
      I1 => \tmp_reg_5102_reg[7]_i_3_1\(3),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_reg_5102_reg[7]_i_3_2\(3),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_reg_5102_reg[7]_i_3_3\(3),
      O => \tmp_reg_5102[3]_i_6_n_0\
    );
\tmp_reg_5102[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_5102_reg[7]_i_3_4\(3),
      I1 => \tmp_reg_5102_reg[7]_i_3_5\(3),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_reg_5102_reg[7]_i_3_6\(3),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_reg_5102_reg[7]_i_3_7\(3),
      O => \tmp_reg_5102[3]_i_7_n_0\
    );
\tmp_reg_5102[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_5102_reg[7]_i_2_0\(4),
      I1 => \tmp_reg_5102_reg[7]_i_2_1\(4),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_reg_5102_reg[7]_i_2_2\(4),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_reg_5102_reg[7]_i_2_3\(4),
      O => \tmp_reg_5102[4]_i_4_n_0\
    );
\tmp_reg_5102[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_5102_reg[7]_i_2_4\(4),
      I1 => \tmp_reg_5102_reg[7]_i_2_5\(4),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_reg_5102_reg[7]_i_2_6\(4),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_reg_5102_reg[7]_i_2_7\(4),
      O => \tmp_reg_5102[4]_i_5_n_0\
    );
\tmp_reg_5102[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_5102_reg[7]_i_3_0\(4),
      I1 => \tmp_reg_5102_reg[7]_i_3_1\(4),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_reg_5102_reg[7]_i_3_2\(4),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_reg_5102_reg[7]_i_3_3\(4),
      O => \tmp_reg_5102[4]_i_6_n_0\
    );
\tmp_reg_5102[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_5102_reg[7]_i_3_4\(4),
      I1 => \tmp_reg_5102_reg[7]_i_3_5\(4),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_reg_5102_reg[7]_i_3_6\(4),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_reg_5102_reg[7]_i_3_7\(4),
      O => \tmp_reg_5102[4]_i_7_n_0\
    );
\tmp_reg_5102[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_5102_reg[7]_i_2_0\(5),
      I1 => \tmp_reg_5102_reg[7]_i_2_1\(5),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_reg_5102_reg[7]_i_2_2\(5),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_reg_5102_reg[7]_i_2_3\(5),
      O => \tmp_reg_5102[5]_i_4_n_0\
    );
\tmp_reg_5102[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_5102_reg[7]_i_2_4\(5),
      I1 => \tmp_reg_5102_reg[7]_i_2_5\(5),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_reg_5102_reg[7]_i_2_6\(5),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_reg_5102_reg[7]_i_2_7\(5),
      O => \tmp_reg_5102[5]_i_5_n_0\
    );
\tmp_reg_5102[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_5102_reg[7]_i_3_0\(5),
      I1 => \tmp_reg_5102_reg[7]_i_3_1\(5),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_reg_5102_reg[7]_i_3_2\(5),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_reg_5102_reg[7]_i_3_3\(5),
      O => \tmp_reg_5102[5]_i_6_n_0\
    );
\tmp_reg_5102[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_5102_reg[7]_i_3_4\(5),
      I1 => \tmp_reg_5102_reg[7]_i_3_5\(5),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_reg_5102_reg[7]_i_3_6\(5),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_reg_5102_reg[7]_i_3_7\(5),
      O => \tmp_reg_5102[5]_i_7_n_0\
    );
\tmp_reg_5102[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_5102_reg[7]_i_2_0\(6),
      I1 => \tmp_reg_5102_reg[7]_i_2_1\(6),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_reg_5102_reg[7]_i_2_2\(6),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_reg_5102_reg[7]_i_2_3\(6),
      O => \tmp_reg_5102[6]_i_4_n_0\
    );
\tmp_reg_5102[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_5102_reg[7]_i_2_4\(6),
      I1 => \tmp_reg_5102_reg[7]_i_2_5\(6),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_reg_5102_reg[7]_i_2_6\(6),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_reg_5102_reg[7]_i_2_7\(6),
      O => \tmp_reg_5102[6]_i_5_n_0\
    );
\tmp_reg_5102[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_5102_reg[7]_i_3_0\(6),
      I1 => \tmp_reg_5102_reg[7]_i_3_1\(6),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_reg_5102_reg[7]_i_3_2\(6),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_reg_5102_reg[7]_i_3_3\(6),
      O => \tmp_reg_5102[6]_i_6_n_0\
    );
\tmp_reg_5102[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_5102_reg[7]_i_3_4\(6),
      I1 => \tmp_reg_5102_reg[7]_i_3_5\(6),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_reg_5102_reg[7]_i_3_6\(6),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_reg_5102_reg[7]_i_3_7\(6),
      O => \tmp_reg_5102[6]_i_7_n_0\
    );
\tmp_reg_5102[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_5102_reg[7]_i_2_0\(7),
      I1 => \tmp_reg_5102_reg[7]_i_2_1\(7),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_reg_5102_reg[7]_i_2_2\(7),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_reg_5102_reg[7]_i_2_3\(7),
      O => \tmp_reg_5102[7]_i_4_n_0\
    );
\tmp_reg_5102[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_5102_reg[7]_i_2_4\(7),
      I1 => \tmp_reg_5102_reg[7]_i_2_5\(7),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_reg_5102_reg[7]_i_2_6\(7),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_reg_5102_reg[7]_i_2_7\(7),
      O => \tmp_reg_5102[7]_i_5_n_0\
    );
\tmp_reg_5102[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_5102_reg[7]_i_3_0\(7),
      I1 => \tmp_reg_5102_reg[7]_i_3_1\(7),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_reg_5102_reg[7]_i_3_2\(7),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_reg_5102_reg[7]_i_3_3\(7),
      O => \tmp_reg_5102[7]_i_6_n_0\
    );
\tmp_reg_5102[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_5102_reg[7]_i_3_4\(7),
      I1 => \tmp_reg_5102_reg[7]_i_3_5\(7),
      I2 => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      I3 => \tmp_reg_5102_reg[7]_i_3_6\(7),
      I4 => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      I5 => \tmp_reg_5102_reg[7]_i_3_7\(7),
      O => \tmp_reg_5102[7]_i_7_n_0\
    );
\tmp_reg_5102_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_reg_5102_reg[0]_i_1_n_0\,
      Q => tmp_reg_5102(0),
      R => '0'
    );
\tmp_reg_5102_reg[0]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_reg_5102_reg[0]_i_2_n_0\,
      I1 => \tmp_reg_5102_reg[0]_i_3_n_0\,
      O => \tmp_reg_5102_reg[0]_i_1_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(3)
    );
\tmp_reg_5102_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_reg_5102[0]_i_4_n_0\,
      I1 => \tmp_reg_5102[0]_i_5_n_0\,
      O => \tmp_reg_5102_reg[0]_i_2_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(2)
    );
\tmp_reg_5102_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_reg_5102[0]_i_6_n_0\,
      I1 => \tmp_reg_5102[0]_i_7_n_0\,
      O => \tmp_reg_5102_reg[0]_i_3_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(2)
    );
\tmp_reg_5102_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_reg_5102_reg[1]_i_1_n_0\,
      Q => tmp_reg_5102(1),
      R => '0'
    );
\tmp_reg_5102_reg[1]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_reg_5102_reg[1]_i_2_n_0\,
      I1 => \tmp_reg_5102_reg[1]_i_3_n_0\,
      O => \tmp_reg_5102_reg[1]_i_1_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(3)
    );
\tmp_reg_5102_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_reg_5102[1]_i_4_n_0\,
      I1 => \tmp_reg_5102[1]_i_5_n_0\,
      O => \tmp_reg_5102_reg[1]_i_2_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(2)
    );
\tmp_reg_5102_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_reg_5102[1]_i_6_n_0\,
      I1 => \tmp_reg_5102[1]_i_7_n_0\,
      O => \tmp_reg_5102_reg[1]_i_3_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(2)
    );
\tmp_reg_5102_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_reg_5102_reg[2]_i_1_n_0\,
      Q => tmp_reg_5102(2),
      R => '0'
    );
\tmp_reg_5102_reg[2]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_reg_5102_reg[2]_i_2_n_0\,
      I1 => \tmp_reg_5102_reg[2]_i_3_n_0\,
      O => \tmp_reg_5102_reg[2]_i_1_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(3)
    );
\tmp_reg_5102_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_reg_5102[2]_i_4_n_0\,
      I1 => \tmp_reg_5102[2]_i_5_n_0\,
      O => \tmp_reg_5102_reg[2]_i_2_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(2)
    );
\tmp_reg_5102_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_reg_5102[2]_i_6_n_0\,
      I1 => \tmp_reg_5102[2]_i_7_n_0\,
      O => \tmp_reg_5102_reg[2]_i_3_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(2)
    );
\tmp_reg_5102_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_reg_5102_reg[3]_i_1_n_0\,
      Q => tmp_reg_5102(3),
      R => '0'
    );
\tmp_reg_5102_reg[3]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_reg_5102_reg[3]_i_2_n_0\,
      I1 => \tmp_reg_5102_reg[3]_i_3_n_0\,
      O => \tmp_reg_5102_reg[3]_i_1_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(3)
    );
\tmp_reg_5102_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_reg_5102[3]_i_4_n_0\,
      I1 => \tmp_reg_5102[3]_i_5_n_0\,
      O => \tmp_reg_5102_reg[3]_i_2_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(2)
    );
\tmp_reg_5102_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_reg_5102[3]_i_6_n_0\,
      I1 => \tmp_reg_5102[3]_i_7_n_0\,
      O => \tmp_reg_5102_reg[3]_i_3_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(2)
    );
\tmp_reg_5102_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_reg_5102_reg[4]_i_1_n_0\,
      Q => tmp_reg_5102(4),
      R => '0'
    );
\tmp_reg_5102_reg[4]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_reg_5102_reg[4]_i_2_n_0\,
      I1 => \tmp_reg_5102_reg[4]_i_3_n_0\,
      O => \tmp_reg_5102_reg[4]_i_1_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(3)
    );
\tmp_reg_5102_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_reg_5102[4]_i_4_n_0\,
      I1 => \tmp_reg_5102[4]_i_5_n_0\,
      O => \tmp_reg_5102_reg[4]_i_2_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(2)
    );
\tmp_reg_5102_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_reg_5102[4]_i_6_n_0\,
      I1 => \tmp_reg_5102[4]_i_7_n_0\,
      O => \tmp_reg_5102_reg[4]_i_3_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(2)
    );
\tmp_reg_5102_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_reg_5102_reg[5]_i_1_n_0\,
      Q => tmp_reg_5102(5),
      R => '0'
    );
\tmp_reg_5102_reg[5]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_reg_5102_reg[5]_i_2_n_0\,
      I1 => \tmp_reg_5102_reg[5]_i_3_n_0\,
      O => \tmp_reg_5102_reg[5]_i_1_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(3)
    );
\tmp_reg_5102_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_reg_5102[5]_i_4_n_0\,
      I1 => \tmp_reg_5102[5]_i_5_n_0\,
      O => \tmp_reg_5102_reg[5]_i_2_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(2)
    );
\tmp_reg_5102_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_reg_5102[5]_i_6_n_0\,
      I1 => \tmp_reg_5102[5]_i_7_n_0\,
      O => \tmp_reg_5102_reg[5]_i_3_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(2)
    );
\tmp_reg_5102_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_reg_5102_reg[6]_i_1_n_0\,
      Q => tmp_reg_5102(6),
      R => '0'
    );
\tmp_reg_5102_reg[6]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_reg_5102_reg[6]_i_2_n_0\,
      I1 => \tmp_reg_5102_reg[6]_i_3_n_0\,
      O => \tmp_reg_5102_reg[6]_i_1_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(3)
    );
\tmp_reg_5102_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_reg_5102[6]_i_4_n_0\,
      I1 => \tmp_reg_5102[6]_i_5_n_0\,
      O => \tmp_reg_5102_reg[6]_i_2_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(2)
    );
\tmp_reg_5102_reg[6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_reg_5102[6]_i_6_n_0\,
      I1 => \tmp_reg_5102[6]_i_7_n_0\,
      O => \tmp_reg_5102_reg[6]_i_3_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(2)
    );
\tmp_reg_5102_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_reg_5102_reg[7]_i_1_n_0\,
      Q => tmp_reg_5102(7),
      R => '0'
    );
\tmp_reg_5102_reg[7]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_reg_5102_reg[7]_i_2_n_0\,
      I1 => \tmp_reg_5102_reg[7]_i_3_n_0\,
      O => \tmp_reg_5102_reg[7]_i_1_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(3)
    );
\tmp_reg_5102_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_reg_5102[7]_i_4_n_0\,
      I1 => \tmp_reg_5102[7]_i_5_n_0\,
      O => \tmp_reg_5102_reg[7]_i_2_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(2)
    );
\tmp_reg_5102_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_reg_5102[7]_i_6_n_0\,
      I1 => \tmp_reg_5102[7]_i_7_n_0\,
      O => \tmp_reg_5102_reg[7]_i_3_n_0\,
      S => trunc_ln53_reg_4542_pp0_iter13_reg(2)
    );
\trunc_ln53_reg_4542_pp0_iter11_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln53_2_reg_4537(0),
      Q => trunc_ln53_reg_4542_pp0_iter11_reg(0),
      R => '0'
    );
\trunc_ln53_reg_4542_pp0_iter11_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln53_2_reg_4537(1),
      Q => trunc_ln53_reg_4542_pp0_iter11_reg(1),
      R => '0'
    );
\trunc_ln53_reg_4542_pp0_iter11_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln53_2_reg_4537(2),
      Q => trunc_ln53_reg_4542_pp0_iter11_reg(2),
      R => '0'
    );
\trunc_ln53_reg_4542_pp0_iter11_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln53_2_reg_4537(3),
      Q => trunc_ln53_reg_4542_pp0_iter11_reg(3),
      R => '0'
    );
\trunc_ln53_reg_4542_pp0_iter12_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln53_reg_4542_pp0_iter11_reg(0),
      Q => trunc_ln53_reg_4542_pp0_iter12_reg(0),
      R => '0'
    );
\trunc_ln53_reg_4542_pp0_iter12_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln53_reg_4542_pp0_iter11_reg(1),
      Q => trunc_ln53_reg_4542_pp0_iter12_reg(1),
      R => '0'
    );
\trunc_ln53_reg_4542_pp0_iter12_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln53_reg_4542_pp0_iter11_reg(2),
      Q => trunc_ln53_reg_4542_pp0_iter12_reg(2),
      R => '0'
    );
\trunc_ln53_reg_4542_pp0_iter12_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln53_reg_4542_pp0_iter11_reg(3),
      Q => trunc_ln53_reg_4542_pp0_iter12_reg(3),
      R => '0'
    );
\trunc_ln53_reg_4542_pp0_iter13_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln53_reg_4542_pp0_iter12_reg(0),
      Q => trunc_ln53_reg_4542_pp0_iter13_reg(0),
      R => '0'
    );
\trunc_ln53_reg_4542_pp0_iter13_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln53_reg_4542_pp0_iter12_reg(1),
      Q => trunc_ln53_reg_4542_pp0_iter13_reg(1),
      R => '0'
    );
\trunc_ln53_reg_4542_pp0_iter13_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln53_reg_4542_pp0_iter12_reg(2),
      Q => trunc_ln53_reg_4542_pp0_iter13_reg(2),
      R => '0'
    );
\trunc_ln53_reg_4542_pp0_iter13_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln53_reg_4542_pp0_iter12_reg(3),
      Q => trunc_ln53_reg_4542_pp0_iter13_reg(3),
      R => '0'
    );
\trunc_ln54_reg_4562_pp0_iter11_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln54_reg_4562(0),
      Q => trunc_ln54_reg_4562_pp0_iter11_reg(0),
      R => '0'
    );
\trunc_ln54_reg_4562_pp0_iter11_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln54_reg_4562(1),
      Q => trunc_ln54_reg_4562_pp0_iter11_reg(1),
      R => '0'
    );
\trunc_ln54_reg_4562_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => urem_5ns_3ns_2_9_1_U47_n_1,
      Q => trunc_ln54_reg_4562(0),
      R => '0'
    );
\trunc_ln54_reg_4562_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => urem_5ns_3ns_2_9_1_U47_n_0,
      Q => trunc_ln54_reg_4562(1),
      R => '0'
    );
\trunc_ln55_reg_4594_pp0_iter11_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln55_reg_4594(0),
      Q => trunc_ln55_reg_4594_pp0_iter11_reg(0),
      R => '0'
    );
\trunc_ln55_reg_4594_pp0_iter11_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln55_reg_4594(1),
      Q => trunc_ln55_reg_4594_pp0_iter11_reg(1),
      R => '0'
    );
\trunc_ln55_reg_4594_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => urem_5ns_3ns_2_9_1_U49_n_1,
      Q => trunc_ln55_reg_4594(0),
      R => '0'
    );
\trunc_ln55_reg_4594_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => urem_5ns_3ns_2_9_1_U49_n_0,
      Q => trunc_ln55_reg_4594(1),
      R => '0'
    );
urem_5ns_3ns_2_9_1_U47: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_urem_5ns_3ns_2_9_1
     port map (
      D(0) => select_ln54_reg_4505_pp0_iter7_reg(0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_clk_0 => urem_5ns_3ns_2_9_1_U47_n_0,
      ap_clk_1 => urem_5ns_3ns_2_9_1_U47_n_1,
      select_ln54_reg_4505_pp0_iter4_reg(1 downto 0) => select_ln54_reg_4505_pp0_iter4_reg(4 downto 3),
      select_ln54_reg_4505_pp0_iter5_reg(0) => select_ln54_reg_4505_pp0_iter5_reg(2),
      select_ln54_reg_4505_pp0_iter6_reg(0) => select_ln54_reg_4505_pp0_iter6_reg(1)
    );
urem_5ns_3ns_2_9_1_U49: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_urem_5ns_3ns_2_9_1_39
     port map (
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_clk_0 => urem_5ns_3ns_2_9_1_U49_n_0,
      ap_clk_1 => urem_5ns_3ns_2_9_1_U49_n_1,
      j_2_mid2_reg_4493_pp0_iter4_reg(1 downto 0) => j_2_mid2_reg_4493_pp0_iter4_reg(4 downto 3),
      j_2_mid2_reg_4493_pp0_iter5_reg(0) => j_2_mid2_reg_4493_pp0_iter5_reg(2),
      j_2_mid2_reg_4493_pp0_iter6_reg(0) => j_2_mid2_reg_4493_pp0_iter6_reg(1),
      j_2_mid2_reg_4493_pp0_iter7_reg(0) => j_2_mid2_reg_4493_pp0_iter7_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2 is
  port (
    ap_enable_reg_pp0_iter11 : out STD_LOGIC;
    \bus_wide_gen.ready_for_data__0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[10]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[10]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[10]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[10]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[10]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[10]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[10]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    in_buf_3_ce0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter11_reg_0 : out STD_LOGIC;
    \add_ln33_1_reg_626_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \gmem_addr_read_reg_636_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    indvar_flatten12_fu_1182 : in STD_LOGIC;
    grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_start_reg : in STD_LOGIC;
    gmem_0_RVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \bus_wide_gen.data_valid_reg\ : in STD_LOGIC;
    \bus_wide_gen.data_valid_reg_0\ : in STD_LOGIC;
    gmem_0_ARREADY : in STD_LOGIC;
    grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_3_ce0 : in STD_LOGIC;
    \gmem_addr_read_reg_636_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2 is
  signal P : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal a_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln33_1_fu_491_p2 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal \add_ln33_1_reg_626[6]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln33_1_reg_626[6]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln33_1_reg_626_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln33_1_reg_626_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln33_1_reg_626_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln33_1_reg_626_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln33_1_reg_626_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln33_1_reg_626_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln33_1_reg_626_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal add_ln33_reg_621 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \add_ln33_reg_621[6]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln33_reg_621_pp0_iter9_reg_reg[0]_srl3_n_0\ : STD_LOGIC;
  signal \add_ln33_reg_621_pp0_iter9_reg_reg[1]_srl3_n_0\ : STD_LOGIC;
  signal \add_ln33_reg_621_pp0_iter9_reg_reg[2]_srl3_n_0\ : STD_LOGIC;
  signal \add_ln33_reg_621_pp0_iter9_reg_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \add_ln33_reg_621_pp0_iter9_reg_reg[4]_srl3_n_0\ : STD_LOGIC;
  signal \add_ln33_reg_621_pp0_iter9_reg_reg[5]_srl3_n_0\ : STD_LOGIC;
  signal \add_ln33_reg_621_pp0_iter9_reg_reg[6]_srl3_n_0\ : STD_LOGIC;
  signal and_ln29_fu_321_p2 : STD_LOGIC;
  signal and_ln29_reg_588 : STD_LOGIC;
  signal \and_ln29_reg_588[0]_i_2_n_0\ : STD_LOGIC;
  signal \and_ln29_reg_588[0]_i_3_n_0\ : STD_LOGIC;
  signal \and_ln29_reg_588[0]_i_4_n_0\ : STD_LOGIC;
  signal \and_ln29_reg_588[0]_i_5_n_0\ : STD_LOGIC;
  signal \and_ln29_reg_588[0]_i_6_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[11]_i_2_n_0\ : STD_LOGIC;
  signal ap_block_pp0_stage0_11001 : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone_grp0_done_reg : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10_reg_gate_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10_reg_grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_enable_reg_pp0_iter10_reg_r_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10_reg_r_n_0 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter11\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter12 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__0_n_0\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__0_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_n_0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter4_reg_srl2___grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_enable_reg_pp0_iter8_reg_r_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5_reg_gate_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5_reg_grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_enable_reg_pp0_iter9_reg_r_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7_reg_r_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter8_reg_r_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter9_reg_r_n_0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter9_reg_srl3___grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_enable_reg_pp0_iter9_reg_r_n_0\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter10_reg_reg_srl9_n_0 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
  signal c_fu_114 : STD_LOGIC;
  signal \c_fu_114[3]_i_1_n_0\ : STD_LOGIC;
  signal \c_fu_114[4]_i_1_n_0\ : STD_LOGIC;
  signal c_fu_114_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_3 : STD_LOGIC;
  signal grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_ready : STD_LOGIC;
  signal grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_in_buf_3_ce0 : STD_LOGIC;
  signal \i_fu_106[5]_i_2_n_0\ : STD_LOGIC;
  signal \i_fu_106_reg_n_0_[0]\ : STD_LOGIC;
  signal \i_fu_106_reg_n_0_[1]\ : STD_LOGIC;
  signal \i_fu_106_reg_n_0_[2]\ : STD_LOGIC;
  signal \i_fu_106_reg_n_0_[3]\ : STD_LOGIC;
  signal \i_fu_106_reg_n_0_[4]\ : STD_LOGIC;
  signal \i_fu_106_reg_n_0_[5]\ : STD_LOGIC;
  signal icmp_ln30_fu_303_p2 : STD_LOGIC;
  signal icmp_ln30_reg_582 : STD_LOGIC;
  signal icmp_ln30_reg_582_pp0_iter10_reg : STD_LOGIC;
  signal \icmp_ln30_reg_582_pp0_iter9_reg_reg[0]_srl8_n_0\ : STD_LOGIC;
  signal indvar_flatten12_fu_118 : STD_LOGIC;
  signal \indvar_flatten12_fu_118[0]_i_3_n_0\ : STD_LOGIC;
  signal \indvar_flatten12_fu_118[0]_i_4_n_0\ : STD_LOGIC;
  signal \indvar_flatten12_fu_118[0]_i_5_n_0\ : STD_LOGIC;
  signal \indvar_flatten12_fu_118[0]_i_6_n_0\ : STD_LOGIC;
  signal \indvar_flatten12_fu_118[0]_i_7_n_0\ : STD_LOGIC;
  signal indvar_flatten12_fu_118_reg : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \indvar_flatten12_fu_118_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \indvar_flatten12_fu_118_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \indvar_flatten12_fu_118_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \indvar_flatten12_fu_118_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \indvar_flatten12_fu_118_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \indvar_flatten12_fu_118_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \indvar_flatten12_fu_118_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \indvar_flatten12_fu_118_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \indvar_flatten12_fu_118_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten12_fu_118_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten12_fu_118_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten12_fu_118_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten12_fu_118_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten12_fu_118_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten12_fu_118_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten12_fu_118_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten12_fu_118_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten12_fu_118_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten12_fu_118_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten12_fu_118_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten12_fu_118_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten12_fu_118_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten12_fu_118_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten12_fu_118_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten12_fu_118_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten12_fu_118_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten12_fu_118_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten12_fu_118_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten12_fu_118_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_fu_110[0]_i_2_n_0\ : STD_LOGIC;
  signal \indvar_flatten_fu_110[0]_i_3_n_0\ : STD_LOGIC;
  signal \indvar_flatten_fu_110[8]_i_2_n_0\ : STD_LOGIC;
  signal indvar_flatten_fu_110_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \indvar_flatten_fu_110_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten_fu_110_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_fu_110_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_fu_110_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_fu_110_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_fu_110_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_fu_110_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_fu_110_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_fu_110_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten_fu_110_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_fu_110_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_fu_110_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_fu_110_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_fu_110_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_fu_110_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_fu_110_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_fu_110_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_fu_110_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_fu_110_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_fu_110_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_fu_110_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_fu_110_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_fu_110_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \j_fu_102[0]_i_1_n_0\ : STD_LOGIC;
  signal \j_fu_102[1]_i_1_n_0\ : STD_LOGIC;
  signal \j_fu_102[2]_i_1_n_0\ : STD_LOGIC;
  signal \j_fu_102[3]_i_1_n_0\ : STD_LOGIC;
  signal \j_fu_102[4]_i_1_n_0\ : STD_LOGIC;
  signal \j_fu_102[4]_i_2_n_0\ : STD_LOGIC;
  signal \j_fu_102[5]_i_3_n_0\ : STD_LOGIC;
  signal \j_fu_102[5]_i_4_n_0\ : STD_LOGIC;
  signal \j_fu_102_reg_n_0_[0]\ : STD_LOGIC;
  signal \j_fu_102_reg_n_0_[1]\ : STD_LOGIC;
  signal \j_fu_102_reg_n_0_[2]\ : STD_LOGIC;
  signal \j_fu_102_reg_n_0_[3]\ : STD_LOGIC;
  signal \j_fu_102_reg_n_0_[4]\ : STD_LOGIC;
  signal \j_fu_102_reg_n_0_[5]\ : STD_LOGIC;
  signal j_mid2_reg_593 : STD_LOGIC;
  signal j_mid2_reg_593_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal mac_muladd_5ns_4ns_5ns_7_4_1_U5_n_0 : STD_LOGIC;
  signal mac_muladd_5ns_4ns_5ns_7_4_1_U5_n_1 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U3_n_5 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U3_n_6 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U3_n_7 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U3_n_8 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U3_n_9 : STD_LOGIC;
  signal select_ln29_1_fu_473_p3 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \select_ln29_1_fu_473_p3__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal select_ln30_fu_381_p3 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal tmp_1_reg_606_pp0_iter3_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal tmp_1_reg_606_pp0_iter4_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal tmp_1_reg_606_reg_n_100 : STD_LOGIC;
  signal tmp_1_reg_606_reg_n_101 : STD_LOGIC;
  signal tmp_1_reg_606_reg_n_102 : STD_LOGIC;
  signal tmp_1_reg_606_reg_n_103 : STD_LOGIC;
  signal tmp_1_reg_606_reg_n_104 : STD_LOGIC;
  signal tmp_1_reg_606_reg_n_105 : STD_LOGIC;
  signal tmp_1_reg_606_reg_n_98 : STD_LOGIC;
  signal tmp_1_reg_606_reg_n_99 : STD_LOGIC;
  signal tmp_2_fu_484_p3 : STD_LOGIC_VECTOR ( 10 downto 4 );
  signal urem_6ns_3ns_2_10_1_U2_n_0 : STD_LOGIC;
  signal urem_6ns_3ns_2_10_1_U2_n_1 : STD_LOGIC;
  signal urem_ln31_reg_631 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_add_ln33_1_reg_626_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_indvar_flatten12_fu_118_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_indvar_flatten12_fu_118_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_indvar_flatten_fu_110_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_1_reg_606_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_1_reg_606_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_1_reg_606_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_1_reg_606_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_1_reg_606_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_1_reg_606_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_1_reg_606_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_1_reg_606_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_1_reg_606_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_1_reg_606_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal NLW_tmp_1_reg_606_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln33_1_reg_626[0]_i_1\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \add_ln33_1_reg_626[1]_i_1\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \add_ln33_1_reg_626[2]_i_1\ : label is "soft_lutpair454";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln33_1_reg_626_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln33_1_reg_626_reg[6]_i_1\ : label is 35;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \add_ln33_reg_621_pp0_iter9_reg_reg[0]_srl3\ : label is "inst/\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/add_ln33_reg_621_pp0_iter9_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \add_ln33_reg_621_pp0_iter9_reg_reg[0]_srl3\ : label is "inst/\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/add_ln33_reg_621_pp0_iter9_reg_reg[0]_srl3 ";
  attribute srl_bus_name of \add_ln33_reg_621_pp0_iter9_reg_reg[1]_srl3\ : label is "inst/\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/add_ln33_reg_621_pp0_iter9_reg_reg ";
  attribute srl_name of \add_ln33_reg_621_pp0_iter9_reg_reg[1]_srl3\ : label is "inst/\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/add_ln33_reg_621_pp0_iter9_reg_reg[1]_srl3 ";
  attribute srl_bus_name of \add_ln33_reg_621_pp0_iter9_reg_reg[2]_srl3\ : label is "inst/\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/add_ln33_reg_621_pp0_iter9_reg_reg ";
  attribute srl_name of \add_ln33_reg_621_pp0_iter9_reg_reg[2]_srl3\ : label is "inst/\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/add_ln33_reg_621_pp0_iter9_reg_reg[2]_srl3 ";
  attribute srl_bus_name of \add_ln33_reg_621_pp0_iter9_reg_reg[3]_srl3\ : label is "inst/\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/add_ln33_reg_621_pp0_iter9_reg_reg ";
  attribute srl_name of \add_ln33_reg_621_pp0_iter9_reg_reg[3]_srl3\ : label is "inst/\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/add_ln33_reg_621_pp0_iter9_reg_reg[3]_srl3 ";
  attribute srl_bus_name of \add_ln33_reg_621_pp0_iter9_reg_reg[4]_srl3\ : label is "inst/\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/add_ln33_reg_621_pp0_iter9_reg_reg ";
  attribute srl_name of \add_ln33_reg_621_pp0_iter9_reg_reg[4]_srl3\ : label is "inst/\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/add_ln33_reg_621_pp0_iter9_reg_reg[4]_srl3 ";
  attribute srl_bus_name of \add_ln33_reg_621_pp0_iter9_reg_reg[5]_srl3\ : label is "inst/\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/add_ln33_reg_621_pp0_iter9_reg_reg ";
  attribute srl_name of \add_ln33_reg_621_pp0_iter9_reg_reg[5]_srl3\ : label is "inst/\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/add_ln33_reg_621_pp0_iter9_reg_reg[5]_srl3 ";
  attribute srl_bus_name of \add_ln33_reg_621_pp0_iter9_reg_reg[6]_srl3\ : label is "inst/\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/add_ln33_reg_621_pp0_iter9_reg_reg ";
  attribute srl_name of \add_ln33_reg_621_pp0_iter9_reg_reg[6]_srl3\ : label is "inst/\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/add_ln33_reg_621_pp0_iter9_reg_reg[6]_srl3 ";
  attribute SOFT_HLUTNM of \and_ln29_reg_588[0]_i_1\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of ap_block_pp0_stage0_subdone_grp0_done_reg_i_1 : label is "soft_lutpair456";
  attribute srl_name of \ap_enable_reg_pp0_iter4_reg_srl2___grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_enable_reg_pp0_iter8_reg_r\ : label is "inst/\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/ap_enable_reg_pp0_iter4_reg_srl2___grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_enable_reg_pp0_iter8_reg_r ";
  attribute srl_name of \ap_enable_reg_pp0_iter9_reg_srl3___grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_enable_reg_pp0_iter9_reg_r\ : label is "inst/\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/ap_enable_reg_pp0_iter9_reg_srl3___grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_enable_reg_pp0_iter9_reg_r ";
  attribute srl_name of ap_loop_exit_ready_pp0_iter10_reg_reg_srl9 : label is "inst/\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/ap_loop_exit_ready_pp0_iter10_reg_reg_srl9 ";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter10_reg_reg_srl9_i_1 : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \c_fu_114[3]_i_1\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \icmp_ln30_reg_582[0]_i_1\ : label is "soft_lutpair457";
  attribute srl_bus_name of \icmp_ln30_reg_582_pp0_iter9_reg_reg[0]_srl8\ : label is "inst/\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/icmp_ln30_reg_582_pp0_iter9_reg_reg ";
  attribute srl_name of \icmp_ln30_reg_582_pp0_iter9_reg_reg[0]_srl8\ : label is "inst/\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/icmp_ln30_reg_582_pp0_iter9_reg_reg[0]_srl8 ";
  attribute ADDER_THRESHOLD of \indvar_flatten12_fu_118_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten12_fu_118_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten12_fu_118_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten12_fu_118_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_fu_110_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_fu_110_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_fu_110_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \j_fu_102[4]_i_2\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \j_fu_102[5]_i_4\ : label is "soft_lutpair455";
begin
  ap_enable_reg_pp0_iter11 <= \^ap_enable_reg_pp0_iter11\;
\add_ln33_1_reg_626[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => c_fu_114_reg(0),
      I1 => icmp_ln30_reg_582_pp0_iter10_reg,
      O => select_ln29_1_fu_473_p3(0)
    );
\add_ln33_1_reg_626[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => c_fu_114_reg(0),
      I1 => icmp_ln30_reg_582_pp0_iter10_reg,
      I2 => c_fu_114_reg(1),
      O => select_ln29_1_fu_473_p3(1)
    );
\add_ln33_1_reg_626[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => c_fu_114_reg(1),
      I1 => icmp_ln30_reg_582_pp0_iter10_reg,
      I2 => c_fu_114_reg(0),
      I3 => c_fu_114_reg(2),
      O => select_ln29_1_fu_473_p3(2)
    );
\add_ln33_1_reg_626[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_2_fu_484_p3(4),
      I1 => \select_ln29_1_fu_473_p3__0\(4),
      O => \add_ln33_1_reg_626[6]_i_2_n_0\
    );
\add_ln33_1_reg_626[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => c_fu_114_reg(2),
      I1 => c_fu_114_reg(0),
      I2 => icmp_ln30_reg_582_pp0_iter10_reg,
      I3 => c_fu_114_reg(1),
      I4 => c_fu_114_reg(3),
      O => \add_ln33_1_reg_626[6]_i_3_n_0\
    );
\add_ln33_1_reg_626_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => select_ln29_1_fu_473_p3(0),
      Q => \add_ln33_1_reg_626_reg[10]_0\(0),
      R => '0'
    );
\add_ln33_1_reg_626_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => add_ln33_1_fu_491_p2(10),
      Q => \add_ln33_1_reg_626_reg[10]_0\(10),
      R => '0'
    );
\add_ln33_1_reg_626_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln33_1_reg_626_reg[6]_i_1_n_0\,
      CO(3) => \NLW_add_ln33_1_reg_626_reg[10]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln33_1_reg_626_reg[10]_i_1_n_1\,
      CO(1) => \add_ln33_1_reg_626_reg[10]_i_1_n_2\,
      CO(0) => \add_ln33_1_reg_626_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln33_1_fu_491_p2(10 downto 7),
      S(3 downto 0) => tmp_2_fu_484_p3(10 downto 7)
    );
\add_ln33_1_reg_626_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => select_ln29_1_fu_473_p3(1),
      Q => \add_ln33_1_reg_626_reg[10]_0\(1),
      R => '0'
    );
\add_ln33_1_reg_626_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => select_ln29_1_fu_473_p3(2),
      Q => \add_ln33_1_reg_626_reg[10]_0\(2),
      R => '0'
    );
\add_ln33_1_reg_626_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => add_ln33_1_fu_491_p2(3),
      Q => \add_ln33_1_reg_626_reg[10]_0\(3),
      R => '0'
    );
\add_ln33_1_reg_626_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => add_ln33_1_fu_491_p2(4),
      Q => \add_ln33_1_reg_626_reg[10]_0\(4),
      R => '0'
    );
\add_ln33_1_reg_626_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => add_ln33_1_fu_491_p2(5),
      Q => \add_ln33_1_reg_626_reg[10]_0\(5),
      R => '0'
    );
\add_ln33_1_reg_626_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => add_ln33_1_fu_491_p2(6),
      Q => \add_ln33_1_reg_626_reg[10]_0\(6),
      R => '0'
    );
\add_ln33_1_reg_626_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln33_1_reg_626_reg[6]_i_1_n_0\,
      CO(2) => \add_ln33_1_reg_626_reg[6]_i_1_n_1\,
      CO(1) => \add_ln33_1_reg_626_reg[6]_i_1_n_2\,
      CO(0) => \add_ln33_1_reg_626_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => tmp_2_fu_484_p3(4),
      DI(0) => '0',
      O(3 downto 0) => add_ln33_1_fu_491_p2(6 downto 3),
      S(3 downto 2) => tmp_2_fu_484_p3(6 downto 5),
      S(1) => \add_ln33_1_reg_626[6]_i_2_n_0\,
      S(0) => \add_ln33_1_reg_626[6]_i_3_n_0\
    );
\add_ln33_1_reg_626_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => add_ln33_1_fu_491_p2(7),
      Q => \add_ln33_1_reg_626_reg[10]_0\(7),
      R => '0'
    );
\add_ln33_1_reg_626_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => add_ln33_1_fu_491_p2(8),
      Q => \add_ln33_1_reg_626_reg[10]_0\(8),
      R => '0'
    );
\add_ln33_1_reg_626_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => add_ln33_1_fu_491_p2(9),
      Q => \add_ln33_1_reg_626_reg[10]_0\(9),
      R => '0'
    );
\add_ln33_reg_621[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter6,
      I1 => ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0,
      O => \add_ln33_reg_621[6]_i_1_n_0\
    );
\add_ln33_reg_621_pp0_iter10_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => \add_ln33_reg_621_pp0_iter9_reg_reg[0]_srl3_n_0\,
      Q => tmp_2_fu_484_p3(4),
      R => '0'
    );
\add_ln33_reg_621_pp0_iter10_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => \add_ln33_reg_621_pp0_iter9_reg_reg[1]_srl3_n_0\,
      Q => tmp_2_fu_484_p3(5),
      R => '0'
    );
\add_ln33_reg_621_pp0_iter10_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => \add_ln33_reg_621_pp0_iter9_reg_reg[2]_srl3_n_0\,
      Q => tmp_2_fu_484_p3(6),
      R => '0'
    );
\add_ln33_reg_621_pp0_iter10_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => \add_ln33_reg_621_pp0_iter9_reg_reg[3]_srl3_n_0\,
      Q => tmp_2_fu_484_p3(7),
      R => '0'
    );
\add_ln33_reg_621_pp0_iter10_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => \add_ln33_reg_621_pp0_iter9_reg_reg[4]_srl3_n_0\,
      Q => tmp_2_fu_484_p3(8),
      R => '0'
    );
\add_ln33_reg_621_pp0_iter10_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => \add_ln33_reg_621_pp0_iter9_reg_reg[5]_srl3_n_0\,
      Q => tmp_2_fu_484_p3(9),
      R => '0'
    );
\add_ln33_reg_621_pp0_iter10_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => \add_ln33_reg_621_pp0_iter9_reg_reg[6]_srl3_n_0\,
      Q => tmp_2_fu_484_p3(10),
      R => '0'
    );
\add_ln33_reg_621_pp0_iter9_reg_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      CLK => ap_clk,
      D => add_ln33_reg_621(0),
      Q => \add_ln33_reg_621_pp0_iter9_reg_reg[0]_srl3_n_0\
    );
\add_ln33_reg_621_pp0_iter9_reg_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      CLK => ap_clk,
      D => add_ln33_reg_621(1),
      Q => \add_ln33_reg_621_pp0_iter9_reg_reg[1]_srl3_n_0\
    );
\add_ln33_reg_621_pp0_iter9_reg_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      CLK => ap_clk,
      D => add_ln33_reg_621(2),
      Q => \add_ln33_reg_621_pp0_iter9_reg_reg[2]_srl3_n_0\
    );
\add_ln33_reg_621_pp0_iter9_reg_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      CLK => ap_clk,
      D => add_ln33_reg_621(3),
      Q => \add_ln33_reg_621_pp0_iter9_reg_reg[3]_srl3_n_0\
    );
\add_ln33_reg_621_pp0_iter9_reg_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      CLK => ap_clk,
      D => add_ln33_reg_621(4),
      Q => \add_ln33_reg_621_pp0_iter9_reg_reg[4]_srl3_n_0\
    );
\add_ln33_reg_621_pp0_iter9_reg_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      CLK => ap_clk,
      D => add_ln33_reg_621(5),
      Q => \add_ln33_reg_621_pp0_iter9_reg_reg[5]_srl3_n_0\
    );
\add_ln33_reg_621_pp0_iter9_reg_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      CLK => ap_clk,
      D => add_ln33_reg_621(6),
      Q => \add_ln33_reg_621_pp0_iter9_reg_reg[6]_srl3_n_0\
    );
\add_ln33_reg_621_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln33_reg_621[6]_i_1_n_0\,
      D => P(0),
      Q => add_ln33_reg_621(0),
      R => '0'
    );
\add_ln33_reg_621_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln33_reg_621[6]_i_1_n_0\,
      D => P(1),
      Q => add_ln33_reg_621(1),
      R => '0'
    );
\add_ln33_reg_621_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln33_reg_621[6]_i_1_n_0\,
      D => P(2),
      Q => add_ln33_reg_621(2),
      R => '0'
    );
\add_ln33_reg_621_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln33_reg_621[6]_i_1_n_0\,
      D => P(3),
      Q => add_ln33_reg_621(3),
      R => '0'
    );
\add_ln33_reg_621_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln33_reg_621[6]_i_1_n_0\,
      D => P(4),
      Q => add_ln33_reg_621(4),
      R => '0'
    );
\add_ln33_reg_621_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln33_reg_621[6]_i_1_n_0\,
      D => P(5),
      Q => add_ln33_reg_621(5),
      R => '0'
    );
\add_ln33_reg_621_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln33_reg_621[6]_i_1_n_0\,
      D => P(6),
      Q => add_ln33_reg_621(6),
      R => '0'
    );
\and_ln29_reg_588[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => \and_ln29_reg_588[0]_i_2_n_0\,
      I1 => indvar_flatten_fu_110_reg(10),
      I2 => \and_ln29_reg_588[0]_i_3_n_0\,
      O => and_ln29_fu_321_p2
    );
\and_ln29_reg_588[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => indvar_flatten_fu_110_reg(4),
      I1 => indvar_flatten_fu_110_reg(3),
      I2 => indvar_flatten_fu_110_reg(6),
      I3 => indvar_flatten_fu_110_reg(5),
      I4 => \and_ln29_reg_588[0]_i_4_n_0\,
      I5 => indvar_flatten_fu_110_reg(0),
      O => \and_ln29_reg_588[0]_i_2_n_0\
    );
\and_ln29_reg_588[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000F88880000"
    )
        port map (
      I0 => \j_fu_102[4]_i_2_n_0\,
      I1 => \and_ln29_reg_588[0]_i_5_n_0\,
      I2 => \j_fu_102_reg_n_0_[1]\,
      I3 => \j_fu_102_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter2_reg_n_0,
      I5 => \and_ln29_reg_588[0]_i_6_n_0\,
      O => \and_ln29_reg_588[0]_i_3_n_0\
    );
\and_ln29_reg_588[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => indvar_flatten_fu_110_reg(9),
      I1 => indvar_flatten_fu_110_reg(11),
      I2 => indvar_flatten_fu_110_reg(7),
      I3 => indvar_flatten_fu_110_reg(8),
      I4 => indvar_flatten_fu_110_reg(2),
      I5 => indvar_flatten_fu_110_reg(1),
      O => \and_ln29_reg_588[0]_i_4_n_0\
    );
\and_ln29_reg_588[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => j_mid2_reg_593_reg(5),
      I1 => j_mid2_reg_593_reg(4),
      I2 => j_mid2_reg_593_reg(3),
      I3 => j_mid2_reg_593_reg(2),
      O => \and_ln29_reg_588[0]_i_5_n_0\
    );
\and_ln29_reg_588[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \j_fu_102_reg_n_0_[4]\,
      I1 => \j_fu_102_reg_n_0_[5]\,
      I2 => \j_fu_102_reg_n_0_[3]\,
      I3 => \j_fu_102_reg_n_0_[2]\,
      O => \and_ln29_reg_588[0]_i_6_n_0\
    );
\and_ln29_reg_588_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_1182,
      D => and_ln29_fu_321_p2,
      Q => and_ln29_reg_588,
      R => '0'
    );
\ap_CS_fsm[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter11_reg,
      I1 => gmem_0_RVALID,
      I2 => \^ap_enable_reg_pp0_iter11\,
      O => \ap_CS_fsm[11]_i_2_n_0\
    );
ap_block_pp0_stage0_subdone_grp0_done_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter11\,
      I1 => gmem_0_RVALID,
      O => ap_block_pp0_stage0_11001
    );
ap_block_pp0_stage0_subdone_grp0_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_block_pp0_stage0_11001,
      Q => ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter10_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter10_reg_grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_enable_reg_pp0_iter10_reg_r_n_0,
      I1 => ap_enable_reg_pp0_iter10_reg_r_n_0,
      O => ap_enable_reg_pp0_iter10_reg_gate_n_0
    );
ap_enable_reg_pp0_iter10_reg_grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_enable_reg_pp0_iter10_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_1182,
      D => \ap_enable_reg_pp0_iter9_reg_srl3___grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_enable_reg_pp0_iter9_reg_r_n_0\,
      Q => ap_enable_reg_pp0_iter10_reg_grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_enable_reg_pp0_iter10_reg_r_n_0,
      R => '0'
    );
ap_enable_reg_pp0_iter10_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_1182,
      D => ap_enable_reg_pp0_iter9_reg_r_n_0,
      Q => ap_enable_reg_pp0_iter10_reg_r_n_0,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter11_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_1182,
      D => ap_enable_reg_pp0_iter10_reg_gate_n_0,
      Q => \^ap_enable_reg_pp0_iter11\,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter12_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_1182,
      D => \^ap_enable_reg_pp0_iter11\,
      Q => ap_enable_reg_pp0_iter12,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD2D202000000000"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter11\,
      I1 => gmem_0_RVALID,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \indvar_flatten12_fu_118[0]_i_3_n_0\,
      I4 => grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_start_reg,
      I5 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter1_i_1__0_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__0_n_0\,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
\ap_enable_reg_pp0_iter2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F222D00000000000"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter11\,
      I1 => gmem_0_RVALID,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \indvar_flatten12_fu_118[0]_i_3_n_0\,
      I4 => ap_enable_reg_pp0_iter2_reg_n_0,
      I5 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter2_i_1__0_n_0\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__0_n_0\,
      Q => ap_enable_reg_pp0_iter2_reg_n_0,
      R => '0'
    );
\ap_enable_reg_pp0_iter4_reg_srl2___grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_enable_reg_pp0_iter8_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => indvar_flatten12_fu_1182,
      CLK => ap_clk,
      D => ap_enable_reg_pp0_iter2_reg_n_0,
      Q => \ap_enable_reg_pp0_iter4_reg_srl2___grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_enable_reg_pp0_iter8_reg_r_n_0\
    );
ap_enable_reg_pp0_iter5_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter5_reg_grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_enable_reg_pp0_iter9_reg_r_n_0,
      I1 => ap_enable_reg_pp0_iter9_reg_r_n_0,
      O => ap_enable_reg_pp0_iter5_reg_gate_n_0
    );
ap_enable_reg_pp0_iter5_reg_grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_enable_reg_pp0_iter9_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_1182,
      D => \ap_enable_reg_pp0_iter4_reg_srl2___grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_enable_reg_pp0_iter8_reg_r_n_0\,
      Q => ap_enable_reg_pp0_iter5_reg_grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_enable_reg_pp0_iter9_reg_r_n_0,
      R => '0'
    );
ap_enable_reg_pp0_iter6_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_1182,
      D => ap_enable_reg_pp0_iter5_reg_gate_n_0,
      Q => ap_enable_reg_pp0_iter6,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter7_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_1182,
      D => '1',
      Q => ap_enable_reg_pp0_iter7_reg_r_n_0,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter8_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_1182,
      D => ap_enable_reg_pp0_iter7_reg_r_n_0,
      Q => ap_enable_reg_pp0_iter8_reg_r_n_0,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter9_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_1182,
      D => ap_enable_reg_pp0_iter8_reg_r_n_0,
      Q => ap_enable_reg_pp0_iter9_reg_r_n_0,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter9_reg_srl3___grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_enable_reg_pp0_iter9_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => indvar_flatten12_fu_1182,
      CLK => ap_clk,
      D => ap_enable_reg_pp0_iter6,
      Q => \ap_enable_reg_pp0_iter9_reg_srl3___grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_enable_reg_pp0_iter9_reg_r_n_0\
    );
ap_loop_exit_ready_pp0_iter10_reg_reg_srl9: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => indvar_flatten12_fu_1182,
      CLK => ap_clk,
      D => grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter10_reg_reg_srl9_n_0
    );
ap_loop_exit_ready_pp0_iter10_reg_reg_srl9_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter11\,
      I1 => gmem_0_RVALID,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \indvar_flatten12_fu_118[0]_i_3_n_0\,
      O => grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_ready
    );
\ap_loop_exit_ready_pp0_iter11_reg_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_1182,
      D => ap_loop_exit_ready_pp0_iter10_reg_reg_srl9_n_0,
      Q => ap_loop_exit_ready_pp0_iter11_reg,
      R => '0'
    );
\bus_wide_gen.data_valid_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA800A8FFFFFFFF"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter11\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => \bus_wide_gen.data_valid_reg\,
      I4 => \bus_wide_gen.data_valid_reg_0\,
      I5 => gmem_0_RVALID,
      O => \bus_wide_gen.ready_for_data__0\
    );
\c_fu_114[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => c_fu_114_reg(2),
      I1 => c_fu_114_reg(0),
      I2 => icmp_ln30_reg_582_pp0_iter10_reg,
      I3 => c_fu_114_reg(1),
      I4 => c_fu_114_reg(3),
      O => \c_fu_114[3]_i_1_n_0\
    );
\c_fu_114[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter11\,
      I1 => ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0,
      O => \c_fu_114[4]_i_1_n_0\
    );
\c_fu_114[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => c_fu_114_reg(3),
      I1 => c_fu_114_reg(1),
      I2 => icmp_ln30_reg_582_pp0_iter10_reg,
      I3 => c_fu_114_reg(0),
      I4 => c_fu_114_reg(2),
      I5 => c_fu_114_reg(4),
      O => \select_ln29_1_fu_473_p3__0\(4)
    );
\c_fu_114_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \c_fu_114[4]_i_1_n_0\,
      D => select_ln29_1_fu_473_p3(0),
      Q => c_fu_114_reg(0),
      R => c_fu_114
    );
\c_fu_114_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \c_fu_114[4]_i_1_n_0\,
      D => select_ln29_1_fu_473_p3(1),
      Q => c_fu_114_reg(1),
      R => c_fu_114
    );
\c_fu_114_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \c_fu_114[4]_i_1_n_0\,
      D => select_ln29_1_fu_473_p3(2),
      Q => c_fu_114_reg(2),
      R => c_fu_114
    );
\c_fu_114_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \c_fu_114[4]_i_1_n_0\,
      D => \c_fu_114[3]_i_1_n_0\,
      Q => c_fu_114_reg(3),
      R => c_fu_114
    );
\c_fu_114_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \c_fu_114[4]_i_1_n_0\,
      D => \select_ln29_1_fu_473_p3__0\(4),
      Q => c_fu_114_reg(4),
      R => c_fu_114
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_flow_control_loop_pipe_sequential_init_23
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(2 downto 0) => Q(3 downto 1),
      SR(0) => c_fu_114,
      \ap_CS_fsm_reg[11]\ => \ap_CS_fsm[11]_i_2_n_0\,
      ap_block_pp0_stage0_11001 => ap_block_pp0_stage0_11001,
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter11_reg => ap_loop_exit_ready_pp0_iter11_reg,
      ap_loop_init_int_reg_0 => \^ap_enable_reg_pp0_iter11\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \c_fu_114_reg[4]\ => ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0,
      gmem_0_ARREADY => gmem_0_ARREADY,
      gmem_0_RVALID => gmem_0_RVALID,
      grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_start_reg => grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_start_reg,
      grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_start_reg_reg(0) => flow_control_loop_pipe_sequential_init_U_n_3
    );
\gmem_addr_read_reg_636_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_1182,
      D => \gmem_addr_read_reg_636_reg[7]_1\(0),
      Q => \gmem_addr_read_reg_636_reg[7]_0\(0),
      R => '0'
    );
\gmem_addr_read_reg_636_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_1182,
      D => \gmem_addr_read_reg_636_reg[7]_1\(1),
      Q => \gmem_addr_read_reg_636_reg[7]_0\(1),
      R => '0'
    );
\gmem_addr_read_reg_636_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_1182,
      D => \gmem_addr_read_reg_636_reg[7]_1\(2),
      Q => \gmem_addr_read_reg_636_reg[7]_0\(2),
      R => '0'
    );
\gmem_addr_read_reg_636_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_1182,
      D => \gmem_addr_read_reg_636_reg[7]_1\(3),
      Q => \gmem_addr_read_reg_636_reg[7]_0\(3),
      R => '0'
    );
\gmem_addr_read_reg_636_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_1182,
      D => \gmem_addr_read_reg_636_reg[7]_1\(4),
      Q => \gmem_addr_read_reg_636_reg[7]_0\(4),
      R => '0'
    );
\gmem_addr_read_reg_636_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_1182,
      D => \gmem_addr_read_reg_636_reg[7]_1\(5),
      Q => \gmem_addr_read_reg_636_reg[7]_0\(5),
      R => '0'
    );
\gmem_addr_read_reg_636_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_1182,
      D => \gmem_addr_read_reg_636_reg[7]_1\(6),
      Q => \gmem_addr_read_reg_636_reg[7]_0\(6),
      R => '0'
    );
\gmem_addr_read_reg_636_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_1182,
      D => \gmem_addr_read_reg_636_reg[7]_1\(7),
      Q => \gmem_addr_read_reg_636_reg[7]_0\(7),
      R => '0'
    );
grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF2FFFFF0000"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter11\,
      I1 => gmem_0_RVALID,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \indvar_flatten12_fu_118[0]_i_3_n_0\,
      I4 => Q(0),
      I5 => grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_start_reg,
      O => ap_enable_reg_pp0_iter11_reg_0
    );
\i_fu_106[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2_reg_n_0,
      I1 => ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0,
      O => \i_fu_106[5]_i_2_n_0\
    );
\i_fu_106_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \i_fu_106[5]_i_2_n_0\,
      D => select_ln30_fu_381_p3(0),
      Q => \i_fu_106_reg_n_0_[0]\,
      R => c_fu_114
    );
\i_fu_106_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \i_fu_106[5]_i_2_n_0\,
      D => select_ln30_fu_381_p3(1),
      Q => \i_fu_106_reg_n_0_[1]\,
      R => c_fu_114
    );
\i_fu_106_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \i_fu_106[5]_i_2_n_0\,
      D => select_ln30_fu_381_p3(2),
      Q => \i_fu_106_reg_n_0_[2]\,
      R => c_fu_114
    );
\i_fu_106_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \i_fu_106[5]_i_2_n_0\,
      D => select_ln30_fu_381_p3(3),
      Q => \i_fu_106_reg_n_0_[3]\,
      R => c_fu_114
    );
\i_fu_106_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \i_fu_106[5]_i_2_n_0\,
      D => select_ln30_fu_381_p3(4),
      Q => \i_fu_106_reg_n_0_[4]\,
      R => c_fu_114
    );
\i_fu_106_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \i_fu_106[5]_i_2_n_0\,
      D => select_ln30_fu_381_p3(5),
      Q => \i_fu_106_reg_n_0_[5]\,
      R => c_fu_114
    );
\icmp_ln30_reg_582[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \and_ln29_reg_588[0]_i_2_n_0\,
      I1 => indvar_flatten_fu_110_reg(10),
      O => icmp_ln30_fu_303_p2
    );
\icmp_ln30_reg_582_pp0_iter10_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_1182,
      D => \icmp_ln30_reg_582_pp0_iter9_reg_reg[0]_srl8_n_0\,
      Q => icmp_ln30_reg_582_pp0_iter10_reg,
      R => '0'
    );
\icmp_ln30_reg_582_pp0_iter9_reg_reg[0]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => indvar_flatten12_fu_1182,
      CLK => ap_clk,
      D => icmp_ln30_reg_582,
      Q => \icmp_ln30_reg_582_pp0_iter9_reg_reg[0]_srl8_n_0\
    );
\icmp_ln30_reg_582_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_1182,
      D => icmp_ln30_fu_303_p2,
      Q => icmp_ln30_reg_582,
      R => '0'
    );
\indvar_flatten12_fu_118[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A200"
    )
        port map (
      I0 => \indvar_flatten12_fu_118[0]_i_3_n_0\,
      I1 => \^ap_enable_reg_pp0_iter11\,
      I2 => gmem_0_RVALID,
      I3 => ap_enable_reg_pp0_iter1,
      O => indvar_flatten12_fu_118
    );
\indvar_flatten12_fu_118[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \indvar_flatten12_fu_118[0]_i_5_n_0\,
      I1 => \indvar_flatten12_fu_118[0]_i_6_n_0\,
      I2 => indvar_flatten12_fu_118_reg(14),
      I3 => indvar_flatten12_fu_118_reg(13),
      I4 => indvar_flatten12_fu_118_reg(0),
      I5 => \indvar_flatten12_fu_118[0]_i_7_n_0\,
      O => \indvar_flatten12_fu_118[0]_i_3_n_0\
    );
\indvar_flatten12_fu_118[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar_flatten12_fu_118_reg(0),
      O => \indvar_flatten12_fu_118[0]_i_4_n_0\
    );
\indvar_flatten12_fu_118[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => indvar_flatten12_fu_118_reg(6),
      I1 => indvar_flatten12_fu_118_reg(5),
      I2 => indvar_flatten12_fu_118_reg(8),
      I3 => indvar_flatten12_fu_118_reg(7),
      O => \indvar_flatten12_fu_118[0]_i_5_n_0\
    );
\indvar_flatten12_fu_118[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => indvar_flatten12_fu_118_reg(2),
      I1 => indvar_flatten12_fu_118_reg(1),
      I2 => indvar_flatten12_fu_118_reg(4),
      I3 => indvar_flatten12_fu_118_reg(3),
      O => \indvar_flatten12_fu_118[0]_i_6_n_0\
    );
\indvar_flatten12_fu_118[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => indvar_flatten12_fu_118_reg(10),
      I1 => indvar_flatten12_fu_118_reg(9),
      I2 => indvar_flatten12_fu_118_reg(12),
      I3 => indvar_flatten12_fu_118_reg(11),
      O => \indvar_flatten12_fu_118[0]_i_7_n_0\
    );
\indvar_flatten12_fu_118_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_118,
      D => \indvar_flatten12_fu_118_reg[0]_i_2_n_7\,
      Q => indvar_flatten12_fu_118_reg(0),
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\indvar_flatten12_fu_118_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \indvar_flatten12_fu_118_reg[0]_i_2_n_0\,
      CO(2) => \indvar_flatten12_fu_118_reg[0]_i_2_n_1\,
      CO(1) => \indvar_flatten12_fu_118_reg[0]_i_2_n_2\,
      CO(0) => \indvar_flatten12_fu_118_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \indvar_flatten12_fu_118_reg[0]_i_2_n_4\,
      O(2) => \indvar_flatten12_fu_118_reg[0]_i_2_n_5\,
      O(1) => \indvar_flatten12_fu_118_reg[0]_i_2_n_6\,
      O(0) => \indvar_flatten12_fu_118_reg[0]_i_2_n_7\,
      S(3 downto 1) => indvar_flatten12_fu_118_reg(3 downto 1),
      S(0) => \indvar_flatten12_fu_118[0]_i_4_n_0\
    );
\indvar_flatten12_fu_118_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_118,
      D => \indvar_flatten12_fu_118_reg[8]_i_1_n_5\,
      Q => indvar_flatten12_fu_118_reg(10),
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\indvar_flatten12_fu_118_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_118,
      D => \indvar_flatten12_fu_118_reg[8]_i_1_n_4\,
      Q => indvar_flatten12_fu_118_reg(11),
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\indvar_flatten12_fu_118_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_118,
      D => \indvar_flatten12_fu_118_reg[12]_i_1_n_7\,
      Q => indvar_flatten12_fu_118_reg(12),
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\indvar_flatten12_fu_118_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten12_fu_118_reg[8]_i_1_n_0\,
      CO(3 downto 2) => \NLW_indvar_flatten12_fu_118_reg[12]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \indvar_flatten12_fu_118_reg[12]_i_1_n_2\,
      CO(0) => \indvar_flatten12_fu_118_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_indvar_flatten12_fu_118_reg[12]_i_1_O_UNCONNECTED\(3),
      O(2) => \indvar_flatten12_fu_118_reg[12]_i_1_n_5\,
      O(1) => \indvar_flatten12_fu_118_reg[12]_i_1_n_6\,
      O(0) => \indvar_flatten12_fu_118_reg[12]_i_1_n_7\,
      S(3) => '0',
      S(2 downto 0) => indvar_flatten12_fu_118_reg(14 downto 12)
    );
\indvar_flatten12_fu_118_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_118,
      D => \indvar_flatten12_fu_118_reg[12]_i_1_n_6\,
      Q => indvar_flatten12_fu_118_reg(13),
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\indvar_flatten12_fu_118_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_118,
      D => \indvar_flatten12_fu_118_reg[12]_i_1_n_5\,
      Q => indvar_flatten12_fu_118_reg(14),
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\indvar_flatten12_fu_118_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_118,
      D => \indvar_flatten12_fu_118_reg[0]_i_2_n_6\,
      Q => indvar_flatten12_fu_118_reg(1),
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\indvar_flatten12_fu_118_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_118,
      D => \indvar_flatten12_fu_118_reg[0]_i_2_n_5\,
      Q => indvar_flatten12_fu_118_reg(2),
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\indvar_flatten12_fu_118_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_118,
      D => \indvar_flatten12_fu_118_reg[0]_i_2_n_4\,
      Q => indvar_flatten12_fu_118_reg(3),
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\indvar_flatten12_fu_118_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_118,
      D => \indvar_flatten12_fu_118_reg[4]_i_1_n_7\,
      Q => indvar_flatten12_fu_118_reg(4),
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\indvar_flatten12_fu_118_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten12_fu_118_reg[0]_i_2_n_0\,
      CO(3) => \indvar_flatten12_fu_118_reg[4]_i_1_n_0\,
      CO(2) => \indvar_flatten12_fu_118_reg[4]_i_1_n_1\,
      CO(1) => \indvar_flatten12_fu_118_reg[4]_i_1_n_2\,
      CO(0) => \indvar_flatten12_fu_118_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten12_fu_118_reg[4]_i_1_n_4\,
      O(2) => \indvar_flatten12_fu_118_reg[4]_i_1_n_5\,
      O(1) => \indvar_flatten12_fu_118_reg[4]_i_1_n_6\,
      O(0) => \indvar_flatten12_fu_118_reg[4]_i_1_n_7\,
      S(3 downto 0) => indvar_flatten12_fu_118_reg(7 downto 4)
    );
\indvar_flatten12_fu_118_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_118,
      D => \indvar_flatten12_fu_118_reg[4]_i_1_n_6\,
      Q => indvar_flatten12_fu_118_reg(5),
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\indvar_flatten12_fu_118_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_118,
      D => \indvar_flatten12_fu_118_reg[4]_i_1_n_5\,
      Q => indvar_flatten12_fu_118_reg(6),
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\indvar_flatten12_fu_118_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_118,
      D => \indvar_flatten12_fu_118_reg[4]_i_1_n_4\,
      Q => indvar_flatten12_fu_118_reg(7),
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\indvar_flatten12_fu_118_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_118,
      D => \indvar_flatten12_fu_118_reg[8]_i_1_n_7\,
      Q => indvar_flatten12_fu_118_reg(8),
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\indvar_flatten12_fu_118_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten12_fu_118_reg[4]_i_1_n_0\,
      CO(3) => \indvar_flatten12_fu_118_reg[8]_i_1_n_0\,
      CO(2) => \indvar_flatten12_fu_118_reg[8]_i_1_n_1\,
      CO(1) => \indvar_flatten12_fu_118_reg[8]_i_1_n_2\,
      CO(0) => \indvar_flatten12_fu_118_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten12_fu_118_reg[8]_i_1_n_4\,
      O(2) => \indvar_flatten12_fu_118_reg[8]_i_1_n_5\,
      O(1) => \indvar_flatten12_fu_118_reg[8]_i_1_n_6\,
      O(0) => \indvar_flatten12_fu_118_reg[8]_i_1_n_7\,
      S(3 downto 0) => indvar_flatten12_fu_118_reg(11 downto 8)
    );
\indvar_flatten12_fu_118_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_118,
      D => \indvar_flatten12_fu_118_reg[8]_i_1_n_6\,
      Q => indvar_flatten12_fu_118_reg(9),
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\indvar_flatten_fu_110[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \and_ln29_reg_588[0]_i_2_n_0\,
      I1 => indvar_flatten_fu_110_reg(10),
      O => \indvar_flatten_fu_110[0]_i_2_n_0\
    );
\indvar_flatten_fu_110[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar_flatten_fu_110_reg(0),
      O => \indvar_flatten_fu_110[0]_i_3_n_0\
    );
\indvar_flatten_fu_110[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \and_ln29_reg_588[0]_i_2_n_0\,
      I1 => indvar_flatten_fu_110_reg(10),
      O => \indvar_flatten_fu_110[8]_i_2_n_0\
    );
\indvar_flatten_fu_110_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_118,
      D => \indvar_flatten_fu_110_reg[0]_i_1_n_7\,
      Q => indvar_flatten_fu_110_reg(0),
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\indvar_flatten_fu_110_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \indvar_flatten_fu_110_reg[0]_i_1_n_0\,
      CO(2) => \indvar_flatten_fu_110_reg[0]_i_1_n_1\,
      CO(1) => \indvar_flatten_fu_110_reg[0]_i_1_n_2\,
      CO(0) => \indvar_flatten_fu_110_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \indvar_flatten_fu_110[0]_i_2_n_0\,
      O(3) => \indvar_flatten_fu_110_reg[0]_i_1_n_4\,
      O(2) => \indvar_flatten_fu_110_reg[0]_i_1_n_5\,
      O(1) => \indvar_flatten_fu_110_reg[0]_i_1_n_6\,
      O(0) => \indvar_flatten_fu_110_reg[0]_i_1_n_7\,
      S(3 downto 1) => indvar_flatten_fu_110_reg(3 downto 1),
      S(0) => \indvar_flatten_fu_110[0]_i_3_n_0\
    );
\indvar_flatten_fu_110_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_118,
      D => \indvar_flatten_fu_110_reg[8]_i_1_n_5\,
      Q => indvar_flatten_fu_110_reg(10),
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\indvar_flatten_fu_110_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_118,
      D => \indvar_flatten_fu_110_reg[8]_i_1_n_4\,
      Q => indvar_flatten_fu_110_reg(11),
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\indvar_flatten_fu_110_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_118,
      D => \indvar_flatten_fu_110_reg[0]_i_1_n_6\,
      Q => indvar_flatten_fu_110_reg(1),
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\indvar_flatten_fu_110_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_118,
      D => \indvar_flatten_fu_110_reg[0]_i_1_n_5\,
      Q => indvar_flatten_fu_110_reg(2),
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\indvar_flatten_fu_110_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_118,
      D => \indvar_flatten_fu_110_reg[0]_i_1_n_4\,
      Q => indvar_flatten_fu_110_reg(3),
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\indvar_flatten_fu_110_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_118,
      D => \indvar_flatten_fu_110_reg[4]_i_1_n_7\,
      Q => indvar_flatten_fu_110_reg(4),
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\indvar_flatten_fu_110_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_fu_110_reg[0]_i_1_n_0\,
      CO(3) => \indvar_flatten_fu_110_reg[4]_i_1_n_0\,
      CO(2) => \indvar_flatten_fu_110_reg[4]_i_1_n_1\,
      CO(1) => \indvar_flatten_fu_110_reg[4]_i_1_n_2\,
      CO(0) => \indvar_flatten_fu_110_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_fu_110_reg[4]_i_1_n_4\,
      O(2) => \indvar_flatten_fu_110_reg[4]_i_1_n_5\,
      O(1) => \indvar_flatten_fu_110_reg[4]_i_1_n_6\,
      O(0) => \indvar_flatten_fu_110_reg[4]_i_1_n_7\,
      S(3 downto 0) => indvar_flatten_fu_110_reg(7 downto 4)
    );
\indvar_flatten_fu_110_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_118,
      D => \indvar_flatten_fu_110_reg[4]_i_1_n_6\,
      Q => indvar_flatten_fu_110_reg(5),
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\indvar_flatten_fu_110_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_118,
      D => \indvar_flatten_fu_110_reg[4]_i_1_n_5\,
      Q => indvar_flatten_fu_110_reg(6),
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\indvar_flatten_fu_110_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_118,
      D => \indvar_flatten_fu_110_reg[4]_i_1_n_4\,
      Q => indvar_flatten_fu_110_reg(7),
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\indvar_flatten_fu_110_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_118,
      D => \indvar_flatten_fu_110_reg[8]_i_1_n_7\,
      Q => indvar_flatten_fu_110_reg(8),
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\indvar_flatten_fu_110_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_fu_110_reg[4]_i_1_n_0\,
      CO(3) => \NLW_indvar_flatten_fu_110_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \indvar_flatten_fu_110_reg[8]_i_1_n_1\,
      CO(1) => \indvar_flatten_fu_110_reg[8]_i_1_n_2\,
      CO(0) => \indvar_flatten_fu_110_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_fu_110_reg[8]_i_1_n_4\,
      O(2) => \indvar_flatten_fu_110_reg[8]_i_1_n_5\,
      O(1) => \indvar_flatten_fu_110_reg[8]_i_1_n_6\,
      O(0) => \indvar_flatten_fu_110_reg[8]_i_1_n_7\,
      S(3) => indvar_flatten_fu_110_reg(11),
      S(2) => \indvar_flatten_fu_110[8]_i_2_n_0\,
      S(1 downto 0) => indvar_flatten_fu_110_reg(9 downto 8)
    );
\indvar_flatten_fu_110_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_118,
      D => \indvar_flatten_fu_110_reg[8]_i_1_n_6\,
      Q => indvar_flatten_fu_110_reg(9),
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\j_fu_102[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => j_mid2_reg_593_reg(0),
      I1 => ap_enable_reg_pp0_iter2_reg_n_0,
      I2 => \j_fu_102_reg_n_0_[0]\,
      O => \j_fu_102[0]_i_1_n_0\
    );
\j_fu_102[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => j_mid2_reg_593_reg(0),
      I1 => j_mid2_reg_593_reg(1),
      I2 => ap_enable_reg_pp0_iter2_reg_n_0,
      I3 => \j_fu_102_reg_n_0_[1]\,
      O => \j_fu_102[1]_i_1_n_0\
    );
\j_fu_102[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78FF7800"
    )
        port map (
      I0 => j_mid2_reg_593_reg(1),
      I1 => j_mid2_reg_593_reg(0),
      I2 => j_mid2_reg_593_reg(2),
      I3 => ap_enable_reg_pp0_iter2_reg_n_0,
      I4 => \j_fu_102_reg_n_0_[2]\,
      O => \j_fu_102[2]_i_1_n_0\
    );
\j_fu_102[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80FFFF7F800000"
    )
        port map (
      I0 => j_mid2_reg_593_reg(2),
      I1 => j_mid2_reg_593_reg(0),
      I2 => j_mid2_reg_593_reg(1),
      I3 => j_mid2_reg_593_reg(3),
      I4 => ap_enable_reg_pp0_iter2_reg_n_0,
      I5 => \j_fu_102_reg_n_0_[3]\,
      O => \j_fu_102[3]_i_1_n_0\
    );
\j_fu_102[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80FFFF7F800000"
    )
        port map (
      I0 => j_mid2_reg_593_reg(3),
      I1 => \j_fu_102[4]_i_2_n_0\,
      I2 => j_mid2_reg_593_reg(2),
      I3 => j_mid2_reg_593_reg(4),
      I4 => ap_enable_reg_pp0_iter2_reg_n_0,
      I5 => \j_fu_102_reg_n_0_[4]\,
      O => \j_fu_102[4]_i_1_n_0\
    );
\j_fu_102[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => j_mid2_reg_593_reg(0),
      I1 => j_mid2_reg_593_reg(1),
      O => \j_fu_102[4]_i_2_n_0\
    );
\j_fu_102[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D2FFD200"
    )
        port map (
      I0 => j_mid2_reg_593_reg(4),
      I1 => \j_fu_102[5]_i_4_n_0\,
      I2 => j_mid2_reg_593_reg(5),
      I3 => ap_enable_reg_pp0_iter2_reg_n_0,
      I4 => \j_fu_102_reg_n_0_[5]\,
      O => \j_fu_102[5]_i_3_n_0\
    );
\j_fu_102[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => j_mid2_reg_593_reg(2),
      I1 => j_mid2_reg_593_reg(0),
      I2 => j_mid2_reg_593_reg(1),
      I3 => j_mid2_reg_593_reg(3),
      O => \j_fu_102[5]_i_4_n_0\
    );
\j_fu_102_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_1182,
      D => \j_fu_102[0]_i_1_n_0\,
      Q => \j_fu_102_reg_n_0_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\j_fu_102_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_1182,
      D => \j_fu_102[1]_i_1_n_0\,
      Q => \j_fu_102_reg_n_0_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\j_fu_102_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_1182,
      D => \j_fu_102[2]_i_1_n_0\,
      Q => \j_fu_102_reg_n_0_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\j_fu_102_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_1182,
      D => \j_fu_102[3]_i_1_n_0\,
      Q => \j_fu_102_reg_n_0_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\j_fu_102_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_1182,
      D => \j_fu_102[4]_i_1_n_0\,
      Q => \j_fu_102_reg_n_0_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\j_fu_102_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_1182,
      D => \j_fu_102[5]_i_3_n_0\,
      Q => \j_fu_102_reg_n_0_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\j_mid2_reg_593_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_1182,
      D => \j_fu_102[0]_i_1_n_0\,
      Q => j_mid2_reg_593_reg(0),
      R => j_mid2_reg_593
    );
\j_mid2_reg_593_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_1182,
      D => \j_fu_102[1]_i_1_n_0\,
      Q => j_mid2_reg_593_reg(1),
      R => j_mid2_reg_593
    );
\j_mid2_reg_593_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_1182,
      D => \j_fu_102[2]_i_1_n_0\,
      Q => j_mid2_reg_593_reg(2),
      R => j_mid2_reg_593
    );
\j_mid2_reg_593_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_1182,
      D => \j_fu_102[3]_i_1_n_0\,
      Q => j_mid2_reg_593_reg(3),
      R => j_mid2_reg_593
    );
\j_mid2_reg_593_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_1182,
      D => \j_fu_102[4]_i_1_n_0\,
      Q => j_mid2_reg_593_reg(4),
      R => j_mid2_reg_593
    );
\j_mid2_reg_593_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten12_fu_1182,
      D => \j_fu_102[5]_i_3_n_0\,
      Q => j_mid2_reg_593_reg(5),
      R => j_mid2_reg_593
    );
mac_muladd_5ns_4ns_5ns_7_4_1_U5: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_5ns_4ns_5ns_7_4_1
     port map (
      CO(0) => mac_muladd_5ns_4ns_5ns_7_4_1_U5_n_0,
      DI(0) => mul_6ns_8ns_13_1_1_U3_n_7,
      O(0) => mac_muladd_5ns_4ns_5ns_7_4_1_U5_n_1,
      Q(6 downto 0) => P(6 downto 0),
      S(0) => mul_6ns_8ns_13_1_1_U3_n_9,
      a_reg(4 downto 0) => a_reg(4 downto 0),
      ap_block_pp0_stage0_subdone_grp0_done_reg => ap_block_pp0_stage0_subdone_grp0_done_reg,
      ap_clk => ap_clk,
      \m_reg_reg[6]\(1) => mul_6ns_8ns_13_1_1_U3_n_5,
      \m_reg_reg[6]\(0) => mul_6ns_8ns_13_1_1_U3_n_6,
      \m_reg_reg[6]_0\(0) => mul_6ns_8ns_13_1_1_U3_n_8,
      tmp_1_reg_606_pp0_iter4_reg(4 downto 0) => tmp_1_reg_606_pp0_iter4_reg(4 downto 0)
    );
mul_6ns_8ns_13_1_1_U3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_6ns_8ns_13_1_1
     port map (
      CO(0) => mac_muladd_5ns_4ns_5ns_7_4_1_U5_n_0,
      D(5 downto 0) => select_ln30_fu_381_p3(5 downto 0),
      DI(0) => mul_6ns_8ns_13_1_1_U3_n_7,
      O(0) => mac_muladd_5ns_4ns_5ns_7_4_1_U5_n_1,
      S(0) => mul_6ns_8ns_13_1_1_U3_n_9,
      a_reg(4 downto 0) => a_reg(4 downto 0),
      ap_block_pp0_stage0_subdone_grp0_done_reg => ap_block_pp0_stage0_subdone_grp0_done_reg,
      ap_clk => ap_clk,
      tmp_product_0(1) => mul_6ns_8ns_13_1_1_U3_n_5,
      tmp_product_0(0) => mul_6ns_8ns_13_1_1_U3_n_6,
      tmp_product_1(0) => mul_6ns_8ns_13_1_1_U3_n_8
    );
ram_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_3_ce0,
      I1 => Q(4),
      I2 => ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0,
      I3 => ap_enable_reg_pp0_iter12,
      I4 => Q(2),
      O => in_buf_3_ce0
    );
ram_reg_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter12,
      I1 => ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0,
      O => grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_in_buf_3_ce0
    );
\tmp_1_reg_606_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => tmp_1_reg_606_pp0_iter3_reg(0),
      Q => tmp_1_reg_606_pp0_iter4_reg(0),
      R => '0'
    );
\tmp_1_reg_606_pp0_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => tmp_1_reg_606_pp0_iter3_reg(1),
      Q => tmp_1_reg_606_pp0_iter4_reg(1),
      R => '0'
    );
\tmp_1_reg_606_pp0_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => tmp_1_reg_606_pp0_iter3_reg(2),
      Q => tmp_1_reg_606_pp0_iter4_reg(2),
      R => '0'
    );
\tmp_1_reg_606_pp0_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => tmp_1_reg_606_pp0_iter3_reg(3),
      Q => tmp_1_reg_606_pp0_iter4_reg(3),
      R => '0'
    );
\tmp_1_reg_606_pp0_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => tmp_1_reg_606_pp0_iter3_reg(4),
      Q => tmp_1_reg_606_pp0_iter4_reg(4),
      R => '0'
    );
tmp_1_reg_606_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 6) => B"000000000000000000000000",
      A(5) => \j_fu_102[5]_i_3_n_0\,
      A(4) => \j_fu_102[4]_i_1_n_0\,
      A(3) => \j_fu_102[3]_i_1_n_0\,
      A(2) => \j_fu_102[2]_i_1_n_0\,
      A(1) => \j_fu_102[1]_i_1_n_0\,
      A(0) => \j_fu_102[0]_i_1_n_0\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_1_reg_606_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000001010110",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_1_reg_606_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_1_reg_606_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_1_reg_606_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => indvar_flatten12_fu_1182,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone_grp0_done_reg,
      CEP => ap_block_pp0_stage0_subdone_grp0_done_reg,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_1_reg_606_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_1_reg_606_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 13) => NLW_tmp_1_reg_606_reg_P_UNCONNECTED(47 downto 13),
      P(12 downto 8) => tmp_1_reg_606_pp0_iter3_reg(4 downto 0),
      P(7) => tmp_1_reg_606_reg_n_98,
      P(6) => tmp_1_reg_606_reg_n_99,
      P(5) => tmp_1_reg_606_reg_n_100,
      P(4) => tmp_1_reg_606_reg_n_101,
      P(3) => tmp_1_reg_606_reg_n_102,
      P(2) => tmp_1_reg_606_reg_n_103,
      P(1) => tmp_1_reg_606_reg_n_104,
      P(0) => tmp_1_reg_606_reg_n_105,
      PATTERNBDETECT => NLW_tmp_1_reg_606_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_1_reg_606_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_1_reg_606_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => j_mid2_reg_593,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_1_reg_606_reg_UNDERFLOW_UNCONNECTED
    );
tmp_1_reg_606_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F400F4"
    )
        port map (
      I0 => \and_ln29_reg_588[0]_i_2_n_0\,
      I1 => indvar_flatten_fu_110_reg(10),
      I2 => \and_ln29_reg_588[0]_i_3_n_0\,
      I3 => \^ap_enable_reg_pp0_iter11\,
      I4 => gmem_0_RVALID,
      O => j_mid2_reg_593
    );
urem_6ns_3ns_2_10_1_U2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_urem_6ns_3ns_2_10_1
     port map (
      Q(5 downto 0) => j_mid2_reg_593_reg(5 downto 0),
      ap_block_pp0_stage0_subdone_grp0_done_reg => ap_block_pp0_stage0_subdone_grp0_done_reg,
      ap_clk => ap_clk,
      ap_clk_0 => urem_6ns_3ns_2_10_1_U2_n_0,
      ap_clk_1 => urem_6ns_3ns_2_10_1_U2_n_1
    );
urem_6ns_3ns_2_10_1_U4: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_urem_6ns_3ns_2_10_1_24
     port map (
      D(5 downto 0) => select_ln30_fu_381_p3(5 downto 0),
      Q(0) => Q(2),
      WEA(0) => WEA(0),
      and_ln29_reg_588 => and_ln29_reg_588,
      \ap_CS_fsm_reg[10]\(0) => \ap_CS_fsm_reg[10]\(0),
      \ap_CS_fsm_reg[10]_0\(0) => \ap_CS_fsm_reg[10]_0\(0),
      \ap_CS_fsm_reg[10]_1\(0) => \ap_CS_fsm_reg[10]_1\(0),
      \ap_CS_fsm_reg[10]_2\(0) => \ap_CS_fsm_reg[10]_2\(0),
      \ap_CS_fsm_reg[10]_3\(0) => \ap_CS_fsm_reg[10]_3\(0),
      \ap_CS_fsm_reg[10]_4\(0) => \ap_CS_fsm_reg[10]_4\(0),
      \ap_CS_fsm_reg[10]_5\(0) => \ap_CS_fsm_reg[10]_5\(0),
      \ap_CS_fsm_reg[10]_6\(0) => \ap_CS_fsm_reg[10]_6\(0),
      ap_block_pp0_stage0_subdone_grp0_done_reg => ap_block_pp0_stage0_subdone_grp0_done_reg,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter12 => ap_enable_reg_pp0_iter12,
      grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_in_buf_3_ce0 => grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_in_buf_3_ce0,
      icmp_ln30_reg_582 => icmp_ln30_reg_582,
      \loop[4].dividend_tmp_reg[5][5]__0\ => ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0,
      tmp_product(5) => \i_fu_106_reg_n_0_[5]\,
      tmp_product(4) => \i_fu_106_reg_n_0_[4]\,
      tmp_product(3) => \i_fu_106_reg_n_0_[3]\,
      tmp_product(2) => \i_fu_106_reg_n_0_[2]\,
      tmp_product(1) => \i_fu_106_reg_n_0_[1]\,
      tmp_product(0) => \i_fu_106_reg_n_0_[0]\,
      urem_ln31_reg_631(1 downto 0) => urem_ln31_reg_631(1 downto 0)
    );
\urem_ln31_reg_631_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => urem_6ns_3ns_2_10_1_U2_n_1,
      Q => urem_ln31_reg_631(0),
      R => '0'
    );
\urem_ln31_reg_631_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone_grp0_done_reg,
      D => urem_6ns_3ns_2_10_1_U2_n_0,
      Q => urem_ln31_reg_631(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_burst_converter is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : out STD_LOGIC_VECTOR ( 61 downto 0 );
    ost_ctrl_valid : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    \could_multi_bursts.burst_valid_reg\ : out STD_LOGIC;
    push : out STD_LOGIC;
    ost_ctrl_info : out STD_LOGIC;
    \could_multi_bursts.burst_len_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \data_p1_reg[0]\ : in STD_LOGIC;
    \bus_wide_gen.offset_full_n\ : in STD_LOGIC;
    ost_ctrl_ready : in STD_LOGIC;
    local_BURST_AWREADY : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 69 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_burst_converter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_burst_converter is
begin
burst_sequential: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_burst_sequential
     port map (
      D(69 downto 0) => D(69 downto 0),
      E(0) => ost_ctrl_valid,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \bus_wide_gen.offset_full_n\ => \bus_wide_gen.offset_full_n\,
      \could_multi_bursts.burst_len_reg[3]_0\(3 downto 0) => \could_multi_bursts.burst_len_reg[3]\(3 downto 0),
      \could_multi_bursts.burst_valid_reg_0\ => \could_multi_bursts.burst_valid_reg\,
      \data_p1_reg[0]\ => \data_p1_reg[0]\,
      \data_p2_reg[0]\(0) => E(0),
      \in\(61 downto 0) => \in\(61 downto 0),
      local_BURST_AWREADY => local_BURST_AWREADY,
      ost_ctrl_info => ost_ctrl_info,
      ost_ctrl_ready => ost_ctrl_ready,
      push => push,
      s_ready_t_reg => s_ready_t_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_burst_converter_50 is
  port (
    m_axi_gmem_ARADDR : out STD_LOGIC_VECTOR ( 61 downto 0 );
    ost_ctrl_valid : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    \could_multi_bursts.burst_valid_reg\ : out STD_LOGIC;
    \could_multi_bursts.sect_handling_reg\ : out STD_LOGIC;
    \num_data_cnt1__0\ : out STD_LOGIC;
    push : out STD_LOGIC;
    ost_ctrl_info : out STD_LOGIC;
    m_axi_gmem_ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \data_p1_reg[0]\ : in STD_LOGIC;
    \bus_wide_gen.offset_full_n\ : in STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    ost_ctrl_ready : in STD_LOGIC;
    local_BURST_RREADY : in STD_LOGIC;
    ost_ctrl_empty_n : in STD_LOGIC;
    \dout_reg[0]\ : in STD_LOGIC;
    \data_p2_reg[81]\ : in STD_LOGIC_VECTOR ( 69 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_burst_converter_50 : entity is "depthwise_conv_gmem_m_axi_burst_converter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_burst_converter_50;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_burst_converter_50 is
begin
burst_sequential: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_burst_sequential_51
     port map (
      E(0) => ost_ctrl_valid,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \bus_wide_gen.offset_full_n\ => \bus_wide_gen.offset_full_n\,
      \could_multi_bursts.burst_valid_reg_0\ => \could_multi_bursts.burst_valid_reg\,
      \could_multi_bursts.sect_handling_reg_0\ => \could_multi_bursts.sect_handling_reg\,
      \data_p1_reg[0]\ => \data_p1_reg[0]\,
      \data_p2_reg[0]\(0) => E(0),
      \data_p2_reg[81]\(69 downto 0) => \data_p2_reg[81]\(69 downto 0),
      \dout_reg[0]\ => \dout_reg[0]\,
      local_BURST_RREADY => local_BURST_RREADY,
      m_axi_gmem_ARADDR(61 downto 0) => m_axi_gmem_ARADDR(61 downto 0),
      m_axi_gmem_ARLEN(3 downto 0) => m_axi_gmem_ARLEN(3 downto 0),
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      \num_data_cnt1__0\ => \num_data_cnt1__0\,
      ost_ctrl_empty_n => ost_ctrl_empty_n,
      ost_ctrl_info => ost_ctrl_info,
      ost_ctrl_ready => ost_ctrl_ready,
      push => push,
      s_ready_t_reg => s_ready_t_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_load is
  port (
    push : out STD_LOGIC;
    \bus_wide_gen.offset_full_n\ : out STD_LOGIC;
    full_n_reg : out STD_LOGIC;
    local_CHN_RREADY : out STD_LOGIC;
    tmp_valid_reg_0 : out STD_LOGIC;
    local_BURST_RREADY : out STD_LOGIC;
    \bus_wide_gen.data_valid_reg_0\ : out STD_LOGIC;
    indvar_flatten12_fu_1182 : out STD_LOGIC;
    \ap_CS_fsm_reg[19]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_len_reg[17]_0\ : out STD_LOGIC_VECTOR ( 69 downto 0 );
    full_n_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[10]\ : out STD_LOGIC;
    \bus_wide_gen.data_buf_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_reg : in STD_LOGIC_VECTOR ( 32 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter11 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    local_CHN_ARREADY : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[31]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    mem_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.ready_for_data__0\ : in STD_LOGIC;
    \dout_reg[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \dout_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_load;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_load is
  signal buff_rdata_n_1 : STD_LOGIC;
  signal buff_rdata_n_10 : STD_LOGIC;
  signal buff_rdata_n_11 : STD_LOGIC;
  signal buff_rdata_n_12 : STD_LOGIC;
  signal buff_rdata_n_13 : STD_LOGIC;
  signal buff_rdata_n_14 : STD_LOGIC;
  signal buff_rdata_n_15 : STD_LOGIC;
  signal buff_rdata_n_16 : STD_LOGIC;
  signal buff_rdata_n_17 : STD_LOGIC;
  signal buff_rdata_n_18 : STD_LOGIC;
  signal buff_rdata_n_19 : STD_LOGIC;
  signal buff_rdata_n_2 : STD_LOGIC;
  signal buff_rdata_n_20 : STD_LOGIC;
  signal buff_rdata_n_21 : STD_LOGIC;
  signal buff_rdata_n_22 : STD_LOGIC;
  signal buff_rdata_n_23 : STD_LOGIC;
  signal buff_rdata_n_24 : STD_LOGIC;
  signal buff_rdata_n_25 : STD_LOGIC;
  signal buff_rdata_n_26 : STD_LOGIC;
  signal buff_rdata_n_27 : STD_LOGIC;
  signal buff_rdata_n_28 : STD_LOGIC;
  signal buff_rdata_n_29 : STD_LOGIC;
  signal buff_rdata_n_3 : STD_LOGIC;
  signal buff_rdata_n_30 : STD_LOGIC;
  signal buff_rdata_n_31 : STD_LOGIC;
  signal buff_rdata_n_32 : STD_LOGIC;
  signal buff_rdata_n_4 : STD_LOGIC;
  signal buff_rdata_n_40 : STD_LOGIC;
  signal buff_rdata_n_48 : STD_LOGIC;
  signal buff_rdata_n_5 : STD_LOGIC;
  signal buff_rdata_n_54 : STD_LOGIC;
  signal buff_rdata_n_55 : STD_LOGIC;
  signal buff_rdata_n_56 : STD_LOGIC;
  signal buff_rdata_n_57 : STD_LOGIC;
  signal buff_rdata_n_58 : STD_LOGIC;
  signal buff_rdata_n_59 : STD_LOGIC;
  signal buff_rdata_n_6 : STD_LOGIC;
  signal buff_rdata_n_60 : STD_LOGIC;
  signal buff_rdata_n_61 : STD_LOGIC;
  signal buff_rdata_n_62 : STD_LOGIC;
  signal buff_rdata_n_63 : STD_LOGIC;
  signal buff_rdata_n_64 : STD_LOGIC;
  signal buff_rdata_n_65 : STD_LOGIC;
  signal buff_rdata_n_66 : STD_LOGIC;
  signal buff_rdata_n_67 : STD_LOGIC;
  signal buff_rdata_n_68 : STD_LOGIC;
  signal buff_rdata_n_69 : STD_LOGIC;
  signal buff_rdata_n_7 : STD_LOGIC;
  signal buff_rdata_n_8 : STD_LOGIC;
  signal buff_rdata_n_9 : STD_LOGIC;
  signal \bus_wide_gen.data_buf1__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \bus_wide_gen.data_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[12]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[13]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[14]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[15]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[16]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[17]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[18]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[19]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[20]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[21]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[22]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[23]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[24]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[25]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[26]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[27]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[28]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[29]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[30]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[31]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal \^bus_wide_gen.data_valid_reg_0\ : STD_LOGIC;
  signal \bus_wide_gen.first_data_pred_reg_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.first_split_pred_reg_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_data__0\ : STD_LOGIC;
  signal \bus_wide_gen.last_split0__2\ : STD_LOGIC;
  signal \^bus_wide_gen.offset_full_n\ : STD_LOGIC;
  signal \bus_wide_gen.offset_valid\ : STD_LOGIC;
  signal \bus_wide_gen.rdata_last\ : STD_LOGIC;
  signal \bus_wide_gen.rdata_valid\ : STD_LOGIC;
  signal \bus_wide_gen.rreq_offset_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.rreq_offset_n_9\ : STD_LOGIC;
  signal \bus_wide_gen.rs_rdata_int_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.rs_rdata_int_n_12\ : STD_LOGIC;
  signal \bus_wide_gen.rs_rdata_int_n_13\ : STD_LOGIC;
  signal \bus_wide_gen.rs_rdata_int_n_14\ : STD_LOGIC;
  signal \bus_wide_gen.rs_rdata_int_n_15\ : STD_LOGIC;
  signal \bus_wide_gen.rs_rdata_int_n_16\ : STD_LOGIC;
  signal \bus_wide_gen.rs_rdata_int_n_17\ : STD_LOGIC;
  signal \bus_wide_gen.rs_rdata_int_n_18\ : STD_LOGIC;
  signal \bus_wide_gen.rs_rdata_int_n_19\ : STD_LOGIC;
  signal \bus_wide_gen.rs_rdata_int_n_20\ : STD_LOGIC;
  signal \bus_wide_gen.rs_rdata_int_n_21\ : STD_LOGIC;
  signal \bus_wide_gen.rs_rdata_int_n_22\ : STD_LOGIC;
  signal \bus_wide_gen.rs_rdata_int_n_23\ : STD_LOGIC;
  signal \bus_wide_gen.rs_rdata_int_n_24\ : STD_LOGIC;
  signal \bus_wide_gen.rs_rdata_int_n_25\ : STD_LOGIC;
  signal \bus_wide_gen.rs_rdata_int_n_26\ : STD_LOGIC;
  signal \bus_wide_gen.rs_rdata_int_n_27\ : STD_LOGIC;
  signal \bus_wide_gen.rs_rdata_int_n_28\ : STD_LOGIC;
  signal \bus_wide_gen.rs_rdata_int_n_29\ : STD_LOGIC;
  signal \bus_wide_gen.rs_rdata_int_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.rs_rdata_int_n_30\ : STD_LOGIC;
  signal \bus_wide_gen.rs_rdata_int_n_31\ : STD_LOGIC;
  signal \bus_wide_gen.rs_rdata_int_n_32\ : STD_LOGIC;
  signal \bus_wide_gen.rs_rdata_int_n_33\ : STD_LOGIC;
  signal \bus_wide_gen.rs_rdata_int_n_34\ : STD_LOGIC;
  signal \bus_wide_gen.rs_rdata_int_n_35\ : STD_LOGIC;
  signal \bus_wide_gen.rs_rdata_int_n_36\ : STD_LOGIC;
  signal \bus_wide_gen.rs_rdata_int_n_37\ : STD_LOGIC;
  signal \bus_wide_gen.rs_rdata_int_n_38\ : STD_LOGIC;
  signal \bus_wide_gen.rs_rdata_int_n_39\ : STD_LOGIC;
  signal \bus_wide_gen.rs_rdata_int_n_40\ : STD_LOGIC;
  signal \bus_wide_gen.rs_rdata_int_n_41\ : STD_LOGIC;
  signal \bus_wide_gen.rs_rdata_int_n_42\ : STD_LOGIC;
  signal \bus_wide_gen.rs_rdata_int_n_43\ : STD_LOGIC;
  signal \bus_wide_gen.rs_rdata_int_n_44\ : STD_LOGIC;
  signal \bus_wide_gen.rs_rdata_int_n_45\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt1__0\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal fifo_rreq_n_10 : STD_LOGIC;
  signal fifo_rreq_n_11 : STD_LOGIC;
  signal fifo_rreq_n_12 : STD_LOGIC;
  signal fifo_rreq_n_13 : STD_LOGIC;
  signal fifo_rreq_n_14 : STD_LOGIC;
  signal fifo_rreq_n_15 : STD_LOGIC;
  signal fifo_rreq_n_16 : STD_LOGIC;
  signal fifo_rreq_n_17 : STD_LOGIC;
  signal fifo_rreq_n_18 : STD_LOGIC;
  signal fifo_rreq_n_19 : STD_LOGIC;
  signal fifo_rreq_n_2 : STD_LOGIC;
  signal fifo_rreq_n_20 : STD_LOGIC;
  signal fifo_rreq_n_21 : STD_LOGIC;
  signal fifo_rreq_n_22 : STD_LOGIC;
  signal fifo_rreq_n_23 : STD_LOGIC;
  signal fifo_rreq_n_24 : STD_LOGIC;
  signal fifo_rreq_n_25 : STD_LOGIC;
  signal fifo_rreq_n_26 : STD_LOGIC;
  signal fifo_rreq_n_27 : STD_LOGIC;
  signal fifo_rreq_n_28 : STD_LOGIC;
  signal fifo_rreq_n_29 : STD_LOGIC;
  signal fifo_rreq_n_3 : STD_LOGIC;
  signal fifo_rreq_n_30 : STD_LOGIC;
  signal fifo_rreq_n_31 : STD_LOGIC;
  signal fifo_rreq_n_32 : STD_LOGIC;
  signal fifo_rreq_n_33 : STD_LOGIC;
  signal fifo_rreq_n_34 : STD_LOGIC;
  signal fifo_rreq_n_35 : STD_LOGIC;
  signal fifo_rreq_n_36 : STD_LOGIC;
  signal fifo_rreq_n_37 : STD_LOGIC;
  signal fifo_rreq_n_38 : STD_LOGIC;
  signal fifo_rreq_n_39 : STD_LOGIC;
  signal fifo_rreq_n_40 : STD_LOGIC;
  signal fifo_rreq_n_41 : STD_LOGIC;
  signal fifo_rreq_n_42 : STD_LOGIC;
  signal fifo_rreq_n_43 : STD_LOGIC;
  signal fifo_rreq_n_44 : STD_LOGIC;
  signal fifo_rreq_n_45 : STD_LOGIC;
  signal fifo_rreq_n_46 : STD_LOGIC;
  signal fifo_rreq_n_47 : STD_LOGIC;
  signal fifo_rreq_n_48 : STD_LOGIC;
  signal fifo_rreq_n_49 : STD_LOGIC;
  signal fifo_rreq_n_50 : STD_LOGIC;
  signal fifo_rreq_n_51 : STD_LOGIC;
  signal fifo_rreq_n_52 : STD_LOGIC;
  signal fifo_rreq_n_53 : STD_LOGIC;
  signal fifo_rreq_n_54 : STD_LOGIC;
  signal fifo_rreq_n_55 : STD_LOGIC;
  signal fifo_rreq_n_56 : STD_LOGIC;
  signal fifo_rreq_n_57 : STD_LOGIC;
  signal fifo_rreq_n_58 : STD_LOGIC;
  signal fifo_rreq_n_59 : STD_LOGIC;
  signal fifo_rreq_n_60 : STD_LOGIC;
  signal fifo_rreq_n_61 : STD_LOGIC;
  signal fifo_rreq_n_62 : STD_LOGIC;
  signal fifo_rreq_n_63 : STD_LOGIC;
  signal fifo_rreq_n_64 : STD_LOGIC;
  signal fifo_rreq_n_65 : STD_LOGIC;
  signal fifo_rreq_n_66 : STD_LOGIC;
  signal fifo_rreq_n_67 : STD_LOGIC;
  signal fifo_rreq_n_68 : STD_LOGIC;
  signal fifo_rreq_n_69 : STD_LOGIC;
  signal fifo_rreq_n_7 : STD_LOGIC;
  signal fifo_rreq_n_70 : STD_LOGIC;
  signal fifo_rreq_n_72 : STD_LOGIC;
  signal fifo_rreq_n_8 : STD_LOGIC;
  signal fifo_rreq_n_9 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal local_AXI_RLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal local_AXI_RREADY : STD_LOGIC;
  signal local_AXI_RVALID : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal next_rreq : STD_LOGIC;
  signal num_data_cnt_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal out_rreq_pack : STD_LOGIC_VECTOR ( 78 downto 68 );
  signal \p_0_out__21_carry__0_n_1\ : STD_LOGIC;
  signal \p_0_out__21_carry__0_n_2\ : STD_LOGIC;
  signal \p_0_out__21_carry__0_n_3\ : STD_LOGIC;
  signal \p_0_out__21_carry__0_n_4\ : STD_LOGIC;
  signal \p_0_out__21_carry__0_n_5\ : STD_LOGIC;
  signal \p_0_out__21_carry__0_n_6\ : STD_LOGIC;
  signal \p_0_out__21_carry__0_n_7\ : STD_LOGIC;
  signal \p_0_out__21_carry_n_0\ : STD_LOGIC;
  signal \p_0_out__21_carry_n_1\ : STD_LOGIC;
  signal \p_0_out__21_carry_n_2\ : STD_LOGIC;
  signal \p_0_out__21_carry_n_3\ : STD_LOGIC;
  signal \p_0_out__21_carry_n_4\ : STD_LOGIC;
  signal \p_0_out__21_carry_n_5\ : STD_LOGIC;
  signal \p_0_out__21_carry_n_6\ : STD_LOGIC;
  signal \p_0_out__21_carry_n_7\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_4\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_5\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_6\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_7\ : STD_LOGIC;
  signal p_0_out_carry_n_0 : STD_LOGIC;
  signal p_0_out_carry_n_1 : STD_LOGIC;
  signal p_0_out_carry_n_2 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal p_0_out_carry_n_4 : STD_LOGIC;
  signal p_0_out_carry_n_5 : STD_LOGIC;
  signal p_0_out_carry_n_6 : STD_LOGIC;
  signal p_0_out_carry_n_7 : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_20_in : STD_LOGIC;
  signal p_21_in : STD_LOGIC;
  signal p_22_in : STD_LOGIC;
  signal \pop_dout__0\ : STD_LOGIC;
  signal ready_for_outstanding : STD_LOGIC;
  signal \ready_for_rreq0__0\ : STD_LOGIC;
  signal tmp_len0 : STD_LOGIC_VECTOR ( 17 downto 6 );
  signal tmp_len0_carry_n_1 : STD_LOGIC;
  signal tmp_len0_carry_n_2 : STD_LOGIC;
  signal tmp_len0_carry_n_3 : STD_LOGIC;
  signal \^tmp_len_reg[17]_0\ : STD_LOGIC_VECTOR ( 69 downto 0 );
  signal \^tmp_valid_reg_0\ : STD_LOGIC;
  signal \NLW_p_0_out__21_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_0_out_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_len0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \p_0_out__21_carry\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \p_0_out__21_carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \p_0_out__21_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_0_out__21_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of p_0_out_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS of p_0_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \p_0_out_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of tmp_len0_carry : label is "{SYNTH-8 {cell *THIS*}}";
begin
  \bus_wide_gen.data_valid_reg_0\ <= \^bus_wide_gen.data_valid_reg_0\;
  \bus_wide_gen.offset_full_n\ <= \^bus_wide_gen.offset_full_n\;
  \tmp_len_reg[17]_0\(69 downto 0) <= \^tmp_len_reg[17]_0\(69 downto 0);
  tmp_valid_reg_0 <= \^tmp_valid_reg_0\;
buff_rdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized7\
     port map (
      D(32) => local_AXI_RLAST(0),
      D(31) => buff_rdata_n_1,
      D(30) => buff_rdata_n_2,
      D(29) => buff_rdata_n_3,
      D(28) => buff_rdata_n_4,
      D(27) => buff_rdata_n_5,
      D(26) => buff_rdata_n_6,
      D(25) => buff_rdata_n_7,
      D(24) => buff_rdata_n_8,
      D(23) => buff_rdata_n_9,
      D(22) => buff_rdata_n_10,
      D(21) => buff_rdata_n_11,
      D(20) => buff_rdata_n_12,
      D(19) => buff_rdata_n_13,
      D(18) => buff_rdata_n_14,
      D(17) => buff_rdata_n_15,
      D(16) => buff_rdata_n_16,
      D(15) => buff_rdata_n_17,
      D(14) => buff_rdata_n_18,
      D(13) => buff_rdata_n_19,
      D(12) => buff_rdata_n_20,
      D(11) => buff_rdata_n_21,
      D(10) => buff_rdata_n_22,
      D(9) => buff_rdata_n_23,
      D(8) => buff_rdata_n_24,
      D(7) => buff_rdata_n_25,
      D(6) => buff_rdata_n_26,
      D(5) => buff_rdata_n_27,
      D(4) => buff_rdata_n_28,
      D(3) => buff_rdata_n_29,
      D(2) => buff_rdata_n_30,
      D(1) => buff_rdata_n_31,
      D(0) => buff_rdata_n_32,
      DI(3 downto 1) => mOutPtr_reg(3 downto 1),
      DI(0) => buff_rdata_n_40,
      DIPADIP(0) => DIPADIP(0),
      E(0) => push,
      Q(3 downto 1) => mOutPtr_reg(6 downto 4),
      Q(0) => mOutPtr_reg(0),
      S(3) => buff_rdata_n_54,
      S(2) => buff_rdata_n_55,
      S(1) => buff_rdata_n_56,
      S(0) => buff_rdata_n_57,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      dout_vld_reg_0(0) => load_p2,
      full_n_reg_0 => local_CHN_RREADY,
      local_AXI_RREADY => local_AXI_RREADY,
      local_AXI_RVALID => local_AXI_RVALID,
      \mOutPtr_reg[7]_0\(3) => buff_rdata_n_62,
      \mOutPtr_reg[7]_0\(2) => buff_rdata_n_63,
      \mOutPtr_reg[7]_0\(1) => buff_rdata_n_64,
      \mOutPtr_reg[7]_0\(0) => buff_rdata_n_65,
      \mOutPtr_reg[8]_0\(7) => \p_0_out_carry__0_n_4\,
      \mOutPtr_reg[8]_0\(6) => \p_0_out_carry__0_n_5\,
      \mOutPtr_reg[8]_0\(5) => \p_0_out_carry__0_n_6\,
      \mOutPtr_reg[8]_0\(4) => \p_0_out_carry__0_n_7\,
      \mOutPtr_reg[8]_0\(3) => p_0_out_carry_n_4,
      \mOutPtr_reg[8]_0\(2) => p_0_out_carry_n_5,
      \mOutPtr_reg[8]_0\(1) => p_0_out_carry_n_6,
      \mOutPtr_reg[8]_0\(0) => p_0_out_carry_n_7,
      mem_reg(32 downto 0) => mem_reg(32 downto 0),
      mem_reg_0(0) => mem_reg_0(0),
      \num_data_cnt_reg[3]_0\(3 downto 1) => num_data_cnt_reg(3 downto 1),
      \num_data_cnt_reg[3]_0\(0) => buff_rdata_n_48,
      \num_data_cnt_reg[3]_1\(3) => buff_rdata_n_58,
      \num_data_cnt_reg[3]_1\(2) => buff_rdata_n_59,
      \num_data_cnt_reg[3]_1\(1) => buff_rdata_n_60,
      \num_data_cnt_reg[3]_1\(0) => buff_rdata_n_61,
      \num_data_cnt_reg[6]_0\(3 downto 1) => num_data_cnt_reg(6 downto 4),
      \num_data_cnt_reg[6]_0\(0) => num_data_cnt_reg(0),
      \num_data_cnt_reg[7]_0\(3) => buff_rdata_n_66,
      \num_data_cnt_reg[7]_0\(2) => buff_rdata_n_67,
      \num_data_cnt_reg[7]_0\(1) => buff_rdata_n_68,
      \num_data_cnt_reg[7]_0\(0) => buff_rdata_n_69,
      \num_data_cnt_reg[8]_0\(7) => \p_0_out__21_carry__0_n_4\,
      \num_data_cnt_reg[8]_0\(6) => \p_0_out__21_carry__0_n_5\,
      \num_data_cnt_reg[8]_0\(5) => \p_0_out__21_carry__0_n_6\,
      \num_data_cnt_reg[8]_0\(4) => \p_0_out__21_carry__0_n_7\,
      \num_data_cnt_reg[8]_0\(3) => \p_0_out__21_carry_n_4\,
      \num_data_cnt_reg[8]_0\(2) => \p_0_out__21_carry_n_5\,
      \num_data_cnt_reg[8]_0\(1) => \p_0_out__21_carry_n_6\,
      \num_data_cnt_reg[8]_0\(0) => \p_0_out__21_carry_n_7\,
      ready_for_outstanding => ready_for_outstanding
    );
\bus_wide_gen.data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \bus_wide_gen.rs_rdata_int_n_44\,
      Q => \bus_wide_gen.data_buf_reg[7]_0\(0),
      R => '0'
    );
\bus_wide_gen.data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \bus_wide_gen.rs_rdata_int_n_34\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[10]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \bus_wide_gen.rs_rdata_int_n_33\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[11]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \bus_wide_gen.rs_rdata_int_n_32\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[12]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \bus_wide_gen.rs_rdata_int_n_31\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[13]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \bus_wide_gen.rs_rdata_int_n_30\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[14]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \bus_wide_gen.rs_rdata_int_n_29\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[15]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \bus_wide_gen.rs_rdata_int_n_28\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[16]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \bus_wide_gen.rs_rdata_int_n_27\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[17]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \bus_wide_gen.rs_rdata_int_n_26\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[18]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \bus_wide_gen.rs_rdata_int_n_25\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[19]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \bus_wide_gen.rs_rdata_int_n_43\,
      Q => \bus_wide_gen.data_buf_reg[7]_0\(1),
      R => '0'
    );
\bus_wide_gen.data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \bus_wide_gen.rs_rdata_int_n_24\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[20]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \bus_wide_gen.rs_rdata_int_n_23\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[21]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \bus_wide_gen.rs_rdata_int_n_22\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[22]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \bus_wide_gen.rs_rdata_int_n_21\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[23]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \bus_wide_gen.rs_rdata_int_n_20\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[24]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \bus_wide_gen.rs_rdata_int_n_19\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[25]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \bus_wide_gen.rs_rdata_int_n_18\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[26]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \bus_wide_gen.rs_rdata_int_n_17\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[27]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \bus_wide_gen.rs_rdata_int_n_16\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[28]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \bus_wide_gen.rs_rdata_int_n_15\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[29]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \bus_wide_gen.rs_rdata_int_n_42\,
      Q => \bus_wide_gen.data_buf_reg[7]_0\(2),
      R => '0'
    );
\bus_wide_gen.data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \bus_wide_gen.rs_rdata_int_n_14\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[30]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \bus_wide_gen.rs_rdata_int_n_13\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[31]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \bus_wide_gen.rs_rdata_int_n_41\,
      Q => \bus_wide_gen.data_buf_reg[7]_0\(3),
      R => '0'
    );
\bus_wide_gen.data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \bus_wide_gen.rs_rdata_int_n_40\,
      Q => \bus_wide_gen.data_buf_reg[7]_0\(4),
      R => '0'
    );
\bus_wide_gen.data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \bus_wide_gen.rs_rdata_int_n_39\,
      Q => \bus_wide_gen.data_buf_reg[7]_0\(5),
      R => '0'
    );
\bus_wide_gen.data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \bus_wide_gen.rs_rdata_int_n_38\,
      Q => \bus_wide_gen.data_buf_reg[7]_0\(6),
      R => '0'
    );
\bus_wide_gen.data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \bus_wide_gen.rs_rdata_int_n_37\,
      Q => \bus_wide_gen.data_buf_reg[7]_0\(7),
      R => '0'
    );
\bus_wide_gen.data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \bus_wide_gen.rs_rdata_int_n_36\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[8]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \bus_wide_gen.rs_rdata_int_n_35\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[9]\,
      R => '0'
    );
\bus_wide_gen.data_valid_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.rs_rdata_int_n_12\,
      Q => \^bus_wide_gen.data_valid_reg_0\,
      R => SR(0)
    );
\bus_wide_gen.first_data_pred_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.rs_rdata_int_n_3\,
      Q => \bus_wide_gen.first_data_pred_reg_n_0\,
      R => '0'
    );
\bus_wide_gen.first_split_pred_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.rs_rdata_int_n_1\,
      Q => \bus_wide_gen.first_split_pred_reg_n_0\,
      R => '0'
    );
\bus_wide_gen.rreq_offset\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized6\
     port map (
      E(0) => p_20_in,
      Q(0) => \bus_wide_gen.rdata_last\,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => \bus_wide_gen.rreq_offset_n_8\,
      \bus_wide_gen.last_data__0\ => \bus_wide_gen.last_data__0\,
      \bus_wide_gen.last_split0__2\ => \bus_wide_gen.last_split0__2\,
      \bus_wide_gen.offset_valid\ => \bus_wide_gen.offset_valid\,
      \bus_wide_gen.split_cnt1__0\ => \bus_wide_gen.split_cnt1__0\,
      \bus_wide_gen.split_cnt_buf_reg[1]\ => \bus_wide_gen.rreq_offset_n_9\,
      \bus_wide_gen.split_cnt_buf_reg[1]_0\ => \bus_wide_gen.split_cnt_buf_reg_n_0_[0]\,
      \bus_wide_gen.split_cnt_buf_reg[1]_1\ => \bus_wide_gen.first_data_pred_reg_n_0\,
      \bus_wide_gen.split_cnt_buf_reg[1]_2\ => \bus_wide_gen.first_split_pred_reg_n_0\,
      \bus_wide_gen.split_cnt_buf_reg[1]_3\ => \bus_wide_gen.split_cnt_buf_reg_n_0_[1]\,
      \dout_reg[0]\(0) => \^tmp_len_reg[17]_0\(64),
      \dout_reg[3]\(1 downto 0) => \bus_wide_gen.data_buf1__0\(1 downto 0),
      \dout_reg[3]_0\(0) => \bus_wide_gen.rdata_valid\,
      \dout_reg[3]_1\(1 downto 0) => \^tmp_len_reg[17]_0\(1 downto 0),
      full_n_reg_0 => \^bus_wide_gen.offset_full_n\,
      full_n_reg_1(0) => E(0),
      local_CHN_ARREADY => local_CHN_ARREADY,
      \mOutPtr_reg[0]_0\ => \^tmp_valid_reg_0\,
      p_17_in => p_17_in,
      p_21_in => p_21_in,
      p_22_in => p_22_in,
      \pop_dout__0\ => \pop_dout__0\,
      \ready_for_rreq0__0\ => \ready_for_rreq0__0\
    );
\bus_wide_gen.rs_rdata_int\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_reg_slice
     port map (
      D(32) => local_AXI_RLAST(0),
      D(31) => buff_rdata_n_1,
      D(30) => buff_rdata_n_2,
      D(29) => buff_rdata_n_3,
      D(28) => buff_rdata_n_4,
      D(27) => buff_rdata_n_5,
      D(26) => buff_rdata_n_6,
      D(25) => buff_rdata_n_7,
      D(24) => buff_rdata_n_8,
      D(23) => buff_rdata_n_9,
      D(22) => buff_rdata_n_10,
      D(21) => buff_rdata_n_11,
      D(20) => buff_rdata_n_12,
      D(19) => buff_rdata_n_13,
      D(18) => buff_rdata_n_14,
      D(17) => buff_rdata_n_15,
      D(16) => buff_rdata_n_16,
      D(15) => buff_rdata_n_17,
      D(14) => buff_rdata_n_18,
      D(13) => buff_rdata_n_19,
      D(12) => buff_rdata_n_20,
      D(11) => buff_rdata_n_21,
      D(10) => buff_rdata_n_22,
      D(9) => buff_rdata_n_23,
      D(8) => buff_rdata_n_24,
      D(7) => buff_rdata_n_25,
      D(6) => buff_rdata_n_26,
      D(5) => buff_rdata_n_27,
      D(4) => buff_rdata_n_28,
      D(3) => buff_rdata_n_29,
      D(2) => buff_rdata_n_30,
      D(1) => buff_rdata_n_31,
      D(0) => buff_rdata_n_32,
      E(0) => p_20_in,
      Q(0) => \bus_wide_gen.rdata_last\,
      SR(0) => SR(0),
      \ap_CS_fsm_reg[19]\ => \ap_CS_fsm_reg[19]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter11 => ap_enable_reg_pp0_iter11,
      ap_rst_n => ap_rst_n,
      \bus_wide_gen.data_buf_reg[23]\(23) => \bus_wide_gen.data_buf_reg_n_0_[31]\,
      \bus_wide_gen.data_buf_reg[23]\(22) => \bus_wide_gen.data_buf_reg_n_0_[30]\,
      \bus_wide_gen.data_buf_reg[23]\(21) => \bus_wide_gen.data_buf_reg_n_0_[29]\,
      \bus_wide_gen.data_buf_reg[23]\(20) => \bus_wide_gen.data_buf_reg_n_0_[28]\,
      \bus_wide_gen.data_buf_reg[23]\(19) => \bus_wide_gen.data_buf_reg_n_0_[27]\,
      \bus_wide_gen.data_buf_reg[23]\(18) => \bus_wide_gen.data_buf_reg_n_0_[26]\,
      \bus_wide_gen.data_buf_reg[23]\(17) => \bus_wide_gen.data_buf_reg_n_0_[25]\,
      \bus_wide_gen.data_buf_reg[23]\(16) => \bus_wide_gen.data_buf_reg_n_0_[24]\,
      \bus_wide_gen.data_buf_reg[23]\(15) => \bus_wide_gen.data_buf_reg_n_0_[23]\,
      \bus_wide_gen.data_buf_reg[23]\(14) => \bus_wide_gen.data_buf_reg_n_0_[22]\,
      \bus_wide_gen.data_buf_reg[23]\(13) => \bus_wide_gen.data_buf_reg_n_0_[21]\,
      \bus_wide_gen.data_buf_reg[23]\(12) => \bus_wide_gen.data_buf_reg_n_0_[20]\,
      \bus_wide_gen.data_buf_reg[23]\(11) => \bus_wide_gen.data_buf_reg_n_0_[19]\,
      \bus_wide_gen.data_buf_reg[23]\(10) => \bus_wide_gen.data_buf_reg_n_0_[18]\,
      \bus_wide_gen.data_buf_reg[23]\(9) => \bus_wide_gen.data_buf_reg_n_0_[17]\,
      \bus_wide_gen.data_buf_reg[23]\(8) => \bus_wide_gen.data_buf_reg_n_0_[16]\,
      \bus_wide_gen.data_buf_reg[23]\(7) => \bus_wide_gen.data_buf_reg_n_0_[15]\,
      \bus_wide_gen.data_buf_reg[23]\(6) => \bus_wide_gen.data_buf_reg_n_0_[14]\,
      \bus_wide_gen.data_buf_reg[23]\(5) => \bus_wide_gen.data_buf_reg_n_0_[13]\,
      \bus_wide_gen.data_buf_reg[23]\(4) => \bus_wide_gen.data_buf_reg_n_0_[12]\,
      \bus_wide_gen.data_buf_reg[23]\(3) => \bus_wide_gen.data_buf_reg_n_0_[11]\,
      \bus_wide_gen.data_buf_reg[23]\(2) => \bus_wide_gen.data_buf_reg_n_0_[10]\,
      \bus_wide_gen.data_buf_reg[23]\(1) => \bus_wide_gen.data_buf_reg_n_0_[9]\,
      \bus_wide_gen.data_buf_reg[23]\(0) => \bus_wide_gen.data_buf_reg_n_0_[8]\,
      \bus_wide_gen.data_buf_reg[31]\ => \bus_wide_gen.data_buf_reg[31]_0\,
      \bus_wide_gen.data_buf_reg[31]_0\(1 downto 0) => \bus_wide_gen.data_buf1__0\(1 downto 0),
      \bus_wide_gen.data_buf_reg[31]_1\(3 downto 2) => Q(7 downto 6),
      \bus_wide_gen.data_buf_reg[31]_1\(1 downto 0) => Q(4 downto 3),
      \bus_wide_gen.data_valid_reg\ => \^bus_wide_gen.data_valid_reg_0\,
      \bus_wide_gen.first_data_pred_reg\ => \bus_wide_gen.rs_rdata_int_n_3\,
      \bus_wide_gen.first_data_pred_reg_0\ => \bus_wide_gen.first_data_pred_reg_n_0\,
      \bus_wide_gen.first_split_pred_reg\ => \bus_wide_gen.rs_rdata_int_n_1\,
      \bus_wide_gen.first_split_pred_reg_0\(31) => \bus_wide_gen.rs_rdata_int_n_13\,
      \bus_wide_gen.first_split_pred_reg_0\(30) => \bus_wide_gen.rs_rdata_int_n_14\,
      \bus_wide_gen.first_split_pred_reg_0\(29) => \bus_wide_gen.rs_rdata_int_n_15\,
      \bus_wide_gen.first_split_pred_reg_0\(28) => \bus_wide_gen.rs_rdata_int_n_16\,
      \bus_wide_gen.first_split_pred_reg_0\(27) => \bus_wide_gen.rs_rdata_int_n_17\,
      \bus_wide_gen.first_split_pred_reg_0\(26) => \bus_wide_gen.rs_rdata_int_n_18\,
      \bus_wide_gen.first_split_pred_reg_0\(25) => \bus_wide_gen.rs_rdata_int_n_19\,
      \bus_wide_gen.first_split_pred_reg_0\(24) => \bus_wide_gen.rs_rdata_int_n_20\,
      \bus_wide_gen.first_split_pred_reg_0\(23) => \bus_wide_gen.rs_rdata_int_n_21\,
      \bus_wide_gen.first_split_pred_reg_0\(22) => \bus_wide_gen.rs_rdata_int_n_22\,
      \bus_wide_gen.first_split_pred_reg_0\(21) => \bus_wide_gen.rs_rdata_int_n_23\,
      \bus_wide_gen.first_split_pred_reg_0\(20) => \bus_wide_gen.rs_rdata_int_n_24\,
      \bus_wide_gen.first_split_pred_reg_0\(19) => \bus_wide_gen.rs_rdata_int_n_25\,
      \bus_wide_gen.first_split_pred_reg_0\(18) => \bus_wide_gen.rs_rdata_int_n_26\,
      \bus_wide_gen.first_split_pred_reg_0\(17) => \bus_wide_gen.rs_rdata_int_n_27\,
      \bus_wide_gen.first_split_pred_reg_0\(16) => \bus_wide_gen.rs_rdata_int_n_28\,
      \bus_wide_gen.first_split_pred_reg_0\(15) => \bus_wide_gen.rs_rdata_int_n_29\,
      \bus_wide_gen.first_split_pred_reg_0\(14) => \bus_wide_gen.rs_rdata_int_n_30\,
      \bus_wide_gen.first_split_pred_reg_0\(13) => \bus_wide_gen.rs_rdata_int_n_31\,
      \bus_wide_gen.first_split_pred_reg_0\(12) => \bus_wide_gen.rs_rdata_int_n_32\,
      \bus_wide_gen.first_split_pred_reg_0\(11) => \bus_wide_gen.rs_rdata_int_n_33\,
      \bus_wide_gen.first_split_pred_reg_0\(10) => \bus_wide_gen.rs_rdata_int_n_34\,
      \bus_wide_gen.first_split_pred_reg_0\(9) => \bus_wide_gen.rs_rdata_int_n_35\,
      \bus_wide_gen.first_split_pred_reg_0\(8) => \bus_wide_gen.rs_rdata_int_n_36\,
      \bus_wide_gen.first_split_pred_reg_0\(7) => \bus_wide_gen.rs_rdata_int_n_37\,
      \bus_wide_gen.first_split_pred_reg_0\(6) => \bus_wide_gen.rs_rdata_int_n_38\,
      \bus_wide_gen.first_split_pred_reg_0\(5) => \bus_wide_gen.rs_rdata_int_n_39\,
      \bus_wide_gen.first_split_pred_reg_0\(4) => \bus_wide_gen.rs_rdata_int_n_40\,
      \bus_wide_gen.first_split_pred_reg_0\(3) => \bus_wide_gen.rs_rdata_int_n_41\,
      \bus_wide_gen.first_split_pred_reg_0\(2) => \bus_wide_gen.rs_rdata_int_n_42\,
      \bus_wide_gen.first_split_pred_reg_0\(1) => \bus_wide_gen.rs_rdata_int_n_43\,
      \bus_wide_gen.first_split_pred_reg_0\(0) => \bus_wide_gen.rs_rdata_int_n_44\,
      \bus_wide_gen.first_split_pred_reg_1\ => \bus_wide_gen.first_split_pred_reg_n_0\,
      \bus_wide_gen.last_data__0\ => \bus_wide_gen.last_data__0\,
      \bus_wide_gen.last_split0__2\ => \bus_wide_gen.last_split0__2\,
      \bus_wide_gen.offset_valid\ => \bus_wide_gen.offset_valid\,
      \bus_wide_gen.ready_for_data__0\ => \bus_wide_gen.ready_for_data__0\,
      \bus_wide_gen.split_cnt1__0\ => \bus_wide_gen.split_cnt1__0\,
      \bus_wide_gen.split_cnt_buf_reg[0]\ => \bus_wide_gen.rs_rdata_int_n_45\,
      \bus_wide_gen.split_cnt_buf_reg[0]_0\ => \bus_wide_gen.rreq_offset_n_8\,
      \bus_wide_gen.split_cnt_buf_reg[0]_1\ => \bus_wide_gen.split_cnt_buf_reg_n_0_[0]\,
      \data_p2_reg[32]_0\(0) => load_p2,
      local_AXI_RREADY => local_AXI_RREADY,
      local_AXI_RVALID => local_AXI_RVALID,
      p_17_in => p_17_in,
      p_21_in => p_21_in,
      p_22_in => p_22_in,
      \pop_dout__0\ => \pop_dout__0\,
      \state_reg[0]_0\(0) => \bus_wide_gen.rdata_valid\,
      \state_reg[0]_1\ => \bus_wide_gen.rs_rdata_int_n_12\
    );
\bus_wide_gen.split_cnt_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.rs_rdata_int_n_45\,
      Q => \bus_wide_gen.split_cnt_buf_reg_n_0_[0]\,
      R => '0'
    );
\bus_wide_gen.split_cnt_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.rreq_offset_n_9\,
      Q => \bus_wide_gen.split_cnt_buf_reg_n_0_[1]\,
      R => '0'
    );
fifo_rreq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized2_44\
     port map (
      D(0) => tmp_len0(6),
      Q(10 downto 0) => Q(10 downto 0),
      S(1) => fifo_rreq_n_2,
      S(0) => fifo_rreq_n_3,
      SR(0) => SR(0),
      \ap_CS_fsm_reg[10]\ => \ap_CS_fsm_reg[10]\,
      ap_clk => ap_clk,
      \dout_reg[0]\ => \^bus_wide_gen.offset_full_n\,
      \dout_reg[63]\(63 downto 0) => \dout_reg[63]\(63 downto 0),
      \dout_reg[63]_0\(63 downto 0) => \dout_reg[63]_0\(63 downto 0),
      \dout_reg[78]\(66) => out_rreq_pack(78),
      \dout_reg[78]\(65) => out_rreq_pack(71),
      \dout_reg[78]\(64) => out_rreq_pack(68),
      \dout_reg[78]\(63) => fifo_rreq_n_7,
      \dout_reg[78]\(62) => fifo_rreq_n_8,
      \dout_reg[78]\(61) => fifo_rreq_n_9,
      \dout_reg[78]\(60) => fifo_rreq_n_10,
      \dout_reg[78]\(59) => fifo_rreq_n_11,
      \dout_reg[78]\(58) => fifo_rreq_n_12,
      \dout_reg[78]\(57) => fifo_rreq_n_13,
      \dout_reg[78]\(56) => fifo_rreq_n_14,
      \dout_reg[78]\(55) => fifo_rreq_n_15,
      \dout_reg[78]\(54) => fifo_rreq_n_16,
      \dout_reg[78]\(53) => fifo_rreq_n_17,
      \dout_reg[78]\(52) => fifo_rreq_n_18,
      \dout_reg[78]\(51) => fifo_rreq_n_19,
      \dout_reg[78]\(50) => fifo_rreq_n_20,
      \dout_reg[78]\(49) => fifo_rreq_n_21,
      \dout_reg[78]\(48) => fifo_rreq_n_22,
      \dout_reg[78]\(47) => fifo_rreq_n_23,
      \dout_reg[78]\(46) => fifo_rreq_n_24,
      \dout_reg[78]\(45) => fifo_rreq_n_25,
      \dout_reg[78]\(44) => fifo_rreq_n_26,
      \dout_reg[78]\(43) => fifo_rreq_n_27,
      \dout_reg[78]\(42) => fifo_rreq_n_28,
      \dout_reg[78]\(41) => fifo_rreq_n_29,
      \dout_reg[78]\(40) => fifo_rreq_n_30,
      \dout_reg[78]\(39) => fifo_rreq_n_31,
      \dout_reg[78]\(38) => fifo_rreq_n_32,
      \dout_reg[78]\(37) => fifo_rreq_n_33,
      \dout_reg[78]\(36) => fifo_rreq_n_34,
      \dout_reg[78]\(35) => fifo_rreq_n_35,
      \dout_reg[78]\(34) => fifo_rreq_n_36,
      \dout_reg[78]\(33) => fifo_rreq_n_37,
      \dout_reg[78]\(32) => fifo_rreq_n_38,
      \dout_reg[78]\(31) => fifo_rreq_n_39,
      \dout_reg[78]\(30) => fifo_rreq_n_40,
      \dout_reg[78]\(29) => fifo_rreq_n_41,
      \dout_reg[78]\(28) => fifo_rreq_n_42,
      \dout_reg[78]\(27) => fifo_rreq_n_43,
      \dout_reg[78]\(26) => fifo_rreq_n_44,
      \dout_reg[78]\(25) => fifo_rreq_n_45,
      \dout_reg[78]\(24) => fifo_rreq_n_46,
      \dout_reg[78]\(23) => fifo_rreq_n_47,
      \dout_reg[78]\(22) => fifo_rreq_n_48,
      \dout_reg[78]\(21) => fifo_rreq_n_49,
      \dout_reg[78]\(20) => fifo_rreq_n_50,
      \dout_reg[78]\(19) => fifo_rreq_n_51,
      \dout_reg[78]\(18) => fifo_rreq_n_52,
      \dout_reg[78]\(17) => fifo_rreq_n_53,
      \dout_reg[78]\(16) => fifo_rreq_n_54,
      \dout_reg[78]\(15) => fifo_rreq_n_55,
      \dout_reg[78]\(14) => fifo_rreq_n_56,
      \dout_reg[78]\(13) => fifo_rreq_n_57,
      \dout_reg[78]\(12) => fifo_rreq_n_58,
      \dout_reg[78]\(11) => fifo_rreq_n_59,
      \dout_reg[78]\(10) => fifo_rreq_n_60,
      \dout_reg[78]\(9) => fifo_rreq_n_61,
      \dout_reg[78]\(8) => fifo_rreq_n_62,
      \dout_reg[78]\(7) => fifo_rreq_n_63,
      \dout_reg[78]\(6) => fifo_rreq_n_64,
      \dout_reg[78]\(5) => fifo_rreq_n_65,
      \dout_reg[78]\(4) => fifo_rreq_n_66,
      \dout_reg[78]\(3) => fifo_rreq_n_67,
      \dout_reg[78]\(2) => fifo_rreq_n_68,
      \dout_reg[78]\(1) => fifo_rreq_n_69,
      \dout_reg[78]\(0) => fifo_rreq_n_70,
      \dout_reg[78]_0\ => fifo_rreq_n_72,
      full_n_reg_0 => full_n_reg,
      full_n_reg_1(1 downto 0) => full_n_reg_0(1 downto 0),
      local_CHN_ARREADY => local_CHN_ARREADY,
      next_rreq => next_rreq,
      \ready_for_rreq0__0\ => \ready_for_rreq0__0\,
      tmp_valid_reg => \^tmp_valid_reg_0\
    );
\j_fu_102[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^bus_wide_gen.data_valid_reg_0\,
      I1 => ap_enable_reg_pp0_iter11,
      O => indvar_flatten12_fu_1182
    );
\p_0_out__21_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_0_out__21_carry_n_0\,
      CO(2) => \p_0_out__21_carry_n_1\,
      CO(1) => \p_0_out__21_carry_n_2\,
      CO(0) => \p_0_out__21_carry_n_3\,
      CYINIT => num_data_cnt_reg(0),
      DI(3 downto 1) => num_data_cnt_reg(3 downto 1),
      DI(0) => buff_rdata_n_48,
      O(3) => \p_0_out__21_carry_n_4\,
      O(2) => \p_0_out__21_carry_n_5\,
      O(1) => \p_0_out__21_carry_n_6\,
      O(0) => \p_0_out__21_carry_n_7\,
      S(3) => buff_rdata_n_58,
      S(2) => buff_rdata_n_59,
      S(1) => buff_rdata_n_60,
      S(0) => buff_rdata_n_61
    );
\p_0_out__21_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out__21_carry_n_0\,
      CO(3) => \NLW_p_0_out__21_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \p_0_out__21_carry__0_n_1\,
      CO(1) => \p_0_out__21_carry__0_n_2\,
      CO(0) => \p_0_out__21_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => num_data_cnt_reg(6 downto 4),
      O(3) => \p_0_out__21_carry__0_n_4\,
      O(2) => \p_0_out__21_carry__0_n_5\,
      O(1) => \p_0_out__21_carry__0_n_6\,
      O(0) => \p_0_out__21_carry__0_n_7\,
      S(3) => buff_rdata_n_66,
      S(2) => buff_rdata_n_67,
      S(1) => buff_rdata_n_68,
      S(0) => buff_rdata_n_69
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_out_carry_n_0,
      CO(2) => p_0_out_carry_n_1,
      CO(1) => p_0_out_carry_n_2,
      CO(0) => p_0_out_carry_n_3,
      CYINIT => mOutPtr_reg(0),
      DI(3 downto 1) => mOutPtr_reg(3 downto 1),
      DI(0) => buff_rdata_n_40,
      O(3) => p_0_out_carry_n_4,
      O(2) => p_0_out_carry_n_5,
      O(1) => p_0_out_carry_n_6,
      O(0) => p_0_out_carry_n_7,
      S(3) => buff_rdata_n_54,
      S(2) => buff_rdata_n_55,
      S(1) => buff_rdata_n_56,
      S(0) => buff_rdata_n_57
    );
\p_0_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_0_out_carry_n_0,
      CO(3) => \NLW_p_0_out_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \p_0_out_carry__0_n_1\,
      CO(1) => \p_0_out_carry__0_n_2\,
      CO(0) => \p_0_out_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => mOutPtr_reg(6 downto 4),
      O(3) => \p_0_out_carry__0_n_4\,
      O(2) => \p_0_out_carry__0_n_5\,
      O(1) => \p_0_out_carry__0_n_6\,
      O(0) => \p_0_out_carry__0_n_7\,
      S(3) => buff_rdata_n_62,
      S(2) => buff_rdata_n_63,
      S(1) => buff_rdata_n_64,
      S(0) => buff_rdata_n_65
    );
ready_for_outstanding_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ready_for_outstanding,
      Q => local_BURST_RREADY,
      R => SR(0)
    );
\tmp_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_70,
      Q => \^tmp_len_reg[17]_0\(0),
      R => SR(0)
    );
\tmp_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_60,
      Q => \^tmp_len_reg[17]_0\(10),
      R => SR(0)
    );
\tmp_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_59,
      Q => \^tmp_len_reg[17]_0\(11),
      R => SR(0)
    );
\tmp_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_58,
      Q => \^tmp_len_reg[17]_0\(12),
      R => SR(0)
    );
\tmp_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_57,
      Q => \^tmp_len_reg[17]_0\(13),
      R => SR(0)
    );
\tmp_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_56,
      Q => \^tmp_len_reg[17]_0\(14),
      R => SR(0)
    );
\tmp_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_55,
      Q => \^tmp_len_reg[17]_0\(15),
      R => SR(0)
    );
\tmp_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_54,
      Q => \^tmp_len_reg[17]_0\(16),
      R => SR(0)
    );
\tmp_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_53,
      Q => \^tmp_len_reg[17]_0\(17),
      R => SR(0)
    );
\tmp_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_52,
      Q => \^tmp_len_reg[17]_0\(18),
      R => SR(0)
    );
\tmp_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_51,
      Q => \^tmp_len_reg[17]_0\(19),
      R => SR(0)
    );
\tmp_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_69,
      Q => \^tmp_len_reg[17]_0\(1),
      R => SR(0)
    );
\tmp_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_50,
      Q => \^tmp_len_reg[17]_0\(20),
      R => SR(0)
    );
\tmp_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_49,
      Q => \^tmp_len_reg[17]_0\(21),
      R => SR(0)
    );
\tmp_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_48,
      Q => \^tmp_len_reg[17]_0\(22),
      R => SR(0)
    );
\tmp_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_47,
      Q => \^tmp_len_reg[17]_0\(23),
      R => SR(0)
    );
\tmp_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_46,
      Q => \^tmp_len_reg[17]_0\(24),
      R => SR(0)
    );
\tmp_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_45,
      Q => \^tmp_len_reg[17]_0\(25),
      R => SR(0)
    );
\tmp_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_44,
      Q => \^tmp_len_reg[17]_0\(26),
      R => SR(0)
    );
\tmp_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_43,
      Q => \^tmp_len_reg[17]_0\(27),
      R => SR(0)
    );
\tmp_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_42,
      Q => \^tmp_len_reg[17]_0\(28),
      R => SR(0)
    );
\tmp_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_41,
      Q => \^tmp_len_reg[17]_0\(29),
      R => SR(0)
    );
\tmp_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_68,
      Q => \^tmp_len_reg[17]_0\(2),
      R => SR(0)
    );
\tmp_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_40,
      Q => \^tmp_len_reg[17]_0\(30),
      R => SR(0)
    );
\tmp_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_39,
      Q => \^tmp_len_reg[17]_0\(31),
      R => SR(0)
    );
\tmp_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_38,
      Q => \^tmp_len_reg[17]_0\(32),
      R => SR(0)
    );
\tmp_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_37,
      Q => \^tmp_len_reg[17]_0\(33),
      R => SR(0)
    );
\tmp_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_36,
      Q => \^tmp_len_reg[17]_0\(34),
      R => SR(0)
    );
\tmp_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_35,
      Q => \^tmp_len_reg[17]_0\(35),
      R => SR(0)
    );
\tmp_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_34,
      Q => \^tmp_len_reg[17]_0\(36),
      R => SR(0)
    );
\tmp_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_33,
      Q => \^tmp_len_reg[17]_0\(37),
      R => SR(0)
    );
\tmp_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_32,
      Q => \^tmp_len_reg[17]_0\(38),
      R => SR(0)
    );
\tmp_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_31,
      Q => \^tmp_len_reg[17]_0\(39),
      R => SR(0)
    );
\tmp_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_67,
      Q => \^tmp_len_reg[17]_0\(3),
      R => SR(0)
    );
\tmp_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_30,
      Q => \^tmp_len_reg[17]_0\(40),
      R => SR(0)
    );
\tmp_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_29,
      Q => \^tmp_len_reg[17]_0\(41),
      R => SR(0)
    );
\tmp_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_28,
      Q => \^tmp_len_reg[17]_0\(42),
      R => SR(0)
    );
\tmp_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_27,
      Q => \^tmp_len_reg[17]_0\(43),
      R => SR(0)
    );
\tmp_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_26,
      Q => \^tmp_len_reg[17]_0\(44),
      R => SR(0)
    );
\tmp_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_25,
      Q => \^tmp_len_reg[17]_0\(45),
      R => SR(0)
    );
\tmp_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_24,
      Q => \^tmp_len_reg[17]_0\(46),
      R => SR(0)
    );
\tmp_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_23,
      Q => \^tmp_len_reg[17]_0\(47),
      R => SR(0)
    );
\tmp_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_22,
      Q => \^tmp_len_reg[17]_0\(48),
      R => SR(0)
    );
\tmp_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_21,
      Q => \^tmp_len_reg[17]_0\(49),
      R => SR(0)
    );
\tmp_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_66,
      Q => \^tmp_len_reg[17]_0\(4),
      R => SR(0)
    );
\tmp_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_20,
      Q => \^tmp_len_reg[17]_0\(50),
      R => SR(0)
    );
\tmp_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_19,
      Q => \^tmp_len_reg[17]_0\(51),
      R => SR(0)
    );
\tmp_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_18,
      Q => \^tmp_len_reg[17]_0\(52),
      R => SR(0)
    );
\tmp_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_17,
      Q => \^tmp_len_reg[17]_0\(53),
      R => SR(0)
    );
\tmp_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_16,
      Q => \^tmp_len_reg[17]_0\(54),
      R => SR(0)
    );
\tmp_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_15,
      Q => \^tmp_len_reg[17]_0\(55),
      R => SR(0)
    );
\tmp_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_14,
      Q => \^tmp_len_reg[17]_0\(56),
      R => SR(0)
    );
\tmp_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_13,
      Q => \^tmp_len_reg[17]_0\(57),
      R => SR(0)
    );
\tmp_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_12,
      Q => \^tmp_len_reg[17]_0\(58),
      R => SR(0)
    );
\tmp_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_11,
      Q => \^tmp_len_reg[17]_0\(59),
      R => SR(0)
    );
\tmp_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_65,
      Q => \^tmp_len_reg[17]_0\(5),
      R => SR(0)
    );
\tmp_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_10,
      Q => \^tmp_len_reg[17]_0\(60),
      R => SR(0)
    );
\tmp_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_9,
      Q => \^tmp_len_reg[17]_0\(61),
      R => SR(0)
    );
\tmp_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_8,
      Q => \^tmp_len_reg[17]_0\(62),
      R => SR(0)
    );
\tmp_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_7,
      Q => \^tmp_len_reg[17]_0\(63),
      R => SR(0)
    );
\tmp_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_64,
      Q => \^tmp_len_reg[17]_0\(6),
      R => SR(0)
    );
\tmp_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_63,
      Q => \^tmp_len_reg[17]_0\(7),
      R => SR(0)
    );
\tmp_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_62,
      Q => \^tmp_len_reg[17]_0\(8),
      R => SR(0)
    );
\tmp_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_61,
      Q => \^tmp_len_reg[17]_0\(9),
      R => SR(0)
    );
tmp_len0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_tmp_len0_carry_CO_UNCONNECTED(3),
      CO(2) => tmp_len0_carry_n_1,
      CO(1) => tmp_len0_carry_n_2,
      CO(0) => tmp_len0_carry_n_3,
      CYINIT => out_rreq_pack(68),
      DI(3) => '0',
      DI(2) => out_rreq_pack(78),
      DI(1) => '0',
      DI(0) => out_rreq_pack(71),
      O(3) => tmp_len0(17),
      O(2 downto 1) => tmp_len0(14 downto 13),
      O(0) => tmp_len0(7),
      S(3) => '1',
      S(2) => fifo_rreq_n_2,
      S(1) => '1',
      S(0) => fifo_rreq_n_3
    );
\tmp_len_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => tmp_len0(13),
      Q => \^tmp_len_reg[17]_0\(67),
      R => SR(0)
    );
\tmp_len_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => tmp_len0(14),
      Q => \^tmp_len_reg[17]_0\(68),
      R => SR(0)
    );
\tmp_len_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => tmp_len0(17),
      Q => \^tmp_len_reg[17]_0\(69),
      R => SR(0)
    );
\tmp_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => '1',
      Q => \^tmp_len_reg[17]_0\(64),
      R => SR(0)
    );
\tmp_len_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => tmp_len0(6),
      Q => \^tmp_len_reg[17]_0\(65),
      R => SR(0)
    );
\tmp_len_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => tmp_len0(7),
      Q => \^tmp_len_reg[17]_0\(66),
      R => SR(0)
    );
tmp_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rreq_n_72,
      Q => \^tmp_valid_reg_0\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_store is
  port (
    wrsp_type : out STD_LOGIC;
    \bus_wide_gen.offset_full_n\ : out STD_LOGIC;
    full_n_reg : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    local_CHN_WVALID : out STD_LOGIC;
    dout_vld_reg : out STD_LOGIC;
    ursp_ready : out STD_LOGIC;
    tmp_valid_reg_0 : out STD_LOGIC;
    local_CHN_BURST_WVALID : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \tmp_addr_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \conservative_gen.local_BURST_WVALID_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dout_reg[35]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \conservative_gen.local_BURST_WLEN_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg_1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter20 : in STD_LOGIC;
    push : in STD_LOGIC;
    local_BURST_AWVALID : in STD_LOGIC;
    local_BURST_WREADY : in STD_LOGIC;
    local_CHN_AWREADY : in STD_LOGIC;
    dout_vld_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pop : in STD_LOGIC;
    p_4_in : in STD_LOGIC;
    dout_vld_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ost_resp_info : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \dout_reg[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \dout_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_store;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_store is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal buff_wdata_n_10 : STD_LOGIC;
  signal buff_wdata_n_11 : STD_LOGIC;
  signal buff_wdata_n_12 : STD_LOGIC;
  signal buff_wdata_n_5 : STD_LOGIC;
  signal buff_wdata_n_7 : STD_LOGIC;
  signal buff_wdata_n_8 : STD_LOGIC;
  signal buff_wdata_n_9 : STD_LOGIC;
  signal \bus_wide_gen.add_tail_1\ : STD_LOGIC;
  signal \bus_wide_gen.add_tail_2\ : STD_LOGIC;
  signal \bus_wide_gen.align_len0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt[0]_i_5_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt[0]_i_6_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt[0]_i_7_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt[0]_i_8_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt[12]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt[12]_i_3_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt[12]_i_4_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt[12]_i_5_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt[16]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt[16]_i_3_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt[16]_i_4_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt[16]_i_5_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt[20]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt[20]_i_3_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt[20]_i_4_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt[20]_i_5_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt[24]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt[24]_i_3_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt[24]_i_4_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt[24]_i_5_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt[28]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt[28]_i_3_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt[4]_i_5_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt[8]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt[8]_i_4_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt[8]_i_5_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt_reg\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.buff_wdata_in_n_16\ : STD_LOGIC;
  signal \bus_wide_gen.buff_wdata_in_n_19\ : STD_LOGIC;
  signal \bus_wide_gen.buff_wdata_in_n_20\ : STD_LOGIC;
  signal \bus_wide_gen.buff_wdata_in_n_21\ : STD_LOGIC;
  signal \bus_wide_gen.buff_wdata_in_n_22\ : STD_LOGIC;
  signal \bus_wide_gen.buff_wdata_in_n_23\ : STD_LOGIC;
  signal \bus_wide_gen.buff_wdata_in_n_24\ : STD_LOGIC;
  signal \bus_wide_gen.buff_wdata_in_n_25\ : STD_LOGIC;
  signal \bus_wide_gen.buff_wdata_in_n_26\ : STD_LOGIC;
  signal \bus_wide_gen.buff_wdata_in_n_27\ : STD_LOGIC;
  signal \bus_wide_gen.buff_wdata_in_n_28\ : STD_LOGIC;
  signal \bus_wide_gen.buff_wdata_in_n_29\ : STD_LOGIC;
  signal \bus_wide_gen.buff_wdata_in_n_30\ : STD_LOGIC;
  signal \bus_wide_gen.buff_wdata_in_n_31\ : STD_LOGIC;
  signal \bus_wide_gen.buff_wdata_in_n_32\ : STD_LOGIC;
  signal \bus_wide_gen.buff_wdata_in_n_33\ : STD_LOGIC;
  signal \bus_wide_gen.buff_wdata_in_n_34\ : STD_LOGIC;
  signal \bus_wide_gen.buff_wdata_in_n_35\ : STD_LOGIC;
  signal \bus_wide_gen.buff_wdata_in_n_36\ : STD_LOGIC;
  signal \bus_wide_gen.buff_wdata_in_n_37\ : STD_LOGIC;
  signal \bus_wide_gen.buff_wdata_in_n_38\ : STD_LOGIC;
  signal \bus_wide_gen.buff_wdata_in_n_40\ : STD_LOGIC;
  signal \bus_wide_gen.buff_wdata_in_n_41\ : STD_LOGIC;
  signal \bus_wide_gen.buff_wdata_in_n_42\ : STD_LOGIC;
  signal \bus_wide_gen.buff_wdata_in_n_43\ : STD_LOGIC;
  signal \bus_wide_gen.buff_wdata_in_n_44\ : STD_LOGIC;
  signal \bus_wide_gen.buff_wdata_in_n_45\ : STD_LOGIC;
  signal \bus_wide_gen.buff_wdata_in_n_46\ : STD_LOGIC;
  signal \bus_wide_gen.buff_wdata_in_n_47\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf035_out\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf043_out\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf051_out\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf058_out\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[0].data_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[0].data_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[0].data_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[0].data_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[0].data_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[0].data_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[0].data_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[0].data_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[0].strb_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[1].data_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[1].data_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[1].data_buf_reg_n_0_[12]\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[1].data_buf_reg_n_0_[13]\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[1].data_buf_reg_n_0_[14]\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[1].data_buf_reg_n_0_[15]\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[1].data_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[1].data_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[1].strb_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[2].data_buf_reg_n_0_[16]\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[2].data_buf_reg_n_0_[17]\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[2].data_buf_reg_n_0_[18]\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[2].data_buf_reg_n_0_[19]\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[2].data_buf_reg_n_0_[20]\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[2].data_buf_reg_n_0_[21]\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[2].data_buf_reg_n_0_[22]\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[2].data_buf_reg_n_0_[23]\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[2].strb_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[3].data_buf_reg_n_0_[24]\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[3].data_buf_reg_n_0_[25]\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[3].data_buf_reg_n_0_[26]\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[3].data_buf_reg_n_0_[27]\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[3].data_buf_reg_n_0_[28]\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[3].data_buf_reg_n_0_[29]\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[3].data_buf_reg_n_0_[30]\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[3].data_buf_reg_n_0_[31]\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[3].strb_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \bus_wide_gen.data_valid_reg_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.din\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \bus_wide_gen.first_beat_set_reg_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.first_pad_reg_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_10_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_11_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_12_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_13_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_14_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_15_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_16_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_17_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_18_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_3_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_4_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_5_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_6_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_7_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_8_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_9_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_reg_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.local_HLS_WSTRB\ : STD_LOGIC;
  signal \bus_wide_gen.local_HLS_WVALID\ : STD_LOGIC;
  signal \^bus_wide_gen.offset_full_n\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_buf_reg_n_0_[12]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_buf_reg_n_0_[13]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_buf_reg_n_0_[14]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_buf_reg_n_0_[15]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_buf_reg_n_0_[16]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_buf_reg_n_0_[17]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_buf_reg_n_0_[18]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_buf_reg_n_0_[19]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_buf_reg_n_0_[20]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_buf_reg_n_0_[21]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_buf_reg_n_0_[22]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_buf_reg_n_0_[23]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_buf_reg_n_0_[24]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_buf_reg_n_0_[25]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_buf_reg_n_0_[26]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_buf_reg_n_0_[27]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_buf_reg_n_0_[28]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_buf_reg_n_0_[29]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_buf_reg_n_0_[32]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_buf_reg_n_0_[33]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_valid_reg_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.pad_oh_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \bus_wide_gen.pad_oh_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \bus_wide_gen.pad_oh_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \bus_wide_gen.ready_for_data__0\ : STD_LOGIC;
  signal \bus_wide_gen.single_beat0\ : STD_LOGIC;
  signal \bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_1_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_3_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_4_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_5_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_6_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.single_beat_reg_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_10\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_11\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_12\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_13\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_14\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_15\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_16\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_17\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_18\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_19\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_20\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_21\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_22\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_23\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_24\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_25\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_26\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_27\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_28\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_29\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_30\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_31\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_32\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_33\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_34\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_35\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_36\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_37\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_38\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_39\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_4\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_40\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_41\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_42\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_5\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_9\ : STD_LOGIC;
  signal \conservative_gen.burst_valid\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_10\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_11\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_12\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_13\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_14\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_15\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_16\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_17\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_18\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_19\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_2\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_20\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_21\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_22\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_23\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_24\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_25\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_26\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_27\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_28\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_29\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_9\ : STD_LOGIC;
  signal \conservative_gen.next_burst\ : STD_LOGIC;
  signal \conservative_gen.num_beat_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \conservative_gen.num_beat_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \conservative_gen.num_beat_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \conservative_gen.num_beat_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \conservative_gen.num_beat_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \conservative_gen.num_beat_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \conservative_gen.num_beat_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \conservative_gen.num_beat_cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \conservative_gen.num_beat_pred_br10__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \conservative_gen.num_beat_pred_br10_carry__0_n_0\ : STD_LOGIC;
  signal \conservative_gen.num_beat_pred_br10_carry__0_n_1\ : STD_LOGIC;
  signal \conservative_gen.num_beat_pred_br10_carry__0_n_2\ : STD_LOGIC;
  signal \conservative_gen.num_beat_pred_br10_carry__0_n_3\ : STD_LOGIC;
  signal \conservative_gen.num_beat_pred_br10_carry_n_0\ : STD_LOGIC;
  signal \conservative_gen.num_beat_pred_br10_carry_n_1\ : STD_LOGIC;
  signal \conservative_gen.num_beat_pred_br10_carry_n_2\ : STD_LOGIC;
  signal \conservative_gen.num_beat_pred_br10_carry_n_3\ : STD_LOGIC;
  signal \^dout_vld_reg\ : STD_LOGIC;
  signal fifo_wreq_n_10 : STD_LOGIC;
  signal fifo_wreq_n_11 : STD_LOGIC;
  signal fifo_wreq_n_12 : STD_LOGIC;
  signal fifo_wreq_n_13 : STD_LOGIC;
  signal fifo_wreq_n_14 : STD_LOGIC;
  signal fifo_wreq_n_15 : STD_LOGIC;
  signal fifo_wreq_n_16 : STD_LOGIC;
  signal fifo_wreq_n_17 : STD_LOGIC;
  signal fifo_wreq_n_18 : STD_LOGIC;
  signal fifo_wreq_n_19 : STD_LOGIC;
  signal fifo_wreq_n_20 : STD_LOGIC;
  signal fifo_wreq_n_21 : STD_LOGIC;
  signal fifo_wreq_n_22 : STD_LOGIC;
  signal fifo_wreq_n_23 : STD_LOGIC;
  signal fifo_wreq_n_24 : STD_LOGIC;
  signal fifo_wreq_n_25 : STD_LOGIC;
  signal fifo_wreq_n_26 : STD_LOGIC;
  signal fifo_wreq_n_27 : STD_LOGIC;
  signal fifo_wreq_n_28 : STD_LOGIC;
  signal fifo_wreq_n_29 : STD_LOGIC;
  signal fifo_wreq_n_30 : STD_LOGIC;
  signal fifo_wreq_n_31 : STD_LOGIC;
  signal fifo_wreq_n_32 : STD_LOGIC;
  signal fifo_wreq_n_33 : STD_LOGIC;
  signal fifo_wreq_n_34 : STD_LOGIC;
  signal fifo_wreq_n_35 : STD_LOGIC;
  signal fifo_wreq_n_36 : STD_LOGIC;
  signal fifo_wreq_n_37 : STD_LOGIC;
  signal fifo_wreq_n_38 : STD_LOGIC;
  signal fifo_wreq_n_39 : STD_LOGIC;
  signal fifo_wreq_n_40 : STD_LOGIC;
  signal fifo_wreq_n_41 : STD_LOGIC;
  signal fifo_wreq_n_42 : STD_LOGIC;
  signal fifo_wreq_n_43 : STD_LOGIC;
  signal fifo_wreq_n_44 : STD_LOGIC;
  signal fifo_wreq_n_45 : STD_LOGIC;
  signal fifo_wreq_n_46 : STD_LOGIC;
  signal fifo_wreq_n_47 : STD_LOGIC;
  signal fifo_wreq_n_48 : STD_LOGIC;
  signal fifo_wreq_n_49 : STD_LOGIC;
  signal fifo_wreq_n_50 : STD_LOGIC;
  signal fifo_wreq_n_51 : STD_LOGIC;
  signal fifo_wreq_n_52 : STD_LOGIC;
  signal fifo_wreq_n_53 : STD_LOGIC;
  signal fifo_wreq_n_54 : STD_LOGIC;
  signal fifo_wreq_n_55 : STD_LOGIC;
  signal fifo_wreq_n_56 : STD_LOGIC;
  signal fifo_wreq_n_57 : STD_LOGIC;
  signal fifo_wreq_n_58 : STD_LOGIC;
  signal fifo_wreq_n_59 : STD_LOGIC;
  signal fifo_wreq_n_60 : STD_LOGIC;
  signal fifo_wreq_n_61 : STD_LOGIC;
  signal fifo_wreq_n_62 : STD_LOGIC;
  signal fifo_wreq_n_63 : STD_LOGIC;
  signal fifo_wreq_n_64 : STD_LOGIC;
  signal fifo_wreq_n_65 : STD_LOGIC;
  signal fifo_wreq_n_66 : STD_LOGIC;
  signal fifo_wreq_n_67 : STD_LOGIC;
  signal fifo_wreq_n_68 : STD_LOGIC;
  signal fifo_wreq_n_69 : STD_LOGIC;
  signal fifo_wreq_n_7 : STD_LOGIC;
  signal fifo_wreq_n_70 : STD_LOGIC;
  signal fifo_wreq_n_71 : STD_LOGIC;
  signal fifo_wreq_n_72 : STD_LOGIC;
  signal fifo_wreq_n_73 : STD_LOGIC;
  signal fifo_wreq_n_75 : STD_LOGIC;
  signal fifo_wreq_n_8 : STD_LOGIC;
  signal fifo_wreq_n_9 : STD_LOGIC;
  signal fifo_wrsp_n_3 : STD_LOGIC;
  signal local_AXI_WREADY : STD_LOGIC;
  signal \^local_chn_burst_wvalid\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal next_wreq : STD_LOGIC;
  signal num_data_cnt1 : STD_LOGIC;
  signal \num_data_cnt1__0\ : STD_LOGIC;
  signal num_data_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_out__15_carry__0_n_3\ : STD_LOGIC;
  signal \p_0_out__15_carry__0_n_6\ : STD_LOGIC;
  signal \p_0_out__15_carry__0_n_7\ : STD_LOGIC;
  signal \p_0_out__15_carry_n_0\ : STD_LOGIC;
  signal \p_0_out__15_carry_n_1\ : STD_LOGIC;
  signal \p_0_out__15_carry_n_2\ : STD_LOGIC;
  signal \p_0_out__15_carry_n_3\ : STD_LOGIC;
  signal \p_0_out__15_carry_n_4\ : STD_LOGIC;
  signal \p_0_out__15_carry_n_5\ : STD_LOGIC;
  signal \p_0_out__15_carry_n_6\ : STD_LOGIC;
  signal \p_0_out__15_carry_n_7\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_6\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_7\ : STD_LOGIC;
  signal p_0_out_carry_n_0 : STD_LOGIC;
  signal p_0_out_carry_n_1 : STD_LOGIC;
  signal p_0_out_carry_n_2 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal p_0_out_carry_n_4 : STD_LOGIC;
  signal p_0_out_carry_n_5 : STD_LOGIC;
  signal p_0_out_carry_n_6 : STD_LOGIC;
  signal p_0_out_carry_n_7 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \p_3_out_carry__0_n_1\ : STD_LOGIC;
  signal \p_3_out_carry__0_n_2\ : STD_LOGIC;
  signal \p_3_out_carry__0_n_3\ : STD_LOGIC;
  signal \p_3_out_carry__0_n_4\ : STD_LOGIC;
  signal \p_3_out_carry__0_n_5\ : STD_LOGIC;
  signal \p_3_out_carry__0_n_6\ : STD_LOGIC;
  signal \p_3_out_carry__0_n_7\ : STD_LOGIC;
  signal p_3_out_carry_n_0 : STD_LOGIC;
  signal p_3_out_carry_n_1 : STD_LOGIC;
  signal p_3_out_carry_n_2 : STD_LOGIC;
  signal p_3_out_carry_n_3 : STD_LOGIC;
  signal p_3_out_carry_n_4 : STD_LOGIC;
  signal p_3_out_carry_n_5 : STD_LOGIC;
  signal p_3_out_carry_n_6 : STD_LOGIC;
  signal p_3_out_carry_n_7 : STD_LOGIC;
  signal p_65_in : STD_LOGIC;
  signal p_66_in : STD_LOGIC;
  signal p_68_in : STD_LOGIC;
  signal push_0 : STD_LOGIC;
  signal \push__0\ : STD_LOGIC;
  signal \^tmp_addr_reg[63]_0\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal tmp_len0 : STD_LOGIC_VECTOR ( 17 downto 10 );
  signal tmp_len0_carry_n_1 : STD_LOGIC;
  signal tmp_len0_carry_n_2 : STD_LOGIC;
  signal tmp_len0_carry_n_3 : STD_LOGIC;
  signal \^tmp_valid_reg_0\ : STD_LOGIC;
  signal \^ursp_ready\ : STD_LOGIC;
  signal valid_length : STD_LOGIC;
  signal wreq_len : STD_LOGIC_VECTOR ( 13 downto 6 );
  signal wreq_valid : STD_LOGIC;
  signal wrsp_ready : STD_LOGIC;
  signal \NLW_bus_wide_gen.beat_len_cnt_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bus_wide_gen.beat_len_cnt_reg[28]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_0_out__15_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_0_out__15_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_0_out_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_0_out_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_3_out_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_len0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \bus_wide_gen.beat_len_cnt_reg[0]_i_2\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \bus_wide_gen.beat_len_cnt_reg[0]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \bus_wide_gen.beat_len_cnt_reg[12]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \bus_wide_gen.beat_len_cnt_reg[12]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \bus_wide_gen.beat_len_cnt_reg[16]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \bus_wide_gen.beat_len_cnt_reg[16]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \bus_wide_gen.beat_len_cnt_reg[20]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \bus_wide_gen.beat_len_cnt_reg[20]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \bus_wide_gen.beat_len_cnt_reg[24]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \bus_wide_gen.beat_len_cnt_reg[24]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \bus_wide_gen.beat_len_cnt_reg[28]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \bus_wide_gen.beat_len_cnt_reg[28]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \bus_wide_gen.beat_len_cnt_reg[4]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \bus_wide_gen.beat_len_cnt_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \bus_wide_gen.beat_len_cnt_reg[8]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \bus_wide_gen.beat_len_cnt_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.data_gen[1].data_buf[15]_i_3\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_gen[2].data_buf[23]_i_3\ : label is "soft_lutpair371";
  attribute METHODOLOGY_DRC_VIOS of \conservative_gen.num_beat_pred_br10_carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \conservative_gen.num_beat_pred_br10_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \p_0_out__15_carry\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_0_out__15_carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \p_0_out__15_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_0_out__15_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of p_0_out_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS of p_0_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \p_0_out_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of p_3_out_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS of p_3_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \p_3_out_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_3_out_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of tmp_len0_carry : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  \bus_wide_gen.offset_full_n\ <= \^bus_wide_gen.offset_full_n\;
  dout_vld_reg <= \^dout_vld_reg\;
  local_CHN_BURST_WVALID <= \^local_chn_burst_wvalid\;
  \tmp_addr_reg[63]_0\(63 downto 0) <= \^tmp_addr_reg[63]_0\(63 downto 0);
  tmp_valid_reg_0 <= \^tmp_valid_reg_0\;
  ursp_ready <= \^ursp_ready\;
buff_wdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized3\
     port map (
      CO(0) => \conservative_gen.fifo_burst_n_2\,
      DI(0) => buff_wdata_n_7,
      E(0) => buff_wdata_n_5,
      Q(0) => \conservative_gen.num_beat_cnt_reg_n_0_[0]\,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \bus_wide_gen.add_tail_1\ => \bus_wide_gen.add_tail_1\,
      \bus_wide_gen.add_tail_2\ => \bus_wide_gen.add_tail_2\,
      \bus_wide_gen.data_gen[0].data_buf_reg[7]\(3) => \bus_wide_gen.offset_pack_buf_reg_n_0_[33]\,
      \bus_wide_gen.data_gen[0].data_buf_reg[7]\(2) => \bus_wide_gen.offset_pack_buf_reg_n_0_[32]\,
      \bus_wide_gen.data_gen[0].data_buf_reg[7]\(1 downto 0) => \bus_wide_gen.din\(1 downto 0),
      \bus_wide_gen.data_valid_reg\ => buff_wdata_n_8,
      \bus_wide_gen.local_HLS_WVALID\ => \bus_wide_gen.local_HLS_WVALID\,
      \bus_wide_gen.offset_pack_buf_reg[32]\(0) => buff_wdata_n_10,
      \bus_wide_gen.offset_pack_buf_reg[33]\(0) => buff_wdata_n_12,
      \bus_wide_gen.ready_for_data__0\ => \bus_wide_gen.ready_for_data__0\,
      \conservative_gen.burst_valid\ => \conservative_gen.burst_valid\,
      \conservative_gen.num_beat_cnt_reg[0]\ => \^local_chn_burst_wvalid\,
      \dout_reg[35]\(35 downto 0) => \dout_reg[35]\(35 downto 0),
      dout_vld_reg_0 => dout_vld_reg_1,
      empty_n_reg_0 => empty_n_reg,
      empty_n_reg_1 => \bus_wide_gen.data_valid_reg_n_0\,
      full_n_i_2 => \bus_wide_gen.offset_valid_reg_n_0\,
      full_n_reg_0(0) => buff_wdata_n_9,
      full_n_reg_1(0) => buff_wdata_n_11,
      \in\(35) => \bus_wide_gen.data_gen[3].strb_buf_reg_n_0_[3]\,
      \in\(34) => \bus_wide_gen.data_gen[2].strb_buf_reg_n_0_[2]\,
      \in\(33) => \bus_wide_gen.data_gen[1].strb_buf_reg_n_0_[1]\,
      \in\(32) => \bus_wide_gen.data_gen[0].strb_buf_reg_n_0_[0]\,
      \in\(31) => \bus_wide_gen.data_gen[3].data_buf_reg_n_0_[31]\,
      \in\(30) => \bus_wide_gen.data_gen[3].data_buf_reg_n_0_[30]\,
      \in\(29) => \bus_wide_gen.data_gen[3].data_buf_reg_n_0_[29]\,
      \in\(28) => \bus_wide_gen.data_gen[3].data_buf_reg_n_0_[28]\,
      \in\(27) => \bus_wide_gen.data_gen[3].data_buf_reg_n_0_[27]\,
      \in\(26) => \bus_wide_gen.data_gen[3].data_buf_reg_n_0_[26]\,
      \in\(25) => \bus_wide_gen.data_gen[3].data_buf_reg_n_0_[25]\,
      \in\(24) => \bus_wide_gen.data_gen[3].data_buf_reg_n_0_[24]\,
      \in\(23) => \bus_wide_gen.data_gen[2].data_buf_reg_n_0_[23]\,
      \in\(22) => \bus_wide_gen.data_gen[2].data_buf_reg_n_0_[22]\,
      \in\(21) => \bus_wide_gen.data_gen[2].data_buf_reg_n_0_[21]\,
      \in\(20) => \bus_wide_gen.data_gen[2].data_buf_reg_n_0_[20]\,
      \in\(19) => \bus_wide_gen.data_gen[2].data_buf_reg_n_0_[19]\,
      \in\(18) => \bus_wide_gen.data_gen[2].data_buf_reg_n_0_[18]\,
      \in\(17) => \bus_wide_gen.data_gen[2].data_buf_reg_n_0_[17]\,
      \in\(16) => \bus_wide_gen.data_gen[2].data_buf_reg_n_0_[16]\,
      \in\(15) => \bus_wide_gen.data_gen[1].data_buf_reg_n_0_[15]\,
      \in\(14) => \bus_wide_gen.data_gen[1].data_buf_reg_n_0_[14]\,
      \in\(13) => \bus_wide_gen.data_gen[1].data_buf_reg_n_0_[13]\,
      \in\(12) => \bus_wide_gen.data_gen[1].data_buf_reg_n_0_[12]\,
      \in\(11) => \bus_wide_gen.data_gen[1].data_buf_reg_n_0_[11]\,
      \in\(10) => \bus_wide_gen.data_gen[1].data_buf_reg_n_0_[10]\,
      \in\(9) => \bus_wide_gen.data_gen[1].data_buf_reg_n_0_[9]\,
      \in\(8) => \bus_wide_gen.data_gen[1].data_buf_reg_n_0_[8]\,
      \in\(7) => \bus_wide_gen.data_gen[0].data_buf_reg_n_0_[7]\,
      \in\(6) => \bus_wide_gen.data_gen[0].data_buf_reg_n_0_[6]\,
      \in\(5) => \bus_wide_gen.data_gen[0].data_buf_reg_n_0_[5]\,
      \in\(4) => \bus_wide_gen.data_gen[0].data_buf_reg_n_0_[4]\,
      \in\(3) => \bus_wide_gen.data_gen[0].data_buf_reg_n_0_[3]\,
      \in\(2) => \bus_wide_gen.data_gen[0].data_buf_reg_n_0_[2]\,
      \in\(1) => \bus_wide_gen.data_gen[0].data_buf_reg_n_0_[1]\,
      \in\(0) => \bus_wide_gen.data_gen[0].data_buf_reg_n_0_[0]\,
      local_AXI_WREADY => local_AXI_WREADY,
      local_BURST_WREADY => local_BURST_WREADY,
      local_CHN_WVALID => local_CHN_WVALID,
      num_data_cnt1 => num_data_cnt1,
      p_4_in => p_4_in,
      p_66_in => p_66_in,
      p_68_in => p_68_in,
      pop => pop,
      push => push,
      push_0 => push_0
    );
\bus_wide_gen.align_len0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^tmp_addr_reg[63]_0\(1),
      O => \bus_wide_gen.align_len0_n_0\
    );
\bus_wide_gen.beat_len_cnt[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \bus_wide_gen.beat_len_cnt_reg\(3),
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.offset_pack_buf_reg_n_0_[3]\,
      O => \bus_wide_gen.beat_len_cnt[0]_i_5_n_0\
    );
\bus_wide_gen.beat_len_cnt[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \bus_wide_gen.beat_len_cnt_reg\(2),
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.offset_pack_buf_reg_n_0_[2]\,
      O => \bus_wide_gen.beat_len_cnt[0]_i_6_n_0\
    );
\bus_wide_gen.beat_len_cnt[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \bus_wide_gen.beat_len_cnt_reg\(1),
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.offset_pack_buf_reg_n_0_[1]\,
      O => \bus_wide_gen.beat_len_cnt[0]_i_7_n_0\
    );
\bus_wide_gen.beat_len_cnt[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \bus_wide_gen.beat_len_cnt_reg\(0),
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.offset_pack_buf_reg_n_0_[0]\,
      O => \bus_wide_gen.beat_len_cnt[0]_i_8_n_0\
    );
\bus_wide_gen.beat_len_cnt[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \bus_wide_gen.beat_len_cnt_reg\(15),
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.offset_pack_buf_reg_n_0_[15]\,
      O => \bus_wide_gen.beat_len_cnt[12]_i_2_n_0\
    );
\bus_wide_gen.beat_len_cnt[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \bus_wide_gen.beat_len_cnt_reg\(14),
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.offset_pack_buf_reg_n_0_[14]\,
      O => \bus_wide_gen.beat_len_cnt[12]_i_3_n_0\
    );
\bus_wide_gen.beat_len_cnt[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \bus_wide_gen.beat_len_cnt_reg\(13),
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.offset_pack_buf_reg_n_0_[13]\,
      O => \bus_wide_gen.beat_len_cnt[12]_i_4_n_0\
    );
\bus_wide_gen.beat_len_cnt[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \bus_wide_gen.beat_len_cnt_reg\(12),
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.offset_pack_buf_reg_n_0_[12]\,
      O => \bus_wide_gen.beat_len_cnt[12]_i_5_n_0\
    );
\bus_wide_gen.beat_len_cnt[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \bus_wide_gen.beat_len_cnt_reg\(19),
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.offset_pack_buf_reg_n_0_[19]\,
      O => \bus_wide_gen.beat_len_cnt[16]_i_2_n_0\
    );
\bus_wide_gen.beat_len_cnt[16]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \bus_wide_gen.beat_len_cnt_reg\(18),
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.offset_pack_buf_reg_n_0_[18]\,
      O => \bus_wide_gen.beat_len_cnt[16]_i_3_n_0\
    );
\bus_wide_gen.beat_len_cnt[16]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \bus_wide_gen.beat_len_cnt_reg\(17),
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.offset_pack_buf_reg_n_0_[17]\,
      O => \bus_wide_gen.beat_len_cnt[16]_i_4_n_0\
    );
\bus_wide_gen.beat_len_cnt[16]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \bus_wide_gen.beat_len_cnt_reg\(16),
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.offset_pack_buf_reg_n_0_[16]\,
      O => \bus_wide_gen.beat_len_cnt[16]_i_5_n_0\
    );
\bus_wide_gen.beat_len_cnt[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \bus_wide_gen.beat_len_cnt_reg\(23),
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.offset_pack_buf_reg_n_0_[23]\,
      O => \bus_wide_gen.beat_len_cnt[20]_i_2_n_0\
    );
\bus_wide_gen.beat_len_cnt[20]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \bus_wide_gen.beat_len_cnt_reg\(22),
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.offset_pack_buf_reg_n_0_[22]\,
      O => \bus_wide_gen.beat_len_cnt[20]_i_3_n_0\
    );
\bus_wide_gen.beat_len_cnt[20]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \bus_wide_gen.beat_len_cnt_reg\(21),
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.offset_pack_buf_reg_n_0_[21]\,
      O => \bus_wide_gen.beat_len_cnt[20]_i_4_n_0\
    );
\bus_wide_gen.beat_len_cnt[20]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \bus_wide_gen.beat_len_cnt_reg\(20),
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.offset_pack_buf_reg_n_0_[20]\,
      O => \bus_wide_gen.beat_len_cnt[20]_i_5_n_0\
    );
\bus_wide_gen.beat_len_cnt[24]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \bus_wide_gen.beat_len_cnt_reg\(27),
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.offset_pack_buf_reg_n_0_[27]\,
      O => \bus_wide_gen.beat_len_cnt[24]_i_2_n_0\
    );
\bus_wide_gen.beat_len_cnt[24]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \bus_wide_gen.beat_len_cnt_reg\(26),
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.offset_pack_buf_reg_n_0_[26]\,
      O => \bus_wide_gen.beat_len_cnt[24]_i_3_n_0\
    );
\bus_wide_gen.beat_len_cnt[24]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \bus_wide_gen.beat_len_cnt_reg\(25),
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.offset_pack_buf_reg_n_0_[25]\,
      O => \bus_wide_gen.beat_len_cnt[24]_i_4_n_0\
    );
\bus_wide_gen.beat_len_cnt[24]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \bus_wide_gen.beat_len_cnt_reg\(24),
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.offset_pack_buf_reg_n_0_[24]\,
      O => \bus_wide_gen.beat_len_cnt[24]_i_5_n_0\
    );
\bus_wide_gen.beat_len_cnt[28]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \bus_wide_gen.beat_len_cnt_reg\(29),
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.offset_pack_buf_reg_n_0_[29]\,
      O => \bus_wide_gen.beat_len_cnt[28]_i_2_n_0\
    );
\bus_wide_gen.beat_len_cnt[28]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \bus_wide_gen.beat_len_cnt_reg\(28),
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.offset_pack_buf_reg_n_0_[28]\,
      O => \bus_wide_gen.beat_len_cnt[28]_i_3_n_0\
    );
\bus_wide_gen.beat_len_cnt[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \bus_wide_gen.beat_len_cnt_reg\(7),
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.offset_pack_buf_reg_n_0_[7]\,
      O => \bus_wide_gen.beat_len_cnt[4]_i_2_n_0\
    );
\bus_wide_gen.beat_len_cnt[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \bus_wide_gen.beat_len_cnt_reg\(6),
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.offset_pack_buf_reg_n_0_[6]\,
      O => \bus_wide_gen.beat_len_cnt[4]_i_3_n_0\
    );
\bus_wide_gen.beat_len_cnt[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \bus_wide_gen.beat_len_cnt_reg\(5),
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.offset_pack_buf_reg_n_0_[5]\,
      O => \bus_wide_gen.beat_len_cnt[4]_i_4_n_0\
    );
\bus_wide_gen.beat_len_cnt[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \bus_wide_gen.beat_len_cnt_reg\(4),
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.offset_pack_buf_reg_n_0_[4]\,
      O => \bus_wide_gen.beat_len_cnt[4]_i_5_n_0\
    );
\bus_wide_gen.beat_len_cnt[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \bus_wide_gen.beat_len_cnt_reg\(11),
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.offset_pack_buf_reg_n_0_[11]\,
      O => \bus_wide_gen.beat_len_cnt[8]_i_2_n_0\
    );
\bus_wide_gen.beat_len_cnt[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \bus_wide_gen.beat_len_cnt_reg\(10),
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.offset_pack_buf_reg_n_0_[10]\,
      O => \bus_wide_gen.beat_len_cnt[8]_i_3_n_0\
    );
\bus_wide_gen.beat_len_cnt[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \bus_wide_gen.beat_len_cnt_reg\(9),
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.offset_pack_buf_reg_n_0_[9]\,
      O => \bus_wide_gen.beat_len_cnt[8]_i_4_n_0\
    );
\bus_wide_gen.beat_len_cnt[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \bus_wide_gen.beat_len_cnt_reg\(8),
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.offset_pack_buf_reg_n_0_[8]\,
      O => \bus_wide_gen.beat_len_cnt[8]_i_5_n_0\
    );
\bus_wide_gen.beat_len_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => \bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_7\,
      Q => \bus_wide_gen.beat_len_cnt_reg\(0),
      R => SR(0)
    );
\bus_wide_gen.beat_len_cnt_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_0\,
      CO(2) => \bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_1\,
      CO(1) => \bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_2\,
      CO(0) => \bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_4\,
      O(2) => \bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_5\,
      O(1) => \bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_6\,
      O(0) => \bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_7\,
      S(3) => \bus_wide_gen.beat_len_cnt[0]_i_5_n_0\,
      S(2) => \bus_wide_gen.beat_len_cnt[0]_i_6_n_0\,
      S(1) => \bus_wide_gen.beat_len_cnt[0]_i_7_n_0\,
      S(0) => \bus_wide_gen.beat_len_cnt[0]_i_8_n_0\
    );
\bus_wide_gen.beat_len_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => \bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_5\,
      Q => \bus_wide_gen.beat_len_cnt_reg\(10),
      R => SR(0)
    );
\bus_wide_gen.beat_len_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => \bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_4\,
      Q => \bus_wide_gen.beat_len_cnt_reg\(11),
      R => SR(0)
    );
\bus_wide_gen.beat_len_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => \bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_7\,
      Q => \bus_wide_gen.beat_len_cnt_reg\(12),
      R => SR(0)
    );
\bus_wide_gen.beat_len_cnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_0\,
      CO(3) => \bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_0\,
      CO(2) => \bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_1\,
      CO(1) => \bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_2\,
      CO(0) => \bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_4\,
      O(2) => \bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_5\,
      O(1) => \bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_6\,
      O(0) => \bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_7\,
      S(3) => \bus_wide_gen.beat_len_cnt[12]_i_2_n_0\,
      S(2) => \bus_wide_gen.beat_len_cnt[12]_i_3_n_0\,
      S(1) => \bus_wide_gen.beat_len_cnt[12]_i_4_n_0\,
      S(0) => \bus_wide_gen.beat_len_cnt[12]_i_5_n_0\
    );
\bus_wide_gen.beat_len_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => \bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_6\,
      Q => \bus_wide_gen.beat_len_cnt_reg\(13),
      R => SR(0)
    );
\bus_wide_gen.beat_len_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => \bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_5\,
      Q => \bus_wide_gen.beat_len_cnt_reg\(14),
      R => SR(0)
    );
\bus_wide_gen.beat_len_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => \bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_4\,
      Q => \bus_wide_gen.beat_len_cnt_reg\(15),
      R => SR(0)
    );
\bus_wide_gen.beat_len_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => \bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_7\,
      Q => \bus_wide_gen.beat_len_cnt_reg\(16),
      R => SR(0)
    );
\bus_wide_gen.beat_len_cnt_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_0\,
      CO(3) => \bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_0\,
      CO(2) => \bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_1\,
      CO(1) => \bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_2\,
      CO(0) => \bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_4\,
      O(2) => \bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_5\,
      O(1) => \bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_6\,
      O(0) => \bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_7\,
      S(3) => \bus_wide_gen.beat_len_cnt[16]_i_2_n_0\,
      S(2) => \bus_wide_gen.beat_len_cnt[16]_i_3_n_0\,
      S(1) => \bus_wide_gen.beat_len_cnt[16]_i_4_n_0\,
      S(0) => \bus_wide_gen.beat_len_cnt[16]_i_5_n_0\
    );
\bus_wide_gen.beat_len_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => \bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_6\,
      Q => \bus_wide_gen.beat_len_cnt_reg\(17),
      R => SR(0)
    );
\bus_wide_gen.beat_len_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => \bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_5\,
      Q => \bus_wide_gen.beat_len_cnt_reg\(18),
      R => SR(0)
    );
\bus_wide_gen.beat_len_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => \bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_4\,
      Q => \bus_wide_gen.beat_len_cnt_reg\(19),
      R => SR(0)
    );
\bus_wide_gen.beat_len_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => \bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_6\,
      Q => \bus_wide_gen.beat_len_cnt_reg\(1),
      R => SR(0)
    );
\bus_wide_gen.beat_len_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => \bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_7\,
      Q => \bus_wide_gen.beat_len_cnt_reg\(20),
      R => SR(0)
    );
\bus_wide_gen.beat_len_cnt_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_0\,
      CO(3) => \bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_0\,
      CO(2) => \bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_1\,
      CO(1) => \bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_2\,
      CO(0) => \bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_4\,
      O(2) => \bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_5\,
      O(1) => \bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_6\,
      O(0) => \bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_7\,
      S(3) => \bus_wide_gen.beat_len_cnt[20]_i_2_n_0\,
      S(2) => \bus_wide_gen.beat_len_cnt[20]_i_3_n_0\,
      S(1) => \bus_wide_gen.beat_len_cnt[20]_i_4_n_0\,
      S(0) => \bus_wide_gen.beat_len_cnt[20]_i_5_n_0\
    );
\bus_wide_gen.beat_len_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => \bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_6\,
      Q => \bus_wide_gen.beat_len_cnt_reg\(21),
      R => SR(0)
    );
\bus_wide_gen.beat_len_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => \bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_5\,
      Q => \bus_wide_gen.beat_len_cnt_reg\(22),
      R => SR(0)
    );
\bus_wide_gen.beat_len_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => \bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_4\,
      Q => \bus_wide_gen.beat_len_cnt_reg\(23),
      R => SR(0)
    );
\bus_wide_gen.beat_len_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => \bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_7\,
      Q => \bus_wide_gen.beat_len_cnt_reg\(24),
      R => SR(0)
    );
\bus_wide_gen.beat_len_cnt_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_0\,
      CO(3) => \bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_0\,
      CO(2) => \bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_1\,
      CO(1) => \bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_2\,
      CO(0) => \bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_4\,
      O(2) => \bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_5\,
      O(1) => \bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_6\,
      O(0) => \bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_7\,
      S(3) => \bus_wide_gen.beat_len_cnt[24]_i_2_n_0\,
      S(2) => \bus_wide_gen.beat_len_cnt[24]_i_3_n_0\,
      S(1) => \bus_wide_gen.beat_len_cnt[24]_i_4_n_0\,
      S(0) => \bus_wide_gen.beat_len_cnt[24]_i_5_n_0\
    );
\bus_wide_gen.beat_len_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => \bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_6\,
      Q => \bus_wide_gen.beat_len_cnt_reg\(25),
      R => SR(0)
    );
\bus_wide_gen.beat_len_cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => \bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_5\,
      Q => \bus_wide_gen.beat_len_cnt_reg\(26),
      R => SR(0)
    );
\bus_wide_gen.beat_len_cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => \bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_4\,
      Q => \bus_wide_gen.beat_len_cnt_reg\(27),
      R => SR(0)
    );
\bus_wide_gen.beat_len_cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => \bus_wide_gen.beat_len_cnt_reg[28]_i_1_n_7\,
      Q => \bus_wide_gen.beat_len_cnt_reg\(28),
      R => SR(0)
    );
\bus_wide_gen.beat_len_cnt_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_0\,
      CO(3 downto 1) => \NLW_bus_wide_gen.beat_len_cnt_reg[28]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bus_wide_gen.beat_len_cnt_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 2) => \NLW_bus_wide_gen.beat_len_cnt_reg[28]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \bus_wide_gen.beat_len_cnt_reg[28]_i_1_n_6\,
      O(0) => \bus_wide_gen.beat_len_cnt_reg[28]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \bus_wide_gen.beat_len_cnt[28]_i_2_n_0\,
      S(0) => \bus_wide_gen.beat_len_cnt[28]_i_3_n_0\
    );
\bus_wide_gen.beat_len_cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => \bus_wide_gen.beat_len_cnt_reg[28]_i_1_n_6\,
      Q => \bus_wide_gen.beat_len_cnt_reg\(29),
      R => SR(0)
    );
\bus_wide_gen.beat_len_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => \bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_5\,
      Q => \bus_wide_gen.beat_len_cnt_reg\(2),
      R => SR(0)
    );
\bus_wide_gen.beat_len_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => \bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_4\,
      Q => \bus_wide_gen.beat_len_cnt_reg\(3),
      R => SR(0)
    );
\bus_wide_gen.beat_len_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => \bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_7\,
      Q => \bus_wide_gen.beat_len_cnt_reg\(4),
      R => SR(0)
    );
\bus_wide_gen.beat_len_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_0\,
      CO(3) => \bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_0\,
      CO(2) => \bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_1\,
      CO(1) => \bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_2\,
      CO(0) => \bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_4\,
      O(2) => \bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_5\,
      O(1) => \bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_6\,
      O(0) => \bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_7\,
      S(3) => \bus_wide_gen.beat_len_cnt[4]_i_2_n_0\,
      S(2) => \bus_wide_gen.beat_len_cnt[4]_i_3_n_0\,
      S(1) => \bus_wide_gen.beat_len_cnt[4]_i_4_n_0\,
      S(0) => \bus_wide_gen.beat_len_cnt[4]_i_5_n_0\
    );
\bus_wide_gen.beat_len_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => \bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_6\,
      Q => \bus_wide_gen.beat_len_cnt_reg\(5),
      R => SR(0)
    );
\bus_wide_gen.beat_len_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => \bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_5\,
      Q => \bus_wide_gen.beat_len_cnt_reg\(6),
      R => SR(0)
    );
\bus_wide_gen.beat_len_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => \bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_4\,
      Q => \bus_wide_gen.beat_len_cnt_reg\(7),
      R => SR(0)
    );
\bus_wide_gen.beat_len_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => \bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_7\,
      Q => \bus_wide_gen.beat_len_cnt_reg\(8),
      R => SR(0)
    );
\bus_wide_gen.beat_len_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_0\,
      CO(3) => \bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_0\,
      CO(2) => \bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_1\,
      CO(1) => \bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_2\,
      CO(0) => \bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_4\,
      O(2) => \bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_5\,
      O(1) => \bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_6\,
      O(0) => \bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_7\,
      S(3) => \bus_wide_gen.beat_len_cnt[8]_i_2_n_0\,
      S(2) => \bus_wide_gen.beat_len_cnt[8]_i_3_n_0\,
      S(1) => \bus_wide_gen.beat_len_cnt[8]_i_4_n_0\,
      S(0) => \bus_wide_gen.beat_len_cnt[8]_i_5_n_0\
    );
\bus_wide_gen.beat_len_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => \bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_6\,
      Q => \bus_wide_gen.beat_len_cnt_reg\(9),
      R => SR(0)
    );
\bus_wide_gen.buff_wdata_in\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized1\
     port map (
      D(5) => \p_0_out_carry__0_n_6\,
      D(4) => \p_0_out_carry__0_n_7\,
      D(3) => p_0_out_carry_n_4,
      D(2) => p_0_out_carry_n_5,
      D(1) => p_0_out_carry_n_6,
      D(0) => p_0_out_carry_n_7,
      DI(3 downto 1) => mOutPtr_reg(3 downto 1),
      DI(0) => \bus_wide_gen.buff_wdata_in_n_16\,
      E(0) => \bus_wide_gen.data_buf058_out\,
      Q(4 downto 0) => num_data_cnt_reg(4 downto 0),
      S(3) => \bus_wide_gen.buff_wdata_in_n_24\,
      S(2) => \bus_wide_gen.buff_wdata_in_n_25\,
      S(1) => \bus_wide_gen.buff_wdata_in_n_26\,
      S(0) => \bus_wide_gen.buff_wdata_in_n_27\,
      SR(0) => SR(0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter20 => ap_enable_reg_pp0_iter20,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => \bus_wide_gen.buff_wdata_in_n_22\,
      \bus_wide_gen.beat_len_cnt_reg[29]\ => \bus_wide_gen.wreq_offset_n_6\,
      \bus_wide_gen.beat_len_cnt_reg[29]_0\ => \bus_wide_gen.wreq_offset_n_4\,
      \bus_wide_gen.beat_len_cnt_reg[29]_1\ => \bus_wide_gen.wreq_offset_n_5\,
      \bus_wide_gen.data_gen[0].strb_buf_reg[0]\(3) => \bus_wide_gen.offset_pack_buf_reg_n_0_[33]\,
      \bus_wide_gen.data_gen[0].strb_buf_reg[0]\(2) => \bus_wide_gen.offset_pack_buf_reg_n_0_[32]\,
      \bus_wide_gen.data_gen[0].strb_buf_reg[0]\(1 downto 0) => \bus_wide_gen.din\(1 downto 0),
      \bus_wide_gen.data_valid_reg\(0) => \bus_wide_gen.data_buf051_out\,
      \bus_wide_gen.data_valid_reg_0\(0) => \bus_wide_gen.data_buf043_out\,
      \bus_wide_gen.data_valid_reg_1\(0) => \bus_wide_gen.data_buf035_out\,
      \bus_wide_gen.data_valid_reg_2\ => \bus_wide_gen.buff_wdata_in_n_21\,
      \bus_wide_gen.first_beat_set_reg\ => \bus_wide_gen.buff_wdata_in_n_23\,
      \bus_wide_gen.first_beat_set_reg_0\ => \bus_wide_gen.first_beat_set_reg_n_0\,
      \bus_wide_gen.first_pad_reg\ => \bus_wide_gen.first_pad_reg_n_0\,
      \bus_wide_gen.last_beat_set_reg\ => \bus_wide_gen.last_beat_set_i_2_n_0\,
      \bus_wide_gen.last_beat_set_reg_0\ => \bus_wide_gen.single_beat_reg_n_0\,
      \bus_wide_gen.last_beat_set_reg_1\ => \bus_wide_gen.last_beat_set_reg_n_0\,
      \bus_wide_gen.local_HLS_WVALID\ => \bus_wide_gen.local_HLS_WVALID\,
      \bus_wide_gen.pad_oh_reg_reg[1]\ => \bus_wide_gen.pad_oh_reg_reg_n_0_[1]\,
      \bus_wide_gen.pad_oh_reg_reg[2]\ => \bus_wide_gen.pad_oh_reg_reg_n_0_[2]\,
      \bus_wide_gen.pad_oh_reg_reg[3]\ => \bus_wide_gen.pad_oh_reg_reg_n_0_[3]\,
      \bus_wide_gen.ready_for_data__0\ => \bus_wide_gen.ready_for_data__0\,
      \dout_reg[0]\ => \bus_wide_gen.offset_valid_reg_n_0\,
      \dout_reg[0]_0\ => \bus_wide_gen.data_valid_reg_n_0\,
      \dout_reg[7]\(7 downto 0) => \dout_reg[7]\(7 downto 0),
      \dout_reg[8]\(8) => \bus_wide_gen.local_HLS_WSTRB\,
      \dout_reg[8]\(7) => \bus_wide_gen.buff_wdata_in_n_40\,
      \dout_reg[8]\(6) => \bus_wide_gen.buff_wdata_in_n_41\,
      \dout_reg[8]\(5) => \bus_wide_gen.buff_wdata_in_n_42\,
      \dout_reg[8]\(4) => \bus_wide_gen.buff_wdata_in_n_43\,
      \dout_reg[8]\(3) => \bus_wide_gen.buff_wdata_in_n_44\,
      \dout_reg[8]\(2) => \bus_wide_gen.buff_wdata_in_n_45\,
      \dout_reg[8]\(1) => \bus_wide_gen.buff_wdata_in_n_46\,
      \dout_reg[8]\(0) => \bus_wide_gen.buff_wdata_in_n_47\,
      full_n_reg_0 => full_n_reg,
      full_n_reg_1 => \bus_wide_gen.buff_wdata_in_n_20\,
      full_n_reg_2 => \bus_wide_gen.buff_wdata_in_n_36\,
      full_n_reg_3 => \bus_wide_gen.buff_wdata_in_n_37\,
      full_n_reg_4 => \bus_wide_gen.buff_wdata_in_n_38\,
      local_AXI_WREADY => local_AXI_WREADY,
      \mOutPtr_reg[4]_0\(1) => mOutPtr_reg(4),
      \mOutPtr_reg[4]_0\(0) => mOutPtr_reg(0),
      \mOutPtr_reg[4]_1\(1 downto 0) => dout_vld_reg_2(5 downto 4),
      \mOutPtr_reg[5]_0\(1) => \bus_wide_gen.buff_wdata_in_n_32\,
      \mOutPtr_reg[5]_0\(0) => \bus_wide_gen.buff_wdata_in_n_33\,
      num_data_cnt1 => num_data_cnt1,
      \num_data_cnt_reg[1]_0\(0) => \bus_wide_gen.buff_wdata_in_n_19\,
      \num_data_cnt_reg[3]_0\(3) => \bus_wide_gen.buff_wdata_in_n_28\,
      \num_data_cnt_reg[3]_0\(2) => \bus_wide_gen.buff_wdata_in_n_29\,
      \num_data_cnt_reg[3]_0\(1) => \bus_wide_gen.buff_wdata_in_n_30\,
      \num_data_cnt_reg[3]_0\(0) => \bus_wide_gen.buff_wdata_in_n_31\,
      \num_data_cnt_reg[5]_0\(1) => \bus_wide_gen.buff_wdata_in_n_34\,
      \num_data_cnt_reg[5]_0\(0) => \bus_wide_gen.buff_wdata_in_n_35\,
      \num_data_cnt_reg[6]_0\(5) => \p_0_out__15_carry__0_n_6\,
      \num_data_cnt_reg[6]_0\(4) => \p_0_out__15_carry__0_n_7\,
      \num_data_cnt_reg[6]_0\(3) => \p_0_out__15_carry_n_4\,
      \num_data_cnt_reg[6]_0\(2) => \p_0_out__15_carry_n_5\,
      \num_data_cnt_reg[6]_0\(1) => \p_0_out__15_carry_n_6\,
      \num_data_cnt_reg[6]_0\(0) => \p_0_out__15_carry_n_7\,
      p_65_in => p_65_in,
      p_66_in => p_66_in,
      p_68_in => p_68_in,
      push => push
    );
\bus_wide_gen.data_gen[0].data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf058_out\,
      D => \bus_wide_gen.buff_wdata_in_n_47\,
      Q => \bus_wide_gen.data_gen[0].data_buf_reg_n_0_[0]\,
      R => buff_wdata_n_9
    );
\bus_wide_gen.data_gen[0].data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf058_out\,
      D => \bus_wide_gen.buff_wdata_in_n_46\,
      Q => \bus_wide_gen.data_gen[0].data_buf_reg_n_0_[1]\,
      R => buff_wdata_n_9
    );
\bus_wide_gen.data_gen[0].data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf058_out\,
      D => \bus_wide_gen.buff_wdata_in_n_45\,
      Q => \bus_wide_gen.data_gen[0].data_buf_reg_n_0_[2]\,
      R => buff_wdata_n_9
    );
\bus_wide_gen.data_gen[0].data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf058_out\,
      D => \bus_wide_gen.buff_wdata_in_n_44\,
      Q => \bus_wide_gen.data_gen[0].data_buf_reg_n_0_[3]\,
      R => buff_wdata_n_9
    );
\bus_wide_gen.data_gen[0].data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf058_out\,
      D => \bus_wide_gen.buff_wdata_in_n_43\,
      Q => \bus_wide_gen.data_gen[0].data_buf_reg_n_0_[4]\,
      R => buff_wdata_n_9
    );
\bus_wide_gen.data_gen[0].data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf058_out\,
      D => \bus_wide_gen.buff_wdata_in_n_42\,
      Q => \bus_wide_gen.data_gen[0].data_buf_reg_n_0_[5]\,
      R => buff_wdata_n_9
    );
\bus_wide_gen.data_gen[0].data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf058_out\,
      D => \bus_wide_gen.buff_wdata_in_n_41\,
      Q => \bus_wide_gen.data_gen[0].data_buf_reg_n_0_[6]\,
      R => buff_wdata_n_9
    );
\bus_wide_gen.data_gen[0].data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf058_out\,
      D => \bus_wide_gen.buff_wdata_in_n_40\,
      Q => \bus_wide_gen.data_gen[0].data_buf_reg_n_0_[7]\,
      R => buff_wdata_n_9
    );
\bus_wide_gen.data_gen[0].strb_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf058_out\,
      D => \bus_wide_gen.local_HLS_WSTRB\,
      Q => \bus_wide_gen.data_gen[0].strb_buf_reg_n_0_[0]\,
      R => buff_wdata_n_9
    );
\bus_wide_gen.data_gen[1].data_buf[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80808000"
    )
        port map (
      I0 => \bus_wide_gen.din\(0),
      I1 => \bus_wide_gen.din\(1),
      I2 => \bus_wide_gen.offset_valid_reg_n_0\,
      I3 => \bus_wide_gen.single_beat_reg_n_0\,
      I4 => \bus_wide_gen.last_beat_set_reg_n_0\,
      O => \bus_wide_gen.add_tail_1\
    );
\bus_wide_gen.data_gen[1].data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf051_out\,
      D => \bus_wide_gen.buff_wdata_in_n_45\,
      Q => \bus_wide_gen.data_gen[1].data_buf_reg_n_0_[10]\,
      R => buff_wdata_n_12
    );
\bus_wide_gen.data_gen[1].data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf051_out\,
      D => \bus_wide_gen.buff_wdata_in_n_44\,
      Q => \bus_wide_gen.data_gen[1].data_buf_reg_n_0_[11]\,
      R => buff_wdata_n_12
    );
\bus_wide_gen.data_gen[1].data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf051_out\,
      D => \bus_wide_gen.buff_wdata_in_n_43\,
      Q => \bus_wide_gen.data_gen[1].data_buf_reg_n_0_[12]\,
      R => buff_wdata_n_12
    );
\bus_wide_gen.data_gen[1].data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf051_out\,
      D => \bus_wide_gen.buff_wdata_in_n_42\,
      Q => \bus_wide_gen.data_gen[1].data_buf_reg_n_0_[13]\,
      R => buff_wdata_n_12
    );
\bus_wide_gen.data_gen[1].data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf051_out\,
      D => \bus_wide_gen.buff_wdata_in_n_41\,
      Q => \bus_wide_gen.data_gen[1].data_buf_reg_n_0_[14]\,
      R => buff_wdata_n_12
    );
\bus_wide_gen.data_gen[1].data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf051_out\,
      D => \bus_wide_gen.buff_wdata_in_n_40\,
      Q => \bus_wide_gen.data_gen[1].data_buf_reg_n_0_[15]\,
      R => buff_wdata_n_12
    );
\bus_wide_gen.data_gen[1].data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf051_out\,
      D => \bus_wide_gen.buff_wdata_in_n_47\,
      Q => \bus_wide_gen.data_gen[1].data_buf_reg_n_0_[8]\,
      R => buff_wdata_n_12
    );
\bus_wide_gen.data_gen[1].data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf051_out\,
      D => \bus_wide_gen.buff_wdata_in_n_46\,
      Q => \bus_wide_gen.data_gen[1].data_buf_reg_n_0_[9]\,
      R => buff_wdata_n_12
    );
\bus_wide_gen.data_gen[1].strb_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf051_out\,
      D => \bus_wide_gen.local_HLS_WSTRB\,
      Q => \bus_wide_gen.data_gen[1].strb_buf_reg_n_0_[1]\,
      R => buff_wdata_n_12
    );
\bus_wide_gen.data_gen[2].data_buf[23]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => \bus_wide_gen.din\(1),
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.single_beat_reg_n_0\,
      I3 => \bus_wide_gen.last_beat_set_reg_n_0\,
      O => \bus_wide_gen.add_tail_2\
    );
\bus_wide_gen.data_gen[2].data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf043_out\,
      D => \bus_wide_gen.buff_wdata_in_n_47\,
      Q => \bus_wide_gen.data_gen[2].data_buf_reg_n_0_[16]\,
      R => buff_wdata_n_10
    );
\bus_wide_gen.data_gen[2].data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf043_out\,
      D => \bus_wide_gen.buff_wdata_in_n_46\,
      Q => \bus_wide_gen.data_gen[2].data_buf_reg_n_0_[17]\,
      R => buff_wdata_n_10
    );
\bus_wide_gen.data_gen[2].data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf043_out\,
      D => \bus_wide_gen.buff_wdata_in_n_45\,
      Q => \bus_wide_gen.data_gen[2].data_buf_reg_n_0_[18]\,
      R => buff_wdata_n_10
    );
\bus_wide_gen.data_gen[2].data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf043_out\,
      D => \bus_wide_gen.buff_wdata_in_n_44\,
      Q => \bus_wide_gen.data_gen[2].data_buf_reg_n_0_[19]\,
      R => buff_wdata_n_10
    );
\bus_wide_gen.data_gen[2].data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf043_out\,
      D => \bus_wide_gen.buff_wdata_in_n_43\,
      Q => \bus_wide_gen.data_gen[2].data_buf_reg_n_0_[20]\,
      R => buff_wdata_n_10
    );
\bus_wide_gen.data_gen[2].data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf043_out\,
      D => \bus_wide_gen.buff_wdata_in_n_42\,
      Q => \bus_wide_gen.data_gen[2].data_buf_reg_n_0_[21]\,
      R => buff_wdata_n_10
    );
\bus_wide_gen.data_gen[2].data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf043_out\,
      D => \bus_wide_gen.buff_wdata_in_n_41\,
      Q => \bus_wide_gen.data_gen[2].data_buf_reg_n_0_[22]\,
      R => buff_wdata_n_10
    );
\bus_wide_gen.data_gen[2].data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf043_out\,
      D => \bus_wide_gen.buff_wdata_in_n_40\,
      Q => \bus_wide_gen.data_gen[2].data_buf_reg_n_0_[23]\,
      R => buff_wdata_n_10
    );
\bus_wide_gen.data_gen[2].strb_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf043_out\,
      D => \bus_wide_gen.local_HLS_WSTRB\,
      Q => \bus_wide_gen.data_gen[2].strb_buf_reg_n_0_[2]\,
      R => buff_wdata_n_10
    );
\bus_wide_gen.data_gen[3].data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf035_out\,
      D => \bus_wide_gen.buff_wdata_in_n_47\,
      Q => \bus_wide_gen.data_gen[3].data_buf_reg_n_0_[24]\,
      R => buff_wdata_n_11
    );
\bus_wide_gen.data_gen[3].data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf035_out\,
      D => \bus_wide_gen.buff_wdata_in_n_46\,
      Q => \bus_wide_gen.data_gen[3].data_buf_reg_n_0_[25]\,
      R => buff_wdata_n_11
    );
\bus_wide_gen.data_gen[3].data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf035_out\,
      D => \bus_wide_gen.buff_wdata_in_n_45\,
      Q => \bus_wide_gen.data_gen[3].data_buf_reg_n_0_[26]\,
      R => buff_wdata_n_11
    );
\bus_wide_gen.data_gen[3].data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf035_out\,
      D => \bus_wide_gen.buff_wdata_in_n_44\,
      Q => \bus_wide_gen.data_gen[3].data_buf_reg_n_0_[27]\,
      R => buff_wdata_n_11
    );
\bus_wide_gen.data_gen[3].data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf035_out\,
      D => \bus_wide_gen.buff_wdata_in_n_43\,
      Q => \bus_wide_gen.data_gen[3].data_buf_reg_n_0_[28]\,
      R => buff_wdata_n_11
    );
\bus_wide_gen.data_gen[3].data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf035_out\,
      D => \bus_wide_gen.buff_wdata_in_n_42\,
      Q => \bus_wide_gen.data_gen[3].data_buf_reg_n_0_[29]\,
      R => buff_wdata_n_11
    );
\bus_wide_gen.data_gen[3].data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf035_out\,
      D => \bus_wide_gen.buff_wdata_in_n_41\,
      Q => \bus_wide_gen.data_gen[3].data_buf_reg_n_0_[30]\,
      R => buff_wdata_n_11
    );
\bus_wide_gen.data_gen[3].data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf035_out\,
      D => \bus_wide_gen.buff_wdata_in_n_40\,
      Q => \bus_wide_gen.data_gen[3].data_buf_reg_n_0_[31]\,
      R => buff_wdata_n_11
    );
\bus_wide_gen.data_gen[3].strb_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf035_out\,
      D => \bus_wide_gen.local_HLS_WSTRB\,
      Q => \bus_wide_gen.data_gen[3].strb_buf_reg_n_0_[3]\,
      R => buff_wdata_n_11
    );
\bus_wide_gen.data_valid_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.buff_wdata_in_n_21\,
      Q => \bus_wide_gen.data_valid_reg_n_0\,
      R => SR(0)
    );
\bus_wide_gen.first_beat_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.buff_wdata_in_n_23\,
      Q => \bus_wide_gen.first_beat_set_reg_n_0\,
      R => '0'
    );
\bus_wide_gen.first_pad_reg\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.buff_wdata_in_n_20\,
      Q => \bus_wide_gen.first_pad_reg_n_0\,
      S => SR(0)
    );
\bus_wide_gen.last_beat_set_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFAAACFFFCAAA"
    )
        port map (
      I0 => \bus_wide_gen.beat_len_cnt_reg\(19),
      I1 => \bus_wide_gen.offset_pack_buf_reg_n_0_[19]\,
      I2 => \bus_wide_gen.offset_valid_reg_n_0\,
      I3 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I4 => \bus_wide_gen.beat_len_cnt_reg\(20),
      I5 => \bus_wide_gen.offset_pack_buf_reg_n_0_[20]\,
      O => \bus_wide_gen.last_beat_set_i_10_n_0\
    );
\bus_wide_gen.last_beat_set_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000055530003555"
    )
        port map (
      I0 => \bus_wide_gen.beat_len_cnt_reg\(27),
      I1 => \bus_wide_gen.offset_pack_buf_reg_n_0_[27]\,
      I2 => \bus_wide_gen.offset_valid_reg_n_0\,
      I3 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I4 => \bus_wide_gen.beat_len_cnt_reg\(29),
      I5 => \bus_wide_gen.offset_pack_buf_reg_n_0_[29]\,
      O => \bus_wide_gen.last_beat_set_i_11_n_0\
    );
\bus_wide_gen.last_beat_set_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000055530003555"
    )
        port map (
      I0 => \bus_wide_gen.beat_len_cnt_reg\(25),
      I1 => \bus_wide_gen.offset_pack_buf_reg_n_0_[25]\,
      I2 => \bus_wide_gen.offset_valid_reg_n_0\,
      I3 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I4 => \bus_wide_gen.beat_len_cnt_reg\(26),
      I5 => \bus_wide_gen.offset_pack_buf_reg_n_0_[26]\,
      O => \bus_wide_gen.last_beat_set_i_12_n_0\
    );
\bus_wide_gen.last_beat_set_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000055530003555"
    )
        port map (
      I0 => \bus_wide_gen.beat_len_cnt_reg\(23),
      I1 => \bus_wide_gen.offset_pack_buf_reg_n_0_[23]\,
      I2 => \bus_wide_gen.offset_valid_reg_n_0\,
      I3 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I4 => \bus_wide_gen.beat_len_cnt_reg\(24),
      I5 => \bus_wide_gen.offset_pack_buf_reg_n_0_[24]\,
      O => \bus_wide_gen.last_beat_set_i_13_n_0\
    );
\bus_wide_gen.last_beat_set_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000055530003555"
    )
        port map (
      I0 => \bus_wide_gen.beat_len_cnt_reg\(12),
      I1 => \bus_wide_gen.offset_pack_buf_reg_n_0_[12]\,
      I2 => \bus_wide_gen.offset_valid_reg_n_0\,
      I3 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I4 => \bus_wide_gen.beat_len_cnt_reg\(13),
      I5 => \bus_wide_gen.offset_pack_buf_reg_n_0_[13]\,
      O => \bus_wide_gen.last_beat_set_i_14_n_0\
    );
\bus_wide_gen.last_beat_set_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000055530003555"
    )
        port map (
      I0 => \bus_wide_gen.beat_len_cnt_reg\(10),
      I1 => \bus_wide_gen.offset_pack_buf_reg_n_0_[10]\,
      I2 => \bus_wide_gen.offset_valid_reg_n_0\,
      I3 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I4 => \bus_wide_gen.beat_len_cnt_reg\(11),
      I5 => \bus_wide_gen.offset_pack_buf_reg_n_0_[11]\,
      O => \bus_wide_gen.last_beat_set_i_15_n_0\
    );
\bus_wide_gen.last_beat_set_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000055530003555"
    )
        port map (
      I0 => \bus_wide_gen.beat_len_cnt_reg\(8),
      I1 => \bus_wide_gen.offset_pack_buf_reg_n_0_[8]\,
      I2 => \bus_wide_gen.offset_valid_reg_n_0\,
      I3 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I4 => \bus_wide_gen.beat_len_cnt_reg\(9),
      I5 => \bus_wide_gen.offset_pack_buf_reg_n_0_[9]\,
      O => \bus_wide_gen.last_beat_set_i_16_n_0\
    );
\bus_wide_gen.last_beat_set_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFAAACFFFCAAA"
    )
        port map (
      I0 => \bus_wide_gen.beat_len_cnt_reg\(4),
      I1 => \bus_wide_gen.offset_pack_buf_reg_n_0_[4]\,
      I2 => \bus_wide_gen.offset_valid_reg_n_0\,
      I3 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I4 => \bus_wide_gen.beat_len_cnt_reg\(5),
      I5 => \bus_wide_gen.offset_pack_buf_reg_n_0_[5]\,
      O => \bus_wide_gen.last_beat_set_i_17_n_0\
    );
\bus_wide_gen.last_beat_set_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000055530003555"
    )
        port map (
      I0 => \bus_wide_gen.beat_len_cnt_reg\(2),
      I1 => \bus_wide_gen.offset_pack_buf_reg_n_0_[2]\,
      I2 => \bus_wide_gen.offset_valid_reg_n_0\,
      I3 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I4 => \bus_wide_gen.beat_len_cnt_reg\(3),
      I5 => \bus_wide_gen.offset_pack_buf_reg_n_0_[3]\,
      O => \bus_wide_gen.last_beat_set_i_18_n_0\
    );
\bus_wide_gen.last_beat_set_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \bus_wide_gen.last_beat_set_i_3_n_0\,
      I1 => \bus_wide_gen.last_beat_set_i_4_n_0\,
      I2 => \bus_wide_gen.last_beat_set_i_5_n_0\,
      I3 => \bus_wide_gen.last_beat_set_i_6_n_0\,
      I4 => \bus_wide_gen.last_beat_set_i_7_n_0\,
      I5 => \bus_wide_gen.last_beat_set_i_8_n_0\,
      O => \bus_wide_gen.last_beat_set_i_2_n_0\
    );
\bus_wide_gen.last_beat_set_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000500353"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_buf_reg_n_0_[18]\,
      I1 => \bus_wide_gen.beat_len_cnt_reg\(18),
      I2 => p_68_in,
      I3 => \bus_wide_gen.offset_pack_buf_reg_n_0_[17]\,
      I4 => \bus_wide_gen.beat_len_cnt_reg\(17),
      I5 => \bus_wide_gen.last_beat_set_i_9_n_0\,
      O => \bus_wide_gen.last_beat_set_i_3_n_0\
    );
\bus_wide_gen.last_beat_set_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000500353"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_buf_reg_n_0_[22]\,
      I1 => \bus_wide_gen.beat_len_cnt_reg\(22),
      I2 => p_68_in,
      I3 => \bus_wide_gen.offset_pack_buf_reg_n_0_[21]\,
      I4 => \bus_wide_gen.beat_len_cnt_reg\(21),
      I5 => \bus_wide_gen.last_beat_set_i_10_n_0\,
      O => \bus_wide_gen.last_beat_set_i_4_n_0\
    );
\bus_wide_gen.last_beat_set_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5300000000000000"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_buf_reg_n_0_[28]\,
      I1 => \bus_wide_gen.beat_len_cnt_reg\(28),
      I2 => p_68_in,
      I3 => \bus_wide_gen.last_beat_set_i_11_n_0\,
      I4 => \bus_wide_gen.last_beat_set_i_12_n_0\,
      I5 => \bus_wide_gen.last_beat_set_i_13_n_0\,
      O => \bus_wide_gen.last_beat_set_i_5_n_0\
    );
\bus_wide_gen.last_beat_set_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5300000000000000"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_buf_reg_n_0_[14]\,
      I1 => \bus_wide_gen.beat_len_cnt_reg\(14),
      I2 => p_68_in,
      I3 => \bus_wide_gen.last_beat_set_i_14_n_0\,
      I4 => \bus_wide_gen.last_beat_set_i_15_n_0\,
      I5 => \bus_wide_gen.last_beat_set_i_16_n_0\,
      O => \bus_wide_gen.last_beat_set_i_6_n_0\
    );
\bus_wide_gen.last_beat_set_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000500353"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_buf_reg_n_0_[7]\,
      I1 => \bus_wide_gen.beat_len_cnt_reg\(7),
      I2 => p_68_in,
      I3 => \bus_wide_gen.offset_pack_buf_reg_n_0_[6]\,
      I4 => \bus_wide_gen.beat_len_cnt_reg\(6),
      I5 => \bus_wide_gen.last_beat_set_i_17_n_0\,
      O => \bus_wide_gen.last_beat_set_i_7_n_0\
    );
\bus_wide_gen.last_beat_set_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFCAFFFFFFFFFFF"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_buf_reg_n_0_[1]\,
      I1 => \bus_wide_gen.beat_len_cnt_reg\(1),
      I2 => p_68_in,
      I3 => \bus_wide_gen.offset_pack_buf_reg_n_0_[0]\,
      I4 => \bus_wide_gen.beat_len_cnt_reg\(0),
      I5 => \bus_wide_gen.last_beat_set_i_18_n_0\,
      O => \bus_wide_gen.last_beat_set_i_8_n_0\
    );
\bus_wide_gen.last_beat_set_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFAAACFFFCAAA"
    )
        port map (
      I0 => \bus_wide_gen.beat_len_cnt_reg\(15),
      I1 => \bus_wide_gen.offset_pack_buf_reg_n_0_[15]\,
      I2 => \bus_wide_gen.offset_valid_reg_n_0\,
      I3 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I4 => \bus_wide_gen.beat_len_cnt_reg\(16),
      I5 => \bus_wide_gen.offset_pack_buf_reg_n_0_[16]\,
      O => \bus_wide_gen.last_beat_set_i_9_n_0\
    );
\bus_wide_gen.last_beat_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.buff_wdata_in_n_22\,
      Q => \bus_wide_gen.last_beat_set_reg_n_0\,
      R => '0'
    );
\bus_wide_gen.offset_pack_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_42\,
      Q => \bus_wide_gen.offset_pack_buf_reg_n_0_[0]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_32\,
      Q => \bus_wide_gen.offset_pack_buf_reg_n_0_[10]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_31\,
      Q => \bus_wide_gen.offset_pack_buf_reg_n_0_[11]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_30\,
      Q => \bus_wide_gen.offset_pack_buf_reg_n_0_[12]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_29\,
      Q => \bus_wide_gen.offset_pack_buf_reg_n_0_[13]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_28\,
      Q => \bus_wide_gen.offset_pack_buf_reg_n_0_[14]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_27\,
      Q => \bus_wide_gen.offset_pack_buf_reg_n_0_[15]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_26\,
      Q => \bus_wide_gen.offset_pack_buf_reg_n_0_[16]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_25\,
      Q => \bus_wide_gen.offset_pack_buf_reg_n_0_[17]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_24\,
      Q => \bus_wide_gen.offset_pack_buf_reg_n_0_[18]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_23\,
      Q => \bus_wide_gen.offset_pack_buf_reg_n_0_[19]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_41\,
      Q => \bus_wide_gen.offset_pack_buf_reg_n_0_[1]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_22\,
      Q => \bus_wide_gen.offset_pack_buf_reg_n_0_[20]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_21\,
      Q => \bus_wide_gen.offset_pack_buf_reg_n_0_[21]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_20\,
      Q => \bus_wide_gen.offset_pack_buf_reg_n_0_[22]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_19\,
      Q => \bus_wide_gen.offset_pack_buf_reg_n_0_[23]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_18\,
      Q => \bus_wide_gen.offset_pack_buf_reg_n_0_[24]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_17\,
      Q => \bus_wide_gen.offset_pack_buf_reg_n_0_[25]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_16\,
      Q => \bus_wide_gen.offset_pack_buf_reg_n_0_[26]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_15\,
      Q => \bus_wide_gen.offset_pack_buf_reg_n_0_[27]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_14\,
      Q => \bus_wide_gen.offset_pack_buf_reg_n_0_[28]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_13\,
      Q => \bus_wide_gen.offset_pack_buf_reg_n_0_[29]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_40\,
      Q => \bus_wide_gen.offset_pack_buf_reg_n_0_[2]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_12\,
      Q => \bus_wide_gen.din\(0),
      R => SR(0)
    );
\bus_wide_gen.offset_pack_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_11\,
      Q => \bus_wide_gen.din\(1),
      R => SR(0)
    );
\bus_wide_gen.offset_pack_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_10\,
      Q => \bus_wide_gen.offset_pack_buf_reg_n_0_[32]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_9\,
      Q => \bus_wide_gen.offset_pack_buf_reg_n_0_[33]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_39\,
      Q => \bus_wide_gen.offset_pack_buf_reg_n_0_[3]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_38\,
      Q => \bus_wide_gen.offset_pack_buf_reg_n_0_[4]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_37\,
      Q => \bus_wide_gen.offset_pack_buf_reg_n_0_[5]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_36\,
      Q => \bus_wide_gen.offset_pack_buf_reg_n_0_[6]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_35\,
      Q => \bus_wide_gen.offset_pack_buf_reg_n_0_[7]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_34\,
      Q => \bus_wide_gen.offset_pack_buf_reg_n_0_[8]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_33\,
      Q => \bus_wide_gen.offset_pack_buf_reg_n_0_[9]\,
      R => SR(0)
    );
\bus_wide_gen.offset_valid_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.wreq_offset_n_8\,
      Q => \bus_wide_gen.offset_valid_reg_n_0\,
      R => SR(0)
    );
\bus_wide_gen.pad_oh_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.buff_wdata_in_n_38\,
      Q => \bus_wide_gen.pad_oh_reg_reg_n_0_[1]\,
      R => SR(0)
    );
\bus_wide_gen.pad_oh_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.buff_wdata_in_n_37\,
      Q => \bus_wide_gen.pad_oh_reg_reg_n_0_[2]\,
      R => SR(0)
    );
\bus_wide_gen.pad_oh_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.buff_wdata_in_n_36\,
      Q => \bus_wide_gen.pad_oh_reg_reg_n_0_[3]\,
      R => SR(0)
    );
\bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_2_n_0\,
      I1 => \bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_3_n_0\,
      I2 => \bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_4_n_0\,
      I3 => \bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_5_n_0\,
      I4 => \bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_6_n_0\,
      O => \bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_1_n_0\
    );
\bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \bus_wide_gen.wreq_offset_n_40\,
      I1 => \bus_wide_gen.wreq_offset_n_39\,
      I2 => \bus_wide_gen.wreq_offset_n_42\,
      I3 => \bus_wide_gen.wreq_offset_n_41\,
      I4 => \bus_wide_gen.wreq_offset_n_37\,
      I5 => \bus_wide_gen.wreq_offset_n_38\,
      O => \bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_2_n_0\
    );
\bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \bus_wide_gen.wreq_offset_n_22\,
      I1 => \bus_wide_gen.wreq_offset_n_21\,
      I2 => \bus_wide_gen.wreq_offset_n_24\,
      I3 => \bus_wide_gen.wreq_offset_n_23\,
      I4 => \bus_wide_gen.wreq_offset_n_19\,
      I5 => \bus_wide_gen.wreq_offset_n_20\,
      O => \bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_3_n_0\
    );
\bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \bus_wide_gen.wreq_offset_n_16\,
      I1 => \bus_wide_gen.wreq_offset_n_15\,
      I2 => \bus_wide_gen.wreq_offset_n_18\,
      I3 => \bus_wide_gen.wreq_offset_n_17\,
      I4 => \bus_wide_gen.wreq_offset_n_13\,
      I5 => \bus_wide_gen.wreq_offset_n_14\,
      O => \bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_4_n_0\
    );
\bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \bus_wide_gen.wreq_offset_n_34\,
      I1 => \bus_wide_gen.wreq_offset_n_33\,
      I2 => \bus_wide_gen.wreq_offset_n_36\,
      I3 => \bus_wide_gen.wreq_offset_n_35\,
      I4 => \bus_wide_gen.wreq_offset_n_31\,
      I5 => \bus_wide_gen.wreq_offset_n_32\,
      O => \bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_5_n_0\
    );
\bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \bus_wide_gen.wreq_offset_n_28\,
      I1 => \bus_wide_gen.wreq_offset_n_27\,
      I2 => \bus_wide_gen.wreq_offset_n_30\,
      I3 => \bus_wide_gen.wreq_offset_n_29\,
      I4 => \bus_wide_gen.wreq_offset_n_25\,
      I5 => \bus_wide_gen.wreq_offset_n_26\,
      O => \bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_6_n_0\
    );
\bus_wide_gen.single_beat_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_1_n_0\,
      Q => \bus_wide_gen.single_beat_reg_n_0\,
      R => SR(0)
    );
\bus_wide_gen.wreq_offset\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized0\
     port map (
      E(0) => E(0),
      Q(1) => \bus_wide_gen.offset_pack_buf_reg_n_0_[33]\,
      Q(0) => \bus_wide_gen.offset_pack_buf_reg_n_0_[32]\,
      S(0) => \bus_wide_gen.align_len0_n_0\,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \bus_wide_gen.beat_len_cnt[0]_i_3\ => \bus_wide_gen.first_pad_reg_n_0\,
      \bus_wide_gen.beat_len_cnt[0]_i_3_0\ => \bus_wide_gen.pad_oh_reg_reg_n_0_[1]\,
      \bus_wide_gen.beat_len_cnt[0]_i_3_1\ => \bus_wide_gen.pad_oh_reg_reg_n_0_[2]\,
      \bus_wide_gen.beat_len_cnt[0]_i_4\ => \bus_wide_gen.pad_oh_reg_reg_n_0_[3]\,
      \bus_wide_gen.data_gen[0].strb_buf_reg[0]\ => \bus_wide_gen.first_beat_set_reg_n_0\,
      \bus_wide_gen.offset_pack_buf_reg[32]\ => \bus_wide_gen.wreq_offset_n_4\,
      \bus_wide_gen.offset_pack_buf_reg[33]\ => \bus_wide_gen.wreq_offset_n_5\,
      \bus_wide_gen.offset_pack_buf_reg[33]_0\ => \bus_wide_gen.wreq_offset_n_6\,
      \bus_wide_gen.single_beat0\ => \bus_wide_gen.single_beat0\,
      \data_p2_reg[0]\ => \^tmp_valid_reg_0\,
      \dout_reg[0]\ => \bus_wide_gen.offset_valid_reg_n_0\,
      \dout_reg[0]_0\ => \bus_wide_gen.last_beat_set_reg_n_0\,
      \dout_reg[0]_1\ => \bus_wide_gen.single_beat_reg_n_0\,
      \dout_reg[29]\(5 downto 0) => \^q\(5 downto 0),
      \dout_reg[33]\(33) => \bus_wide_gen.wreq_offset_n_9\,
      \dout_reg[33]\(32) => \bus_wide_gen.wreq_offset_n_10\,
      \dout_reg[33]\(31) => \bus_wide_gen.wreq_offset_n_11\,
      \dout_reg[33]\(30) => \bus_wide_gen.wreq_offset_n_12\,
      \dout_reg[33]\(29) => \bus_wide_gen.wreq_offset_n_13\,
      \dout_reg[33]\(28) => \bus_wide_gen.wreq_offset_n_14\,
      \dout_reg[33]\(27) => \bus_wide_gen.wreq_offset_n_15\,
      \dout_reg[33]\(26) => \bus_wide_gen.wreq_offset_n_16\,
      \dout_reg[33]\(25) => \bus_wide_gen.wreq_offset_n_17\,
      \dout_reg[33]\(24) => \bus_wide_gen.wreq_offset_n_18\,
      \dout_reg[33]\(23) => \bus_wide_gen.wreq_offset_n_19\,
      \dout_reg[33]\(22) => \bus_wide_gen.wreq_offset_n_20\,
      \dout_reg[33]\(21) => \bus_wide_gen.wreq_offset_n_21\,
      \dout_reg[33]\(20) => \bus_wide_gen.wreq_offset_n_22\,
      \dout_reg[33]\(19) => \bus_wide_gen.wreq_offset_n_23\,
      \dout_reg[33]\(18) => \bus_wide_gen.wreq_offset_n_24\,
      \dout_reg[33]\(17) => \bus_wide_gen.wreq_offset_n_25\,
      \dout_reg[33]\(16) => \bus_wide_gen.wreq_offset_n_26\,
      \dout_reg[33]\(15) => \bus_wide_gen.wreq_offset_n_27\,
      \dout_reg[33]\(14) => \bus_wide_gen.wreq_offset_n_28\,
      \dout_reg[33]\(13) => \bus_wide_gen.wreq_offset_n_29\,
      \dout_reg[33]\(12) => \bus_wide_gen.wreq_offset_n_30\,
      \dout_reg[33]\(11) => \bus_wide_gen.wreq_offset_n_31\,
      \dout_reg[33]\(10) => \bus_wide_gen.wreq_offset_n_32\,
      \dout_reg[33]\(9) => \bus_wide_gen.wreq_offset_n_33\,
      \dout_reg[33]\(8) => \bus_wide_gen.wreq_offset_n_34\,
      \dout_reg[33]\(7) => \bus_wide_gen.wreq_offset_n_35\,
      \dout_reg[33]\(6) => \bus_wide_gen.wreq_offset_n_36\,
      \dout_reg[33]\(5) => \bus_wide_gen.wreq_offset_n_37\,
      \dout_reg[33]\(4) => \bus_wide_gen.wreq_offset_n_38\,
      \dout_reg[33]\(3) => \bus_wide_gen.wreq_offset_n_39\,
      \dout_reg[33]\(2) => \bus_wide_gen.wreq_offset_n_40\,
      \dout_reg[33]\(1) => \bus_wide_gen.wreq_offset_n_41\,
      \dout_reg[33]\(0) => \bus_wide_gen.wreq_offset_n_42\,
      \dout_reg[33]_0\(1 downto 0) => \^tmp_addr_reg[63]_0\(1 downto 0),
      dout_vld_reg_0 => \bus_wide_gen.wreq_offset_n_8\,
      full_n_reg_0 => \^bus_wide_gen.offset_full_n\,
      local_CHN_AWREADY => local_CHN_AWREADY,
      p_65_in => p_65_in,
      p_66_in => p_66_in,
      p_68_in => p_68_in
    );
\conservative_gen.fifo_burst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo
     port map (
      CO(0) => \conservative_gen.fifo_burst_n_2\,
      Q(3) => \conservative_gen.fifo_burst_n_9\,
      Q(2) => \conservative_gen.fifo_burst_n_10\,
      Q(1) => \conservative_gen.fifo_burst_n_11\,
      Q(0) => \conservative_gen.fifo_burst_n_12\,
      S(3) => \conservative_gen.fifo_burst_n_13\,
      S(2) => \conservative_gen.fifo_burst_n_14\,
      S(1) => \conservative_gen.fifo_burst_n_15\,
      S(0) => \conservative_gen.fifo_burst_n_16\,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \conservative_gen.burst_valid\ => \conservative_gen.burst_valid\,
      \conservative_gen.local_BURST_WVALID_reg\ => \conservative_gen.fifo_burst_n_25\,
      \conservative_gen.next_burst\ => \conservative_gen.next_burst\,
      \conservative_gen.num_beat_cnt_reg[3]\(3) => \conservative_gen.fifo_burst_n_26\,
      \conservative_gen.num_beat_cnt_reg[3]\(2) => \conservative_gen.fifo_burst_n_27\,
      \conservative_gen.num_beat_cnt_reg[3]\(1) => \conservative_gen.fifo_burst_n_28\,
      \conservative_gen.num_beat_cnt_reg[3]\(0) => \conservative_gen.fifo_burst_n_29\,
      \conservative_gen.num_beat_cnt_reg[3]_0\ => \bus_wide_gen.data_valid_reg_n_0\,
      \conservative_gen.num_beat_cnt_reg[7]\(3) => \conservative_gen.fifo_burst_n_17\,
      \conservative_gen.num_beat_cnt_reg[7]\(2) => \conservative_gen.fifo_burst_n_18\,
      \conservative_gen.num_beat_cnt_reg[7]\(1) => \conservative_gen.fifo_burst_n_19\,
      \conservative_gen.num_beat_cnt_reg[7]\(0) => \conservative_gen.fifo_burst_n_20\,
      \conservative_gen.num_beat_cnt_reg[7]_0\(7) => \conservative_gen.num_beat_cnt_reg_n_0_[7]\,
      \conservative_gen.num_beat_cnt_reg[7]_0\(6) => \conservative_gen.num_beat_cnt_reg_n_0_[6]\,
      \conservative_gen.num_beat_cnt_reg[7]_0\(5) => \conservative_gen.num_beat_cnt_reg_n_0_[5]\,
      \conservative_gen.num_beat_cnt_reg[7]_0\(4) => \conservative_gen.num_beat_cnt_reg_n_0_[4]\,
      \conservative_gen.num_beat_cnt_reg[7]_0\(3) => \conservative_gen.num_beat_cnt_reg_n_0_[3]\,
      \conservative_gen.num_beat_cnt_reg[7]_0\(2) => \conservative_gen.num_beat_cnt_reg_n_0_[2]\,
      \conservative_gen.num_beat_cnt_reg[7]_0\(1) => \conservative_gen.num_beat_cnt_reg_n_0_[1]\,
      \conservative_gen.num_beat_cnt_reg[7]_0\(0) => \conservative_gen.num_beat_cnt_reg_n_0_[0]\,
      \conservative_gen.num_beat_pred_br10__0\(7 downto 0) => \conservative_gen.num_beat_pred_br10__0\(7 downto 0),
      \dout_reg[0]\ => \^local_chn_burst_wvalid\,
      \dout_reg[0]_0\(0) => \conservative_gen.num_beat_pred_br10_carry__0_n_0\,
      \dout_reg[3]\(3) => \conservative_gen.fifo_burst_n_21\,
      \dout_reg[3]\(2) => \conservative_gen.fifo_burst_n_22\,
      \dout_reg[3]\(1) => \conservative_gen.fifo_burst_n_23\,
      \dout_reg[3]\(0) => \conservative_gen.fifo_burst_n_24\,
      \dout_reg[3]_0\(3 downto 0) => \dout_reg[3]\(3 downto 0),
      local_AXI_WREADY => local_AXI_WREADY,
      local_BURST_AWVALID => local_BURST_AWVALID,
      local_BURST_WREADY => local_BURST_WREADY,
      p_1_in(5 downto 0) => p_1_in(6 downto 1),
      push => push_0
    );
\conservative_gen.local_BURST_WLEN_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \conservative_gen.next_burst\,
      D => \conservative_gen.fifo_burst_n_12\,
      Q => \conservative_gen.local_BURST_WLEN_reg[3]_0\(0),
      R => SR(0)
    );
\conservative_gen.local_BURST_WLEN_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \conservative_gen.next_burst\,
      D => \conservative_gen.fifo_burst_n_11\,
      Q => \conservative_gen.local_BURST_WLEN_reg[3]_0\(1),
      R => SR(0)
    );
\conservative_gen.local_BURST_WLEN_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \conservative_gen.next_burst\,
      D => \conservative_gen.fifo_burst_n_10\,
      Q => \conservative_gen.local_BURST_WLEN_reg[3]_0\(2),
      R => SR(0)
    );
\conservative_gen.local_BURST_WLEN_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \conservative_gen.next_burst\,
      D => \conservative_gen.fifo_burst_n_9\,
      Q => \conservative_gen.local_BURST_WLEN_reg[3]_0\(3),
      R => SR(0)
    );
\conservative_gen.local_BURST_WVALID_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \conservative_gen.fifo_burst_n_25\,
      Q => \^local_chn_burst_wvalid\,
      R => SR(0)
    );
\conservative_gen.num_beat_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_wdata_n_5,
      D => p_3_out_carry_n_7,
      Q => \conservative_gen.num_beat_cnt_reg_n_0_[0]\,
      R => SR(0)
    );
\conservative_gen.num_beat_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_wdata_n_5,
      D => p_3_out_carry_n_6,
      Q => \conservative_gen.num_beat_cnt_reg_n_0_[1]\,
      R => SR(0)
    );
\conservative_gen.num_beat_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_wdata_n_5,
      D => p_3_out_carry_n_5,
      Q => \conservative_gen.num_beat_cnt_reg_n_0_[2]\,
      R => SR(0)
    );
\conservative_gen.num_beat_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_wdata_n_5,
      D => p_3_out_carry_n_4,
      Q => \conservative_gen.num_beat_cnt_reg_n_0_[3]\,
      R => SR(0)
    );
\conservative_gen.num_beat_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_wdata_n_5,
      D => \p_3_out_carry__0_n_7\,
      Q => \conservative_gen.num_beat_cnt_reg_n_0_[4]\,
      R => SR(0)
    );
\conservative_gen.num_beat_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_wdata_n_5,
      D => \p_3_out_carry__0_n_6\,
      Q => \conservative_gen.num_beat_cnt_reg_n_0_[5]\,
      R => SR(0)
    );
\conservative_gen.num_beat_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_wdata_n_5,
      D => \p_3_out_carry__0_n_5\,
      Q => \conservative_gen.num_beat_cnt_reg_n_0_[6]\,
      R => SR(0)
    );
\conservative_gen.num_beat_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_wdata_n_5,
      D => \p_3_out_carry__0_n_4\,
      Q => \conservative_gen.num_beat_cnt_reg_n_0_[7]\,
      R => SR(0)
    );
\conservative_gen.num_beat_pred_br10_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \conservative_gen.num_beat_pred_br10_carry_n_0\,
      CO(2) => \conservative_gen.num_beat_pred_br10_carry_n_1\,
      CO(1) => \conservative_gen.num_beat_pred_br10_carry_n_2\,
      CO(0) => \conservative_gen.num_beat_pred_br10_carry_n_3\,
      CYINIT => '0',
      DI(3) => \conservative_gen.num_beat_cnt_reg_n_0_[3]\,
      DI(2) => \conservative_gen.num_beat_cnt_reg_n_0_[2]\,
      DI(1) => \conservative_gen.num_beat_cnt_reg_n_0_[1]\,
      DI(0) => \conservative_gen.num_beat_cnt_reg_n_0_[0]\,
      O(3 downto 0) => \conservative_gen.num_beat_pred_br10__0\(3 downto 0),
      S(3) => \conservative_gen.fifo_burst_n_26\,
      S(2) => \conservative_gen.fifo_burst_n_27\,
      S(1) => \conservative_gen.fifo_burst_n_28\,
      S(0) => \conservative_gen.fifo_burst_n_29\
    );
\conservative_gen.num_beat_pred_br10_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \conservative_gen.num_beat_pred_br10_carry_n_0\,
      CO(3) => \conservative_gen.num_beat_pred_br10_carry__0_n_0\,
      CO(2) => \conservative_gen.num_beat_pred_br10_carry__0_n_1\,
      CO(1) => \conservative_gen.num_beat_pred_br10_carry__0_n_2\,
      CO(0) => \conservative_gen.num_beat_pred_br10_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \conservative_gen.num_beat_cnt_reg_n_0_[7]\,
      DI(2) => \conservative_gen.num_beat_cnt_reg_n_0_[6]\,
      DI(1) => \conservative_gen.num_beat_cnt_reg_n_0_[5]\,
      DI(0) => \conservative_gen.num_beat_cnt_reg_n_0_[4]\,
      O(3 downto 0) => \conservative_gen.num_beat_pred_br10__0\(7 downto 4),
      S(3) => \conservative_gen.fifo_burst_n_17\,
      S(2) => \conservative_gen.fifo_burst_n_18\,
      S(1) => \conservative_gen.fifo_burst_n_19\,
      S(0) => \conservative_gen.fifo_burst_n_20\
    );
\data_p2[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^local_chn_burst_wvalid\,
      I1 => local_BURST_WREADY,
      O => \conservative_gen.local_BURST_WVALID_reg_0\(0)
    );
fifo_wreq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized2\
     port map (
      D(0) => tmp_len0(10),
      Q(67 downto 65) => wreq_len(13 downto 11),
      Q(64) => wreq_len(6),
      Q(63) => fifo_wreq_n_7,
      Q(62) => fifo_wreq_n_8,
      Q(61) => fifo_wreq_n_9,
      Q(60) => fifo_wreq_n_10,
      Q(59) => fifo_wreq_n_11,
      Q(58) => fifo_wreq_n_12,
      Q(57) => fifo_wreq_n_13,
      Q(56) => fifo_wreq_n_14,
      Q(55) => fifo_wreq_n_15,
      Q(54) => fifo_wreq_n_16,
      Q(53) => fifo_wreq_n_17,
      Q(52) => fifo_wreq_n_18,
      Q(51) => fifo_wreq_n_19,
      Q(50) => fifo_wreq_n_20,
      Q(49) => fifo_wreq_n_21,
      Q(48) => fifo_wreq_n_22,
      Q(47) => fifo_wreq_n_23,
      Q(46) => fifo_wreq_n_24,
      Q(45) => fifo_wreq_n_25,
      Q(44) => fifo_wreq_n_26,
      Q(43) => fifo_wreq_n_27,
      Q(42) => fifo_wreq_n_28,
      Q(41) => fifo_wreq_n_29,
      Q(40) => fifo_wreq_n_30,
      Q(39) => fifo_wreq_n_31,
      Q(38) => fifo_wreq_n_32,
      Q(37) => fifo_wreq_n_33,
      Q(36) => fifo_wreq_n_34,
      Q(35) => fifo_wreq_n_35,
      Q(34) => fifo_wreq_n_36,
      Q(33) => fifo_wreq_n_37,
      Q(32) => fifo_wreq_n_38,
      Q(31) => fifo_wreq_n_39,
      Q(30) => fifo_wreq_n_40,
      Q(29) => fifo_wreq_n_41,
      Q(28) => fifo_wreq_n_42,
      Q(27) => fifo_wreq_n_43,
      Q(26) => fifo_wreq_n_44,
      Q(25) => fifo_wreq_n_45,
      Q(24) => fifo_wreq_n_46,
      Q(23) => fifo_wreq_n_47,
      Q(22) => fifo_wreq_n_48,
      Q(21) => fifo_wreq_n_49,
      Q(20) => fifo_wreq_n_50,
      Q(19) => fifo_wreq_n_51,
      Q(18) => fifo_wreq_n_52,
      Q(17) => fifo_wreq_n_53,
      Q(16) => fifo_wreq_n_54,
      Q(15) => fifo_wreq_n_55,
      Q(14) => fifo_wreq_n_56,
      Q(13) => fifo_wreq_n_57,
      Q(12) => fifo_wreq_n_58,
      Q(11) => fifo_wreq_n_59,
      Q(10) => fifo_wreq_n_60,
      Q(9) => fifo_wreq_n_61,
      Q(8) => fifo_wreq_n_62,
      Q(7) => fifo_wreq_n_63,
      Q(6) => fifo_wreq_n_64,
      Q(5) => fifo_wreq_n_65,
      Q(4) => fifo_wreq_n_66,
      Q(3) => fifo_wreq_n_67,
      Q(2) => fifo_wreq_n_68,
      Q(1) => fifo_wreq_n_69,
      Q(0) => fifo_wreq_n_70,
      S(2) => fifo_wreq_n_71,
      S(1) => fifo_wreq_n_72,
      S(0) => fifo_wreq_n_73,
      SR(0) => SR(0),
      \ap_CS_fsm_reg[26]\(3 downto 0) => dout_vld_reg_2(3 downto 0),
      ap_clk => ap_clk,
      \dout_reg[63]\(63 downto 0) => \dout_reg[63]\(63 downto 0),
      dout_vld_reg_0 => fifo_wreq_n_75,
      full_n_reg_0(0) => full_n_reg_0(0),
      full_n_reg_1 => \in\(0),
      full_n_reg_2(0) => dout_vld_reg_0(0),
      local_CHN_AWREADY => local_CHN_AWREADY,
      next_wreq => next_wreq,
      tmp_valid_reg => \^bus_wide_gen.offset_full_n\,
      tmp_valid_reg_0 => \^tmp_valid_reg_0\,
      valid_length => valid_length,
      wreq_valid => wreq_valid,
      wrsp_ready => wrsp_ready
    );
fifo_wrsp: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized4\
     port map (
      E(0) => fifo_wrsp_n_3,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \bus_wide_gen.offset_full_n\ => \^bus_wide_gen.offset_full_n\,
      \dout_reg[0]\ => wrsp_type,
      \dout_reg[0]_0\ => \^tmp_valid_reg_0\,
      dout_vld_reg_0 => \^ursp_ready\,
      dout_vld_reg_1(0) => dout_vld_reg_3(0),
      local_CHN_AWREADY => local_CHN_AWREADY,
      next_wreq => next_wreq,
      \num_data_cnt1__0\ => \num_data_cnt1__0\,
      \num_data_cnt_reg[3]_0\(0) => dout_vld_reg_2(7),
      \num_data_cnt_reg[3]_1\ => \^dout_vld_reg\,
      ost_resp_info => ost_resp_info,
      \push__0\ => \push__0\,
      valid_length => valid_length,
      wreq_valid => wreq_valid,
      wrsp_ready => wrsp_ready
    );
\p_0_out__15_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_0_out__15_carry_n_0\,
      CO(2) => \p_0_out__15_carry_n_1\,
      CO(1) => \p_0_out__15_carry_n_2\,
      CO(0) => \p_0_out__15_carry_n_3\,
      CYINIT => num_data_cnt_reg(0),
      DI(3 downto 1) => num_data_cnt_reg(3 downto 1),
      DI(0) => \bus_wide_gen.buff_wdata_in_n_19\,
      O(3) => \p_0_out__15_carry_n_4\,
      O(2) => \p_0_out__15_carry_n_5\,
      O(1) => \p_0_out__15_carry_n_6\,
      O(0) => \p_0_out__15_carry_n_7\,
      S(3) => \bus_wide_gen.buff_wdata_in_n_28\,
      S(2) => \bus_wide_gen.buff_wdata_in_n_29\,
      S(1) => \bus_wide_gen.buff_wdata_in_n_30\,
      S(0) => \bus_wide_gen.buff_wdata_in_n_31\
    );
\p_0_out__15_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out__15_carry_n_0\,
      CO(3 downto 1) => \NLW_p_0_out__15_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \p_0_out__15_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => num_data_cnt_reg(4),
      O(3 downto 2) => \NLW_p_0_out__15_carry__0_O_UNCONNECTED\(3 downto 2),
      O(1) => \p_0_out__15_carry__0_n_6\,
      O(0) => \p_0_out__15_carry__0_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \bus_wide_gen.buff_wdata_in_n_34\,
      S(0) => \bus_wide_gen.buff_wdata_in_n_35\
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_out_carry_n_0,
      CO(2) => p_0_out_carry_n_1,
      CO(1) => p_0_out_carry_n_2,
      CO(0) => p_0_out_carry_n_3,
      CYINIT => mOutPtr_reg(0),
      DI(3 downto 1) => mOutPtr_reg(3 downto 1),
      DI(0) => \bus_wide_gen.buff_wdata_in_n_16\,
      O(3) => p_0_out_carry_n_4,
      O(2) => p_0_out_carry_n_5,
      O(1) => p_0_out_carry_n_6,
      O(0) => p_0_out_carry_n_7,
      S(3) => \bus_wide_gen.buff_wdata_in_n_24\,
      S(2) => \bus_wide_gen.buff_wdata_in_n_25\,
      S(1) => \bus_wide_gen.buff_wdata_in_n_26\,
      S(0) => \bus_wide_gen.buff_wdata_in_n_27\
    );
\p_0_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_0_out_carry_n_0,
      CO(3 downto 1) => \NLW_p_0_out_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \p_0_out_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => mOutPtr_reg(4),
      O(3 downto 2) => \NLW_p_0_out_carry__0_O_UNCONNECTED\(3 downto 2),
      O(1) => \p_0_out_carry__0_n_6\,
      O(0) => \p_0_out_carry__0_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \bus_wide_gen.buff_wdata_in_n_32\,
      S(0) => \bus_wide_gen.buff_wdata_in_n_33\
    );
p_3_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_3_out_carry_n_0,
      CO(2) => p_3_out_carry_n_1,
      CO(1) => p_3_out_carry_n_2,
      CO(0) => p_3_out_carry_n_3,
      CYINIT => buff_wdata_n_8,
      DI(3 downto 1) => p_1_in(3 downto 1),
      DI(0) => buff_wdata_n_7,
      O(3) => p_3_out_carry_n_4,
      O(2) => p_3_out_carry_n_5,
      O(1) => p_3_out_carry_n_6,
      O(0) => p_3_out_carry_n_7,
      S(3) => \conservative_gen.fifo_burst_n_21\,
      S(2) => \conservative_gen.fifo_burst_n_22\,
      S(1) => \conservative_gen.fifo_burst_n_23\,
      S(0) => \conservative_gen.fifo_burst_n_24\
    );
\p_3_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_3_out_carry_n_0,
      CO(3) => \NLW_p_3_out_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \p_3_out_carry__0_n_1\,
      CO(1) => \p_3_out_carry__0_n_2\,
      CO(0) => \p_3_out_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => p_1_in(6 downto 4),
      O(3) => \p_3_out_carry__0_n_4\,
      O(2) => \p_3_out_carry__0_n_5\,
      O(1) => \p_3_out_carry__0_n_6\,
      O(0) => \p_3_out_carry__0_n_7\,
      S(3) => \conservative_gen.fifo_burst_n_13\,
      S(2) => \conservative_gen.fifo_burst_n_14\,
      S(1) => \conservative_gen.fifo_burst_n_15\,
      S(0) => \conservative_gen.fifo_burst_n_16\
    );
\tmp_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_70,
      Q => \^tmp_addr_reg[63]_0\(0),
      R => SR(0)
    );
\tmp_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_60,
      Q => \^tmp_addr_reg[63]_0\(10),
      R => SR(0)
    );
\tmp_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_59,
      Q => \^tmp_addr_reg[63]_0\(11),
      R => SR(0)
    );
\tmp_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_58,
      Q => \^tmp_addr_reg[63]_0\(12),
      R => SR(0)
    );
\tmp_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_57,
      Q => \^tmp_addr_reg[63]_0\(13),
      R => SR(0)
    );
\tmp_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_56,
      Q => \^tmp_addr_reg[63]_0\(14),
      R => SR(0)
    );
\tmp_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_55,
      Q => \^tmp_addr_reg[63]_0\(15),
      R => SR(0)
    );
\tmp_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_54,
      Q => \^tmp_addr_reg[63]_0\(16),
      R => SR(0)
    );
\tmp_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_53,
      Q => \^tmp_addr_reg[63]_0\(17),
      R => SR(0)
    );
\tmp_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_52,
      Q => \^tmp_addr_reg[63]_0\(18),
      R => SR(0)
    );
\tmp_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_51,
      Q => \^tmp_addr_reg[63]_0\(19),
      R => SR(0)
    );
\tmp_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_69,
      Q => \^tmp_addr_reg[63]_0\(1),
      R => SR(0)
    );
\tmp_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_50,
      Q => \^tmp_addr_reg[63]_0\(20),
      R => SR(0)
    );
\tmp_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_49,
      Q => \^tmp_addr_reg[63]_0\(21),
      R => SR(0)
    );
\tmp_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_48,
      Q => \^tmp_addr_reg[63]_0\(22),
      R => SR(0)
    );
\tmp_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_47,
      Q => \^tmp_addr_reg[63]_0\(23),
      R => SR(0)
    );
\tmp_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_46,
      Q => \^tmp_addr_reg[63]_0\(24),
      R => SR(0)
    );
\tmp_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_45,
      Q => \^tmp_addr_reg[63]_0\(25),
      R => SR(0)
    );
\tmp_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_44,
      Q => \^tmp_addr_reg[63]_0\(26),
      R => SR(0)
    );
\tmp_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_43,
      Q => \^tmp_addr_reg[63]_0\(27),
      R => SR(0)
    );
\tmp_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_42,
      Q => \^tmp_addr_reg[63]_0\(28),
      R => SR(0)
    );
\tmp_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_41,
      Q => \^tmp_addr_reg[63]_0\(29),
      R => SR(0)
    );
\tmp_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_68,
      Q => \^tmp_addr_reg[63]_0\(2),
      R => SR(0)
    );
\tmp_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_40,
      Q => \^tmp_addr_reg[63]_0\(30),
      R => SR(0)
    );
\tmp_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_39,
      Q => \^tmp_addr_reg[63]_0\(31),
      R => SR(0)
    );
\tmp_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_38,
      Q => \^tmp_addr_reg[63]_0\(32),
      R => SR(0)
    );
\tmp_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_37,
      Q => \^tmp_addr_reg[63]_0\(33),
      R => SR(0)
    );
\tmp_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_36,
      Q => \^tmp_addr_reg[63]_0\(34),
      R => SR(0)
    );
\tmp_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_35,
      Q => \^tmp_addr_reg[63]_0\(35),
      R => SR(0)
    );
\tmp_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_34,
      Q => \^tmp_addr_reg[63]_0\(36),
      R => SR(0)
    );
\tmp_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_33,
      Q => \^tmp_addr_reg[63]_0\(37),
      R => SR(0)
    );
\tmp_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_32,
      Q => \^tmp_addr_reg[63]_0\(38),
      R => SR(0)
    );
\tmp_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_31,
      Q => \^tmp_addr_reg[63]_0\(39),
      R => SR(0)
    );
\tmp_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_67,
      Q => \^tmp_addr_reg[63]_0\(3),
      R => SR(0)
    );
\tmp_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_30,
      Q => \^tmp_addr_reg[63]_0\(40),
      R => SR(0)
    );
\tmp_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_29,
      Q => \^tmp_addr_reg[63]_0\(41),
      R => SR(0)
    );
\tmp_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_28,
      Q => \^tmp_addr_reg[63]_0\(42),
      R => SR(0)
    );
\tmp_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_27,
      Q => \^tmp_addr_reg[63]_0\(43),
      R => SR(0)
    );
\tmp_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_26,
      Q => \^tmp_addr_reg[63]_0\(44),
      R => SR(0)
    );
\tmp_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_25,
      Q => \^tmp_addr_reg[63]_0\(45),
      R => SR(0)
    );
\tmp_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_24,
      Q => \^tmp_addr_reg[63]_0\(46),
      R => SR(0)
    );
\tmp_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_23,
      Q => \^tmp_addr_reg[63]_0\(47),
      R => SR(0)
    );
\tmp_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_22,
      Q => \^tmp_addr_reg[63]_0\(48),
      R => SR(0)
    );
\tmp_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_21,
      Q => \^tmp_addr_reg[63]_0\(49),
      R => SR(0)
    );
\tmp_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_66,
      Q => \^tmp_addr_reg[63]_0\(4),
      R => SR(0)
    );
\tmp_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_20,
      Q => \^tmp_addr_reg[63]_0\(50),
      R => SR(0)
    );
\tmp_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_19,
      Q => \^tmp_addr_reg[63]_0\(51),
      R => SR(0)
    );
\tmp_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_18,
      Q => \^tmp_addr_reg[63]_0\(52),
      R => SR(0)
    );
\tmp_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_17,
      Q => \^tmp_addr_reg[63]_0\(53),
      R => SR(0)
    );
\tmp_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_16,
      Q => \^tmp_addr_reg[63]_0\(54),
      R => SR(0)
    );
\tmp_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_15,
      Q => \^tmp_addr_reg[63]_0\(55),
      R => SR(0)
    );
\tmp_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_14,
      Q => \^tmp_addr_reg[63]_0\(56),
      R => SR(0)
    );
\tmp_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_13,
      Q => \^tmp_addr_reg[63]_0\(57),
      R => SR(0)
    );
\tmp_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_12,
      Q => \^tmp_addr_reg[63]_0\(58),
      R => SR(0)
    );
\tmp_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_11,
      Q => \^tmp_addr_reg[63]_0\(59),
      R => SR(0)
    );
\tmp_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_65,
      Q => \^tmp_addr_reg[63]_0\(5),
      R => SR(0)
    );
\tmp_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_10,
      Q => \^tmp_addr_reg[63]_0\(60),
      R => SR(0)
    );
\tmp_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_9,
      Q => \^tmp_addr_reg[63]_0\(61),
      R => SR(0)
    );
\tmp_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_8,
      Q => \^tmp_addr_reg[63]_0\(62),
      R => SR(0)
    );
\tmp_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_7,
      Q => \^tmp_addr_reg[63]_0\(63),
      R => SR(0)
    );
\tmp_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_64,
      Q => \^tmp_addr_reg[63]_0\(6),
      R => SR(0)
    );
\tmp_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_63,
      Q => \^tmp_addr_reg[63]_0\(7),
      R => SR(0)
    );
\tmp_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_62,
      Q => \^tmp_addr_reg[63]_0\(8),
      R => SR(0)
    );
\tmp_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_61,
      Q => \^tmp_addr_reg[63]_0\(9),
      R => SR(0)
    );
tmp_len0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_tmp_len0_carry_CO_UNCONNECTED(3),
      CO(2) => tmp_len0_carry_n_1,
      CO(1) => tmp_len0_carry_n_2,
      CO(0) => tmp_len0_carry_n_3,
      CYINIT => wreq_len(6),
      DI(3) => '0',
      DI(2 downto 0) => wreq_len(13 downto 11),
      O(3) => tmp_len0(17),
      O(2 downto 0) => tmp_len0(13 downto 11),
      S(3) => '1',
      S(2) => fifo_wreq_n_71,
      S(1) => fifo_wreq_n_72,
      S(0) => fifo_wreq_n_73
    );
\tmp_len_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => tmp_len0(10),
      Q => \^q\(1),
      R => SR(0)
    );
\tmp_len_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => tmp_len0(11),
      Q => \^q\(2),
      R => SR(0)
    );
\tmp_len_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => tmp_len0(12),
      Q => \^q\(3),
      R => SR(0)
    );
\tmp_len_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => tmp_len0(13),
      Q => \^q\(4),
      R => SR(0)
    );
\tmp_len_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => tmp_len0(17),
      Q => \^q\(5),
      R => SR(0)
    );
\tmp_len_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => '1',
      Q => \^q\(0),
      R => SR(0)
    );
tmp_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_wreq_n_75,
      Q => \^tmp_valid_reg_0\,
      R => SR(0)
    );
user_resp: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized5\
     port map (
      E(0) => fifo_wrsp_n_3,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_done => ap_done,
      dout_vld_reg_0 => \^dout_vld_reg\,
      dout_vld_reg_1(0) => dout_vld_reg_0(1),
      dout_vld_reg_2(1 downto 0) => dout_vld_reg_2(7 downto 6),
      \num_data_cnt1__0\ => \num_data_cnt1__0\,
      \push__0\ => \push__0\,
      ursp_ready => \^ursp_ready\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_throttle is
  port (
    local_BURST_AWREADY : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    local_BUS_WVALID_reg_0 : out STD_LOGIC;
    m_axi_gmem_WLAST : out STD_LOGIC;
    m_axi_gmem_AWVALID : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    pop : out STD_LOGIC;
    dout_vld_reg : out STD_LOGIC;
    \data_p1_reg[67]\ : out STD_LOGIC_VECTOR ( 65 downto 0 );
    m_axi_gmem_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    full_n_reg : in STD_LOGIC;
    local_CHN_BURST_WVALID : in STD_LOGIC;
    m_axi_gmem_AWREADY : in STD_LOGIC;
    local_CHN_WVALID : in STD_LOGIC;
    m_axi_gmem_WREADY : in STD_LOGIC;
    \dout_reg[0]\ : in STD_LOGIC;
    \data_p2_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    \data_p2_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \local_BUS_WSTRB_reg[3]_0\ : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_throttle;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_throttle is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal burst_handling : STD_LOGIC;
  signal burst_handling0 : STD_LOGIC;
  signal burst_valid : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_10\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_11\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_12\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_13\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_14\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_15\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_16\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_17\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_18\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_19\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_20\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_21\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_22\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_23\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_24\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_25\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_26\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_27\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_28\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_29\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_3\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_30\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_31\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_32\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_33\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_34\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_35\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_36\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_37\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_38\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_39\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_4\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_40\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_41\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_42\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_43\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_44\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_45\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_46\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_47\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_48\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_49\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_5\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_50\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_51\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_52\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_53\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_54\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_55\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_56\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_57\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_58\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_59\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_6\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_60\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_61\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_62\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_63\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_64\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_7\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_8\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_9\ : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal local_BURST_AWREADY_0 : STD_LOGIC;
  signal \local_BURST_AWVALID__1\ : STD_LOGIC;
  signal local_BURST_WVALID : STD_LOGIC;
  signal \^local_bus_wvalid_reg_0\ : STD_LOGIC;
  signal \^m_axi_gmem_wlast\ : STD_LOGIC;
  signal \num_beat_cnt[7]_i_4_n_0\ : STD_LOGIC;
  signal num_beat_cnt_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_6_in : STD_LOGIC;
  signal \ready_for_burst__0\ : STD_LOGIC;
  signal rs_burst_n_11 : STD_LOGIC;
  signal rs_burst_n_12 : STD_LOGIC;
  signal rs_burst_n_13 : STD_LOGIC;
  signal rs_burst_n_6 : STD_LOGIC;
  signal rs_burst_n_7 : STD_LOGIC;
  signal rs_burst_n_8 : STD_LOGIC;
  signal rs_burst_n_9 : STD_LOGIC;
  signal rs_req_n_4 : STD_LOGIC;
  signal rs_req_n_5 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \num_beat_cnt[1]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \num_beat_cnt[2]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \num_beat_cnt[3]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \num_beat_cnt[4]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \num_beat_cnt[6]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \num_beat_cnt[7]_i_3\ : label is "soft_lutpair260";
begin
  E(0) <= \^e\(0);
  local_BUS_WVALID_reg_0 <= \^local_bus_wvalid_reg_0\;
  m_axi_gmem_WLAST <= \^m_axi_gmem_wlast\;
burst_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => burst_handling0,
      Q => burst_handling,
      R => SR(0)
    );
\fifo_burst_gen[0].fifo_req\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized8\
     port map (
      Q(0) => local_BURST_WVALID,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      burst_handling => burst_handling,
      burst_valid => burst_valid,
      \dout_reg[63]\(61) => \fifo_burst_gen[0].fifo_req_n_3\,
      \dout_reg[63]\(60) => \fifo_burst_gen[0].fifo_req_n_4\,
      \dout_reg[63]\(59) => \fifo_burst_gen[0].fifo_req_n_5\,
      \dout_reg[63]\(58) => \fifo_burst_gen[0].fifo_req_n_6\,
      \dout_reg[63]\(57) => \fifo_burst_gen[0].fifo_req_n_7\,
      \dout_reg[63]\(56) => \fifo_burst_gen[0].fifo_req_n_8\,
      \dout_reg[63]\(55) => \fifo_burst_gen[0].fifo_req_n_9\,
      \dout_reg[63]\(54) => \fifo_burst_gen[0].fifo_req_n_10\,
      \dout_reg[63]\(53) => \fifo_burst_gen[0].fifo_req_n_11\,
      \dout_reg[63]\(52) => \fifo_burst_gen[0].fifo_req_n_12\,
      \dout_reg[63]\(51) => \fifo_burst_gen[0].fifo_req_n_13\,
      \dout_reg[63]\(50) => \fifo_burst_gen[0].fifo_req_n_14\,
      \dout_reg[63]\(49) => \fifo_burst_gen[0].fifo_req_n_15\,
      \dout_reg[63]\(48) => \fifo_burst_gen[0].fifo_req_n_16\,
      \dout_reg[63]\(47) => \fifo_burst_gen[0].fifo_req_n_17\,
      \dout_reg[63]\(46) => \fifo_burst_gen[0].fifo_req_n_18\,
      \dout_reg[63]\(45) => \fifo_burst_gen[0].fifo_req_n_19\,
      \dout_reg[63]\(44) => \fifo_burst_gen[0].fifo_req_n_20\,
      \dout_reg[63]\(43) => \fifo_burst_gen[0].fifo_req_n_21\,
      \dout_reg[63]\(42) => \fifo_burst_gen[0].fifo_req_n_22\,
      \dout_reg[63]\(41) => \fifo_burst_gen[0].fifo_req_n_23\,
      \dout_reg[63]\(40) => \fifo_burst_gen[0].fifo_req_n_24\,
      \dout_reg[63]\(39) => \fifo_burst_gen[0].fifo_req_n_25\,
      \dout_reg[63]\(38) => \fifo_burst_gen[0].fifo_req_n_26\,
      \dout_reg[63]\(37) => \fifo_burst_gen[0].fifo_req_n_27\,
      \dout_reg[63]\(36) => \fifo_burst_gen[0].fifo_req_n_28\,
      \dout_reg[63]\(35) => \fifo_burst_gen[0].fifo_req_n_29\,
      \dout_reg[63]\(34) => \fifo_burst_gen[0].fifo_req_n_30\,
      \dout_reg[63]\(33) => \fifo_burst_gen[0].fifo_req_n_31\,
      \dout_reg[63]\(32) => \fifo_burst_gen[0].fifo_req_n_32\,
      \dout_reg[63]\(31) => \fifo_burst_gen[0].fifo_req_n_33\,
      \dout_reg[63]\(30) => \fifo_burst_gen[0].fifo_req_n_34\,
      \dout_reg[63]\(29) => \fifo_burst_gen[0].fifo_req_n_35\,
      \dout_reg[63]\(28) => \fifo_burst_gen[0].fifo_req_n_36\,
      \dout_reg[63]\(27) => \fifo_burst_gen[0].fifo_req_n_37\,
      \dout_reg[63]\(26) => \fifo_burst_gen[0].fifo_req_n_38\,
      \dout_reg[63]\(25) => \fifo_burst_gen[0].fifo_req_n_39\,
      \dout_reg[63]\(24) => \fifo_burst_gen[0].fifo_req_n_40\,
      \dout_reg[63]\(23) => \fifo_burst_gen[0].fifo_req_n_41\,
      \dout_reg[63]\(22) => \fifo_burst_gen[0].fifo_req_n_42\,
      \dout_reg[63]\(21) => \fifo_burst_gen[0].fifo_req_n_43\,
      \dout_reg[63]\(20) => \fifo_burst_gen[0].fifo_req_n_44\,
      \dout_reg[63]\(19) => \fifo_burst_gen[0].fifo_req_n_45\,
      \dout_reg[63]\(18) => \fifo_burst_gen[0].fifo_req_n_46\,
      \dout_reg[63]\(17) => \fifo_burst_gen[0].fifo_req_n_47\,
      \dout_reg[63]\(16) => \fifo_burst_gen[0].fifo_req_n_48\,
      \dout_reg[63]\(15) => \fifo_burst_gen[0].fifo_req_n_49\,
      \dout_reg[63]\(14) => \fifo_burst_gen[0].fifo_req_n_50\,
      \dout_reg[63]\(13) => \fifo_burst_gen[0].fifo_req_n_51\,
      \dout_reg[63]\(12) => \fifo_burst_gen[0].fifo_req_n_52\,
      \dout_reg[63]\(11) => \fifo_burst_gen[0].fifo_req_n_53\,
      \dout_reg[63]\(10) => \fifo_burst_gen[0].fifo_req_n_54\,
      \dout_reg[63]\(9) => \fifo_burst_gen[0].fifo_req_n_55\,
      \dout_reg[63]\(8) => \fifo_burst_gen[0].fifo_req_n_56\,
      \dout_reg[63]\(7) => \fifo_burst_gen[0].fifo_req_n_57\,
      \dout_reg[63]\(6) => \fifo_burst_gen[0].fifo_req_n_58\,
      \dout_reg[63]\(5) => \fifo_burst_gen[0].fifo_req_n_59\,
      \dout_reg[63]\(4) => \fifo_burst_gen[0].fifo_req_n_60\,
      \dout_reg[63]\(3) => \fifo_burst_gen[0].fifo_req_n_61\,
      \dout_reg[63]\(2) => \fifo_burst_gen[0].fifo_req_n_62\,
      \dout_reg[63]\(1) => \fifo_burst_gen[0].fifo_req_n_63\,
      \dout_reg[63]\(0) => \fifo_burst_gen[0].fifo_req_n_64\,
      full_n_reg_0 => local_BURST_AWREADY,
      full_n_reg_1 => full_n_reg,
      \in\(61 downto 0) => \in\(61 downto 0),
      \local_BURST_AWVALID__1\ => \local_BURST_AWVALID__1\,
      p_6_in => p_6_in
    );
\local_BUS_WDATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_5,
      D => \local_BUS_WSTRB_reg[3]_0\(0),
      Q => m_axi_gmem_WDATA(0),
      R => rs_req_n_4
    );
\local_BUS_WDATA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_5,
      D => \local_BUS_WSTRB_reg[3]_0\(10),
      Q => m_axi_gmem_WDATA(10),
      R => rs_req_n_4
    );
\local_BUS_WDATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_5,
      D => \local_BUS_WSTRB_reg[3]_0\(11),
      Q => m_axi_gmem_WDATA(11),
      R => rs_req_n_4
    );
\local_BUS_WDATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_5,
      D => \local_BUS_WSTRB_reg[3]_0\(12),
      Q => m_axi_gmem_WDATA(12),
      R => rs_req_n_4
    );
\local_BUS_WDATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_5,
      D => \local_BUS_WSTRB_reg[3]_0\(13),
      Q => m_axi_gmem_WDATA(13),
      R => rs_req_n_4
    );
\local_BUS_WDATA_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_5,
      D => \local_BUS_WSTRB_reg[3]_0\(14),
      Q => m_axi_gmem_WDATA(14),
      R => rs_req_n_4
    );
\local_BUS_WDATA_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_5,
      D => \local_BUS_WSTRB_reg[3]_0\(15),
      Q => m_axi_gmem_WDATA(15),
      R => rs_req_n_4
    );
\local_BUS_WDATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_5,
      D => \local_BUS_WSTRB_reg[3]_0\(16),
      Q => m_axi_gmem_WDATA(16),
      R => rs_req_n_4
    );
\local_BUS_WDATA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_5,
      D => \local_BUS_WSTRB_reg[3]_0\(17),
      Q => m_axi_gmem_WDATA(17),
      R => rs_req_n_4
    );
\local_BUS_WDATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_5,
      D => \local_BUS_WSTRB_reg[3]_0\(18),
      Q => m_axi_gmem_WDATA(18),
      R => rs_req_n_4
    );
\local_BUS_WDATA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_5,
      D => \local_BUS_WSTRB_reg[3]_0\(19),
      Q => m_axi_gmem_WDATA(19),
      R => rs_req_n_4
    );
\local_BUS_WDATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_5,
      D => \local_BUS_WSTRB_reg[3]_0\(1),
      Q => m_axi_gmem_WDATA(1),
      R => rs_req_n_4
    );
\local_BUS_WDATA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_5,
      D => \local_BUS_WSTRB_reg[3]_0\(20),
      Q => m_axi_gmem_WDATA(20),
      R => rs_req_n_4
    );
\local_BUS_WDATA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_5,
      D => \local_BUS_WSTRB_reg[3]_0\(21),
      Q => m_axi_gmem_WDATA(21),
      R => rs_req_n_4
    );
\local_BUS_WDATA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_5,
      D => \local_BUS_WSTRB_reg[3]_0\(22),
      Q => m_axi_gmem_WDATA(22),
      R => rs_req_n_4
    );
\local_BUS_WDATA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_5,
      D => \local_BUS_WSTRB_reg[3]_0\(23),
      Q => m_axi_gmem_WDATA(23),
      R => rs_req_n_4
    );
\local_BUS_WDATA_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_5,
      D => \local_BUS_WSTRB_reg[3]_0\(24),
      Q => m_axi_gmem_WDATA(24),
      R => rs_req_n_4
    );
\local_BUS_WDATA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_5,
      D => \local_BUS_WSTRB_reg[3]_0\(25),
      Q => m_axi_gmem_WDATA(25),
      R => rs_req_n_4
    );
\local_BUS_WDATA_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_5,
      D => \local_BUS_WSTRB_reg[3]_0\(26),
      Q => m_axi_gmem_WDATA(26),
      R => rs_req_n_4
    );
\local_BUS_WDATA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_5,
      D => \local_BUS_WSTRB_reg[3]_0\(27),
      Q => m_axi_gmem_WDATA(27),
      R => rs_req_n_4
    );
\local_BUS_WDATA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_5,
      D => \local_BUS_WSTRB_reg[3]_0\(28),
      Q => m_axi_gmem_WDATA(28),
      R => rs_req_n_4
    );
\local_BUS_WDATA_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_5,
      D => \local_BUS_WSTRB_reg[3]_0\(29),
      Q => m_axi_gmem_WDATA(29),
      R => rs_req_n_4
    );
\local_BUS_WDATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_5,
      D => \local_BUS_WSTRB_reg[3]_0\(2),
      Q => m_axi_gmem_WDATA(2),
      R => rs_req_n_4
    );
\local_BUS_WDATA_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_5,
      D => \local_BUS_WSTRB_reg[3]_0\(30),
      Q => m_axi_gmem_WDATA(30),
      R => rs_req_n_4
    );
\local_BUS_WDATA_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_5,
      D => \local_BUS_WSTRB_reg[3]_0\(31),
      Q => m_axi_gmem_WDATA(31),
      R => rs_req_n_4
    );
\local_BUS_WDATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_5,
      D => \local_BUS_WSTRB_reg[3]_0\(3),
      Q => m_axi_gmem_WDATA(3),
      R => rs_req_n_4
    );
\local_BUS_WDATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_5,
      D => \local_BUS_WSTRB_reg[3]_0\(4),
      Q => m_axi_gmem_WDATA(4),
      R => rs_req_n_4
    );
\local_BUS_WDATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_5,
      D => \local_BUS_WSTRB_reg[3]_0\(5),
      Q => m_axi_gmem_WDATA(5),
      R => rs_req_n_4
    );
\local_BUS_WDATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_5,
      D => \local_BUS_WSTRB_reg[3]_0\(6),
      Q => m_axi_gmem_WDATA(6),
      R => rs_req_n_4
    );
\local_BUS_WDATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_5,
      D => \local_BUS_WSTRB_reg[3]_0\(7),
      Q => m_axi_gmem_WDATA(7),
      R => rs_req_n_4
    );
\local_BUS_WDATA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_5,
      D => \local_BUS_WSTRB_reg[3]_0\(8),
      Q => m_axi_gmem_WDATA(8),
      R => rs_req_n_4
    );
\local_BUS_WDATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_5,
      D => \local_BUS_WSTRB_reg[3]_0\(9),
      Q => m_axi_gmem_WDATA(9),
      R => rs_req_n_4
    );
local_BUS_WLAST_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rs_burst_n_12,
      Q => \^m_axi_gmem_wlast\,
      R => SR(0)
    );
\local_BUS_WSTRB_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_5,
      D => \local_BUS_WSTRB_reg[3]_0\(32),
      Q => m_axi_gmem_WSTRB(0),
      R => rs_req_n_4
    );
\local_BUS_WSTRB_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_5,
      D => \local_BUS_WSTRB_reg[3]_0\(33),
      Q => m_axi_gmem_WSTRB(1),
      R => rs_req_n_4
    );
\local_BUS_WSTRB_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_5,
      D => \local_BUS_WSTRB_reg[3]_0\(34),
      Q => m_axi_gmem_WSTRB(2),
      R => rs_req_n_4
    );
\local_BUS_WSTRB_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_5,
      D => \local_BUS_WSTRB_reg[3]_0\(35),
      Q => m_axi_gmem_WSTRB(3),
      R => rs_req_n_4
    );
local_BUS_WVALID_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rs_burst_n_11,
      Q => \^local_bus_wvalid_reg_0\,
      R => SR(0)
    );
\num_beat_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => num_beat_cnt_reg(0),
      O => p_0_in(0)
    );
\num_beat_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => num_beat_cnt_reg(0),
      I1 => num_beat_cnt_reg(1),
      O => p_0_in(1)
    );
\num_beat_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => num_beat_cnt_reg(0),
      I1 => num_beat_cnt_reg(1),
      I2 => num_beat_cnt_reg(2),
      O => p_0_in(2)
    );
\num_beat_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => num_beat_cnt_reg(1),
      I1 => num_beat_cnt_reg(0),
      I2 => num_beat_cnt_reg(2),
      I3 => num_beat_cnt_reg(3),
      O => p_0_in(3)
    );
\num_beat_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => num_beat_cnt_reg(2),
      I1 => num_beat_cnt_reg(0),
      I2 => num_beat_cnt_reg(1),
      I3 => num_beat_cnt_reg(3),
      I4 => num_beat_cnt_reg(4),
      O => p_0_in(4)
    );
\num_beat_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => num_beat_cnt_reg(3),
      I1 => num_beat_cnt_reg(1),
      I2 => num_beat_cnt_reg(0),
      I3 => num_beat_cnt_reg(2),
      I4 => num_beat_cnt_reg(4),
      I5 => num_beat_cnt_reg(5),
      O => p_0_in(5)
    );
\num_beat_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \num_beat_cnt[7]_i_4_n_0\,
      I1 => num_beat_cnt_reg(6),
      O => p_0_in(6)
    );
\num_beat_cnt[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \num_beat_cnt[7]_i_4_n_0\,
      I1 => num_beat_cnt_reg(6),
      I2 => num_beat_cnt_reg(7),
      O => p_0_in(7)
    );
\num_beat_cnt[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => num_beat_cnt_reg(5),
      I1 => num_beat_cnt_reg(3),
      I2 => num_beat_cnt_reg(1),
      I3 => num_beat_cnt_reg(0),
      I4 => num_beat_cnt_reg(2),
      I5 => num_beat_cnt_reg(4),
      O => \num_beat_cnt[7]_i_4_n_0\
    );
\num_beat_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => p_0_in(0),
      Q => num_beat_cnt_reg(0),
      R => rs_burst_n_13
    );
\num_beat_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => p_0_in(1),
      Q => num_beat_cnt_reg(1),
      R => rs_burst_n_13
    );
\num_beat_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => p_0_in(2),
      Q => num_beat_cnt_reg(2),
      R => rs_burst_n_13
    );
\num_beat_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => p_0_in(3),
      Q => num_beat_cnt_reg(3),
      R => rs_burst_n_13
    );
\num_beat_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => p_0_in(4),
      Q => num_beat_cnt_reg(4),
      R => rs_burst_n_13
    );
\num_beat_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => p_0_in(5),
      Q => num_beat_cnt_reg(5),
      R => rs_burst_n_13
    );
\num_beat_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => p_0_in(6),
      Q => num_beat_cnt_reg(6),
      R => rs_burst_n_13
    );
\num_beat_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => p_0_in(7),
      Q => num_beat_cnt_reg(7),
      R => rs_burst_n_13
    );
rs_burst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_reg_slice__parameterized1\
     port map (
      E(0) => load_p2,
      Q(0) => local_BURST_WVALID,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0(0) => rs_burst_n_13,
      burst_handling => burst_handling,
      burst_handling0 => burst_handling0,
      burst_valid => burst_valid,
      \data_p1_reg[3]_0\(3) => rs_burst_n_6,
      \data_p1_reg[3]_0\(2) => rs_burst_n_7,
      \data_p1_reg[3]_0\(1) => rs_burst_n_8,
      \data_p1_reg[3]_0\(0) => rs_burst_n_9,
      \data_p2_reg[3]_0\(3 downto 0) => \data_p2_reg[3]\(3 downto 0),
      \data_p2_reg[3]_1\(0) => \data_p2_reg[3]_0\(0),
      \dout_reg[0]\ => \dout_reg[0]\,
      \dout_reg[0]_0\ => \^local_bus_wvalid_reg_0\,
      dout_vld_reg => dout_vld_reg,
      dout_vld_reg_0 => \^e\(0),
      local_BURST_AWREADY_0 => local_BURST_AWREADY_0,
      local_BUS_WVALID_reg => rs_burst_n_12,
      local_CHN_BURST_WVALID => local_CHN_BURST_WVALID,
      local_CHN_WVALID => local_CHN_WVALID,
      m_axi_gmem_WLAST => \^m_axi_gmem_wlast\,
      m_axi_gmem_WREADY => m_axi_gmem_WREADY,
      \num_beat_cnt_reg[7]\(7 downto 0) => num_beat_cnt_reg(7 downto 0),
      p_6_in => p_6_in,
      pop => pop,
      \ready_for_burst__0\ => \ready_for_burst__0\,
      s_ready_t_reg_0 => s_ready_t_reg,
      \state_reg[0]_0\ => rs_burst_n_11
    );
rs_req: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_reg_slice__parameterized2\
     port map (
      D(65) => rs_burst_n_6,
      D(64) => rs_burst_n_7,
      D(63) => rs_burst_n_8,
      D(62) => rs_burst_n_9,
      D(61) => \fifo_burst_gen[0].fifo_req_n_3\,
      D(60) => \fifo_burst_gen[0].fifo_req_n_4\,
      D(59) => \fifo_burst_gen[0].fifo_req_n_5\,
      D(58) => \fifo_burst_gen[0].fifo_req_n_6\,
      D(57) => \fifo_burst_gen[0].fifo_req_n_7\,
      D(56) => \fifo_burst_gen[0].fifo_req_n_8\,
      D(55) => \fifo_burst_gen[0].fifo_req_n_9\,
      D(54) => \fifo_burst_gen[0].fifo_req_n_10\,
      D(53) => \fifo_burst_gen[0].fifo_req_n_11\,
      D(52) => \fifo_burst_gen[0].fifo_req_n_12\,
      D(51) => \fifo_burst_gen[0].fifo_req_n_13\,
      D(50) => \fifo_burst_gen[0].fifo_req_n_14\,
      D(49) => \fifo_burst_gen[0].fifo_req_n_15\,
      D(48) => \fifo_burst_gen[0].fifo_req_n_16\,
      D(47) => \fifo_burst_gen[0].fifo_req_n_17\,
      D(46) => \fifo_burst_gen[0].fifo_req_n_18\,
      D(45) => \fifo_burst_gen[0].fifo_req_n_19\,
      D(44) => \fifo_burst_gen[0].fifo_req_n_20\,
      D(43) => \fifo_burst_gen[0].fifo_req_n_21\,
      D(42) => \fifo_burst_gen[0].fifo_req_n_22\,
      D(41) => \fifo_burst_gen[0].fifo_req_n_23\,
      D(40) => \fifo_burst_gen[0].fifo_req_n_24\,
      D(39) => \fifo_burst_gen[0].fifo_req_n_25\,
      D(38) => \fifo_burst_gen[0].fifo_req_n_26\,
      D(37) => \fifo_burst_gen[0].fifo_req_n_27\,
      D(36) => \fifo_burst_gen[0].fifo_req_n_28\,
      D(35) => \fifo_burst_gen[0].fifo_req_n_29\,
      D(34) => \fifo_burst_gen[0].fifo_req_n_30\,
      D(33) => \fifo_burst_gen[0].fifo_req_n_31\,
      D(32) => \fifo_burst_gen[0].fifo_req_n_32\,
      D(31) => \fifo_burst_gen[0].fifo_req_n_33\,
      D(30) => \fifo_burst_gen[0].fifo_req_n_34\,
      D(29) => \fifo_burst_gen[0].fifo_req_n_35\,
      D(28) => \fifo_burst_gen[0].fifo_req_n_36\,
      D(27) => \fifo_burst_gen[0].fifo_req_n_37\,
      D(26) => \fifo_burst_gen[0].fifo_req_n_38\,
      D(25) => \fifo_burst_gen[0].fifo_req_n_39\,
      D(24) => \fifo_burst_gen[0].fifo_req_n_40\,
      D(23) => \fifo_burst_gen[0].fifo_req_n_41\,
      D(22) => \fifo_burst_gen[0].fifo_req_n_42\,
      D(21) => \fifo_burst_gen[0].fifo_req_n_43\,
      D(20) => \fifo_burst_gen[0].fifo_req_n_44\,
      D(19) => \fifo_burst_gen[0].fifo_req_n_45\,
      D(18) => \fifo_burst_gen[0].fifo_req_n_46\,
      D(17) => \fifo_burst_gen[0].fifo_req_n_47\,
      D(16) => \fifo_burst_gen[0].fifo_req_n_48\,
      D(15) => \fifo_burst_gen[0].fifo_req_n_49\,
      D(14) => \fifo_burst_gen[0].fifo_req_n_50\,
      D(13) => \fifo_burst_gen[0].fifo_req_n_51\,
      D(12) => \fifo_burst_gen[0].fifo_req_n_52\,
      D(11) => \fifo_burst_gen[0].fifo_req_n_53\,
      D(10) => \fifo_burst_gen[0].fifo_req_n_54\,
      D(9) => \fifo_burst_gen[0].fifo_req_n_55\,
      D(8) => \fifo_burst_gen[0].fifo_req_n_56\,
      D(7) => \fifo_burst_gen[0].fifo_req_n_57\,
      D(6) => \fifo_burst_gen[0].fifo_req_n_58\,
      D(5) => \fifo_burst_gen[0].fifo_req_n_59\,
      D(4) => \fifo_burst_gen[0].fifo_req_n_60\,
      D(3) => \fifo_burst_gen[0].fifo_req_n_61\,
      D(2) => \fifo_burst_gen[0].fifo_req_n_62\,
      D(1) => \fifo_burst_gen[0].fifo_req_n_63\,
      D(0) => \fifo_burst_gen[0].fifo_req_n_64\,
      E(0) => load_p2,
      Q(0) => local_BURST_WVALID,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => rs_req_n_4,
      ap_rst_n_1 => rs_req_n_5,
      burst_handling => burst_handling,
      burst_valid => burst_valid,
      \data_p1_reg[67]_0\(65 downto 0) => \data_p1_reg[67]\(65 downto 0),
      dout_vld_reg => \^e\(0),
      local_BURST_AWREADY_0 => local_BURST_AWREADY_0,
      \local_BURST_AWVALID__1\ => \local_BURST_AWVALID__1\,
      local_CHN_WVALID => local_CHN_WVALID,
      m_axi_gmem_AWREADY => m_axi_gmem_AWREADY,
      m_axi_gmem_AWVALID => m_axi_gmem_AWVALID,
      m_axi_gmem_WREADY => m_axi_gmem_WREADY,
      \num_beat_cnt_reg[0]\ => \^local_bus_wvalid_reg_0\,
      \ready_for_burst__0\ => \ready_for_burst__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_read is
  port (
    m_axi_gmem_ARADDR : out STD_LOGIC_VECTOR ( 61 downto 0 );
    local_CHN_ARREADY : out STD_LOGIC;
    \could_multi_bursts.burst_valid_reg\ : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[32]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    DIPADIP : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    local_CHN_RREADY : in STD_LOGIC;
    push : in STD_LOGIC;
    \data_p1_reg[0]\ : in STD_LOGIC;
    \bus_wide_gen.offset_full_n\ : in STD_LOGIC;
    local_BURST_RREADY : in STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    m_axi_gmem_RVALID : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \data_p2_reg[81]\ : in STD_LOGIC_VECTOR ( 69 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_read;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_read is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^could_multi_bursts.burst_valid_reg\ : STD_LOGIC;
  signal \^data_p1_reg[32]\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \num_data_cnt1__0\ : STD_LOGIC;
  signal ost_ctrl_empty_n : STD_LOGIC;
  signal \ost_ctrl_gen[0].fifo_burst_n_0\ : STD_LOGIC;
  signal ost_ctrl_info : STD_LOGIC;
  signal ost_ctrl_ready : STD_LOGIC;
  signal ost_ctrl_valid : STD_LOGIC;
  signal push_0 : STD_LOGIC;
  signal rreq_burst_conv_n_65 : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
  \could_multi_bursts.burst_valid_reg\ <= \^could_multi_bursts.burst_valid_reg\;
  \data_p1_reg[32]\(32 downto 0) <= \^data_p1_reg[32]\(32 downto 0);
\ost_ctrl_gen[0].fifo_burst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized4_48\
     port map (
      DIPADIP(0) => DIPADIP(0),
      Q(0) => \^q\(0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \dout_reg[0]\(0) => \^data_p1_reg[32]\(32),
      full_n_reg_0 => \ost_ctrl_gen[0].fifo_burst_n_0\,
      local_CHN_RREADY => local_CHN_RREADY,
      ost_ctrl_info => ost_ctrl_info,
      ost_ctrl_valid => ost_ctrl_valid,
      push => push,
      push_0 => push_0
    );
\ost_ctrl_gen[0].fifo_rctl\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized4_49\
     port map (
      SR(0) => SR(0),
      ap_clk => ap_clk,
      local_BURST_RREADY => local_BURST_RREADY,
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      \num_data_cnt1__0\ => \num_data_cnt1__0\,
      \num_data_cnt_reg[0]_0\ => \^could_multi_bursts.burst_valid_reg\,
      \num_data_cnt_reg[0]_1\ => rreq_burst_conv_n_65,
      ost_ctrl_empty_n => ost_ctrl_empty_n,
      ost_ctrl_ready => ost_ctrl_ready,
      ost_ctrl_valid => ost_ctrl_valid
    );
rreq_burst_conv: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_burst_converter_50
     port map (
      E(0) => E(0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \bus_wide_gen.offset_full_n\ => \bus_wide_gen.offset_full_n\,
      \could_multi_bursts.burst_valid_reg\ => \^could_multi_bursts.burst_valid_reg\,
      \could_multi_bursts.sect_handling_reg\ => rreq_burst_conv_n_65,
      \data_p1_reg[0]\ => \data_p1_reg[0]\,
      \data_p2_reg[81]\(69 downto 0) => \data_p2_reg[81]\(69 downto 0),
      \dout_reg[0]\ => \ost_ctrl_gen[0].fifo_burst_n_0\,
      local_BURST_RREADY => local_BURST_RREADY,
      m_axi_gmem_ARADDR(61 downto 0) => m_axi_gmem_ARADDR(61 downto 0),
      m_axi_gmem_ARLEN(3 downto 0) => m_axi_gmem_ARLEN(3 downto 0),
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      \num_data_cnt1__0\ => \num_data_cnt1__0\,
      ost_ctrl_empty_n => ost_ctrl_empty_n,
      ost_ctrl_info => ost_ctrl_info,
      ost_ctrl_ready => ost_ctrl_ready,
      ost_ctrl_valid => ost_ctrl_valid,
      push => push_0,
      s_ready_t_reg => local_CHN_ARREADY
    );
rs_rdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_reg_slice__parameterized4\
     port map (
      D(32 downto 0) => D(32 downto 0),
      Q(0) => \^q\(0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \data_p1_reg[32]_0\(32 downto 0) => \^data_p1_reg[32]\(32 downto 0),
      local_CHN_RREADY => local_CHN_RREADY,
      m_axi_gmem_RVALID => m_axi_gmem_RVALID,
      s_ready_t_reg_0 => s_ready_t_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_write is
  port (
    ost_resp_info : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    local_CHN_AWREADY : out STD_LOGIC;
    local_BURST_AWVALID : out STD_LOGIC;
    local_BURST_WREADY : out STD_LOGIC;
    local_BUS_WVALID_reg : out STD_LOGIC;
    m_axi_gmem_WLAST : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_AWVALID : out STD_LOGIC;
    p_4_in : out STD_LOGIC;
    pop : out STD_LOGIC;
    dout_vld_reg : out STD_LOGIC;
    \could_multi_bursts.burst_len_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_p1_reg[67]\ : out STD_LOGIC_VECTOR ( 65 downto 0 );
    m_axi_gmem_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \data_p1_reg[0]\ : in STD_LOGIC;
    \bus_wide_gen.offset_full_n\ : in STD_LOGIC;
    m_axi_gmem_BVALID : in STD_LOGIC;
    ursp_ready : in STD_LOGIC;
    wrsp_type : in STD_LOGIC;
    local_CHN_BURST_WVALID : in STD_LOGIC;
    m_axi_gmem_AWREADY : in STD_LOGIC;
    local_CHN_WVALID : in STD_LOGIC;
    m_axi_gmem_WREADY : in STD_LOGIC;
    \dout_reg[0]\ : in STD_LOGIC;
    \data_p2_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_p2_reg[81]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \data_p2_reg[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p2_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \local_BUS_WSTRB_reg[3]\ : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_write;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_write is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal local_BURST_AWADDR : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal local_BURST_AWREADY : STD_LOGIC;
  signal \^local_burst_awvalid\ : STD_LOGIC;
  signal ost_ctrl_info : STD_LOGIC;
  signal ost_ctrl_ready : STD_LOGIC;
  signal ost_ctrl_valid : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal push : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
  SR(0) <= \^sr\(0);
  local_BURST_AWVALID <= \^local_burst_awvalid\;
\fifo_resp_gen[0].fifo_resp\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized4_46\
     port map (
      Q(0) => \^q\(0),
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      \dout_reg[0]\ => ost_resp_info,
      ost_ctrl_info => ost_ctrl_info,
      ost_ctrl_ready => ost_ctrl_ready,
      ost_ctrl_valid => ost_ctrl_valid,
      p_1_in => p_1_in,
      push => push,
      ursp_ready => ursp_ready,
      wrsp_type => wrsp_type
    );
rs_resp: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_reg_slice__parameterized3\
     port map (
      Q(0) => \^q\(0),
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      m_axi_gmem_BVALID => m_axi_gmem_BVALID,
      p_1_in => p_1_in,
      s_ready_t_reg_0 => s_ready_t_reg
    );
wreq_burst_conv: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_burst_converter
     port map (
      D(69 downto 64) => \data_p2_reg[81]\(5 downto 0),
      D(63 downto 0) => \data_p2_reg[63]\(63 downto 0),
      E(0) => E(0),
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \bus_wide_gen.offset_full_n\ => \bus_wide_gen.offset_full_n\,
      \could_multi_bursts.burst_len_reg[3]\(3 downto 0) => \could_multi_bursts.burst_len_reg[3]\(3 downto 0),
      \could_multi_bursts.burst_valid_reg\ => \^local_burst_awvalid\,
      \data_p1_reg[0]\ => \data_p1_reg[0]\,
      \in\(61 downto 0) => local_BURST_AWADDR(63 downto 2),
      local_BURST_AWREADY => local_BURST_AWREADY,
      ost_ctrl_info => ost_ctrl_info,
      ost_ctrl_ready => ost_ctrl_ready,
      ost_ctrl_valid => ost_ctrl_valid,
      push => push,
      s_ready_t_reg => local_CHN_AWREADY
    );
wreq_throttle: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_throttle
     port map (
      E(0) => p_4_in,
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \data_p1_reg[67]\(65 downto 0) => \data_p1_reg[67]\(65 downto 0),
      \data_p2_reg[3]\(3 downto 0) => \data_p2_reg[3]\(3 downto 0),
      \data_p2_reg[3]_0\(0) => \data_p2_reg[3]_0\(0),
      \dout_reg[0]\ => \dout_reg[0]\,
      dout_vld_reg => dout_vld_reg,
      full_n_reg => \^local_burst_awvalid\,
      \in\(61 downto 0) => local_BURST_AWADDR(63 downto 2),
      local_BURST_AWREADY => local_BURST_AWREADY,
      \local_BUS_WSTRB_reg[3]_0\(35 downto 0) => \local_BUS_WSTRB_reg[3]\(35 downto 0),
      local_BUS_WVALID_reg_0 => local_BUS_WVALID_reg,
      local_CHN_BURST_WVALID => local_CHN_BURST_WVALID,
      local_CHN_WVALID => local_CHN_WVALID,
      m_axi_gmem_AWREADY => m_axi_gmem_AWREADY,
      m_axi_gmem_AWVALID => m_axi_gmem_AWVALID,
      m_axi_gmem_WDATA(31 downto 0) => m_axi_gmem_WDATA(31 downto 0),
      m_axi_gmem_WLAST => m_axi_gmem_WLAST,
      m_axi_gmem_WREADY => m_axi_gmem_WREADY,
      m_axi_gmem_WSTRB(3 downto 0) => m_axi_gmem_WSTRB(3 downto 0),
      pop => pop,
      s_ready_t_reg => local_BURST_WREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi is
  port (
    ap_rst_n_inv : out STD_LOGIC;
    m_axi_gmem_ARADDR : out STD_LOGIC_VECTOR ( 61 downto 0 );
    gmem_0_WREADY : out STD_LOGIC;
    gmem_0_BVALID : out STD_LOGIC;
    gmem_0_ARREADY : out STD_LOGIC;
    gmem_0_RVALID : out STD_LOGIC;
    local_BUS_WVALID_reg : out STD_LOGIC;
    m_axi_gmem_WLAST : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    \could_multi_bursts.burst_valid_reg\ : out STD_LOGIC;
    s_ready_t_reg_0 : out STD_LOGIC;
    indvar_flatten12_fu_1182 : out STD_LOGIC;
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    \ap_CS_fsm_reg[19]\ : out STD_LOGIC;
    m_axi_gmem_AWVALID : out STD_LOGIC;
    dout_vld_reg : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_done : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[10]\ : out STD_LOGIC;
    \bus_wide_gen.data_buf_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_p1_reg[67]\ : out STD_LOGIC_VECTOR ( 65 downto 0 );
    m_axi_gmem_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_enable_reg_pp0_iter11 : in STD_LOGIC;
    ap_enable_reg_pp0_iter20 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[31]\ : in STD_LOGIC;
    push : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_gmem_BVALID : in STD_LOGIC;
    m_axi_gmem_AWREADY : in STD_LOGIC;
    m_axi_gmem_WREADY : in STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    m_axi_gmem_RVALID : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \bus_wide_gen.ready_for_data__0\ : in STD_LOGIC;
    \dout_reg[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \dout_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \dout_reg[63]_1\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \dout_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi is
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal beat_valid : STD_LOGIC;
  signal \buff_rdata/push\ : STD_LOGIC;
  signal \buff_wdata/pop\ : STD_LOGIC;
  signal \bus_wide_gen.offset_full_n\ : STD_LOGIC;
  signal \bus_wide_gen.offset_full_n_0\ : STD_LOGIC;
  signal bus_write_n_12 : STD_LOGIC;
  signal last_beat : STD_LOGIC;
  signal load_unit_0_n_4 : STD_LOGIC;
  signal local_BURST_AWLEN : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal local_BURST_AWVALID : STD_LOGIC;
  signal local_BURST_RREADY : STD_LOGIC;
  signal local_BURST_WLEN : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal local_BURST_WREADY : STD_LOGIC;
  signal \local_CHN_ARADDR[0]_4\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \local_CHN_ARLEN[0]_5\ : STD_LOGIC_VECTOR ( 17 downto 3 );
  signal local_CHN_ARREADY : STD_LOGIC;
  signal \local_CHN_AWADDR[0]_2\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \local_CHN_AWLEN[0]_3\ : STD_LOGIC_VECTOR ( 17 downto 5 );
  signal local_CHN_AWREADY : STD_LOGIC;
  signal local_CHN_BURST_WVALID : STD_LOGIC;
  signal local_CHN_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal local_CHN_RLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal local_CHN_RREADY : STD_LOGIC;
  signal \local_CHN_WDATA[0]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \local_CHN_WSTRB[0]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal local_CHN_WVALID : STD_LOGIC;
  signal ost_resp_info : STD_LOGIC;
  signal resp_valid : STD_LOGIC;
  signal \rreq_burst_conv/burst_sequential/rs_req/load_p2\ : STD_LOGIC;
  signal store_unit_0_n_3 : STD_LOGIC;
  signal store_unit_0_n_7 : STD_LOGIC;
  signal ursp_ready : STD_LOGIC;
  signal \wreq_burst_conv/burst_sequential/rs_req/load_p2\ : STD_LOGIC;
  signal \wreq_throttle/p_4_in\ : STD_LOGIC;
  signal \wreq_throttle/rs_burst/load_p2\ : STD_LOGIC;
  signal wrsp_type : STD_LOGIC;
begin
  ap_rst_n_inv <= \^ap_rst_n_inv\;
bus_read: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_read
     port map (
      D(32 downto 0) => D(32 downto 0),
      DIPADIP(0) => local_CHN_RLAST(0),
      E(0) => \rreq_burst_conv/burst_sequential/rs_req/load_p2\,
      Q(0) => beat_valid,
      SR(0) => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \bus_wide_gen.offset_full_n\ => \bus_wide_gen.offset_full_n\,
      \could_multi_bursts.burst_valid_reg\ => \could_multi_bursts.burst_valid_reg\,
      \data_p1_reg[0]\ => load_unit_0_n_4,
      \data_p1_reg[32]\(32) => last_beat,
      \data_p1_reg[32]\(31 downto 0) => local_CHN_RDATA(31 downto 0),
      \data_p2_reg[81]\(69) => \local_CHN_ARLEN[0]_5\(17),
      \data_p2_reg[81]\(68 downto 67) => \local_CHN_ARLEN[0]_5\(14 downto 13),
      \data_p2_reg[81]\(66 downto 65) => \local_CHN_ARLEN[0]_5\(7 downto 6),
      \data_p2_reg[81]\(64) => \local_CHN_ARLEN[0]_5\(3),
      \data_p2_reg[81]\(63 downto 0) => \local_CHN_ARADDR[0]_4\(63 downto 0),
      local_BURST_RREADY => local_BURST_RREADY,
      local_CHN_ARREADY => local_CHN_ARREADY,
      local_CHN_RREADY => local_CHN_RREADY,
      m_axi_gmem_ARADDR(61 downto 0) => m_axi_gmem_ARADDR(61 downto 0),
      m_axi_gmem_ARLEN(3 downto 0) => m_axi_gmem_ARLEN(3 downto 0),
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      m_axi_gmem_RVALID => m_axi_gmem_RVALID,
      push => \buff_rdata/push\,
      s_ready_t_reg => s_ready_t_reg_0
    );
bus_write: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_write
     port map (
      E(0) => \wreq_burst_conv/burst_sequential/rs_req/load_p2\,
      Q(0) => resp_valid,
      SR(0) => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \bus_wide_gen.offset_full_n\ => \bus_wide_gen.offset_full_n_0\,
      \could_multi_bursts.burst_len_reg[3]\(3 downto 0) => local_BURST_AWLEN(3 downto 0),
      \data_p1_reg[0]\ => store_unit_0_n_7,
      \data_p1_reg[67]\(65 downto 0) => \data_p1_reg[67]\(65 downto 0),
      \data_p2_reg[3]\(3 downto 0) => local_BURST_WLEN(3 downto 0),
      \data_p2_reg[3]_0\(0) => \wreq_throttle/rs_burst/load_p2\,
      \data_p2_reg[63]\(63 downto 0) => \local_CHN_AWADDR[0]_2\(63 downto 0),
      \data_p2_reg[81]\(5) => \local_CHN_AWLEN[0]_3\(17),
      \data_p2_reg[81]\(4 downto 1) => \local_CHN_AWLEN[0]_3\(13 downto 10),
      \data_p2_reg[81]\(0) => \local_CHN_AWLEN[0]_3\(5),
      \dout_reg[0]\ => store_unit_0_n_3,
      dout_vld_reg => bus_write_n_12,
      local_BURST_AWVALID => local_BURST_AWVALID,
      local_BURST_WREADY => local_BURST_WREADY,
      \local_BUS_WSTRB_reg[3]\(35 downto 32) => \local_CHN_WSTRB[0]_0\(3 downto 0),
      \local_BUS_WSTRB_reg[3]\(31 downto 0) => \local_CHN_WDATA[0]_1\(31 downto 0),
      local_BUS_WVALID_reg => local_BUS_WVALID_reg,
      local_CHN_AWREADY => local_CHN_AWREADY,
      local_CHN_BURST_WVALID => local_CHN_BURST_WVALID,
      local_CHN_WVALID => local_CHN_WVALID,
      m_axi_gmem_AWREADY => m_axi_gmem_AWREADY,
      m_axi_gmem_AWVALID => m_axi_gmem_AWVALID,
      m_axi_gmem_BVALID => m_axi_gmem_BVALID,
      m_axi_gmem_WDATA(31 downto 0) => m_axi_gmem_WDATA(31 downto 0),
      m_axi_gmem_WLAST => m_axi_gmem_WLAST,
      m_axi_gmem_WREADY => m_axi_gmem_WREADY,
      m_axi_gmem_WSTRB(3 downto 0) => m_axi_gmem_WSTRB(3 downto 0),
      ost_resp_info => ost_resp_info,
      p_4_in => \wreq_throttle/p_4_in\,
      pop => \buff_wdata/pop\,
      s_ready_t_reg => s_ready_t_reg,
      ursp_ready => ursp_ready,
      wrsp_type => wrsp_type
    );
load_unit_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_load
     port map (
      DIPADIP(0) => local_CHN_RLAST(0),
      E(0) => \rreq_burst_conv/burst_sequential/rs_req/load_p2\,
      Q(10 downto 8) => Q(11 downto 9),
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => \^ap_rst_n_inv\,
      \ap_CS_fsm_reg[10]\ => \ap_CS_fsm_reg[10]\,
      \ap_CS_fsm_reg[19]\ => \ap_CS_fsm_reg[19]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter11 => ap_enable_reg_pp0_iter11,
      ap_rst_n => ap_rst_n,
      \bus_wide_gen.data_buf_reg[31]_0\ => \bus_wide_gen.data_buf_reg[31]\,
      \bus_wide_gen.data_buf_reg[7]_0\(7 downto 0) => \bus_wide_gen.data_buf_reg[7]\(7 downto 0),
      \bus_wide_gen.data_valid_reg_0\ => gmem_0_RVALID,
      \bus_wide_gen.offset_full_n\ => \bus_wide_gen.offset_full_n\,
      \bus_wide_gen.ready_for_data__0\ => \bus_wide_gen.ready_for_data__0\,
      \dout_reg[63]\(63 downto 0) => \dout_reg[63]\(63 downto 0),
      \dout_reg[63]_0\(63 downto 0) => \dout_reg[63]_0\(63 downto 0),
      full_n_reg => gmem_0_ARREADY,
      full_n_reg_0(1 downto 0) => dout_vld_reg(1 downto 0),
      indvar_flatten12_fu_1182 => indvar_flatten12_fu_1182,
      local_BURST_RREADY => local_BURST_RREADY,
      local_CHN_ARREADY => local_CHN_ARREADY,
      local_CHN_RREADY => local_CHN_RREADY,
      mem_reg(32) => last_beat,
      mem_reg(31 downto 0) => local_CHN_RDATA(31 downto 0),
      mem_reg_0(0) => beat_valid,
      push => \buff_rdata/push\,
      \tmp_len_reg[17]_0\(69) => \local_CHN_ARLEN[0]_5\(17),
      \tmp_len_reg[17]_0\(68 downto 67) => \local_CHN_ARLEN[0]_5\(14 downto 13),
      \tmp_len_reg[17]_0\(66 downto 65) => \local_CHN_ARLEN[0]_5\(7 downto 6),
      \tmp_len_reg[17]_0\(64) => \local_CHN_ARLEN[0]_5\(3),
      \tmp_len_reg[17]_0\(63 downto 0) => \local_CHN_ARADDR[0]_4\(63 downto 0),
      tmp_valid_reg_0 => load_unit_0_n_4
    );
store_unit_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_store
     port map (
      E(0) => \wreq_burst_conv/burst_sequential/rs_req/load_p2\,
      Q(5) => \local_CHN_AWLEN[0]_3\(17),
      Q(4 downto 1) => \local_CHN_AWLEN[0]_3\(13 downto 10),
      Q(0) => \local_CHN_AWLEN[0]_3\(5),
      SR(0) => \^ap_rst_n_inv\,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_enable_reg_pp0_iter20 => ap_enable_reg_pp0_iter20,
      ap_rst_n => ap_rst_n,
      \bus_wide_gen.offset_full_n\ => \bus_wide_gen.offset_full_n_0\,
      \conservative_gen.local_BURST_WLEN_reg[3]_0\(3 downto 0) => local_BURST_WLEN(3 downto 0),
      \conservative_gen.local_BURST_WVALID_reg_0\(0) => \wreq_throttle/rs_burst/load_p2\,
      \dout_reg[35]\(35 downto 32) => \local_CHN_WSTRB[0]_0\(3 downto 0),
      \dout_reg[35]\(31 downto 0) => \local_CHN_WDATA[0]_1\(31 downto 0),
      \dout_reg[3]\(3 downto 0) => local_BURST_AWLEN(3 downto 0),
      \dout_reg[63]\(63 downto 0) => \dout_reg[63]_1\(63 downto 0),
      \dout_reg[7]\(7 downto 0) => \dout_reg[7]\(7 downto 0),
      dout_vld_reg => gmem_0_BVALID,
      dout_vld_reg_0(1) => dout_vld_reg(4),
      dout_vld_reg_0(0) => dout_vld_reg(2),
      dout_vld_reg_1 => bus_write_n_12,
      dout_vld_reg_2(7 downto 0) => Q(15 downto 8),
      dout_vld_reg_3(0) => resp_valid,
      empty_n_reg => store_unit_0_n_3,
      full_n_reg => gmem_0_WREADY,
      full_n_reg_0(0) => E(0),
      \in\(0) => dout_vld_reg(3),
      local_BURST_AWVALID => local_BURST_AWVALID,
      local_BURST_WREADY => local_BURST_WREADY,
      local_CHN_AWREADY => local_CHN_AWREADY,
      local_CHN_BURST_WVALID => local_CHN_BURST_WVALID,
      local_CHN_WVALID => local_CHN_WVALID,
      ost_resp_info => ost_resp_info,
      p_4_in => \wreq_throttle/p_4_in\,
      pop => \buff_wdata/pop\,
      push => push,
      \tmp_addr_reg[63]_0\(63 downto 0) => \local_CHN_AWADDR[0]_2\(63 downto 0),
      tmp_valid_reg_0 => store_unit_0_n_7,
      ursp_ready => ursp_ready,
      wrsp_type => wrsp_type
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_gmem_AWVALID : out STD_LOGIC;
    m_axi_gmem_AWREADY : in STD_LOGIC;
    m_axi_gmem_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_WVALID : out STD_LOGIC;
    m_axi_gmem_WREADY : in STD_LOGIC;
    m_axi_gmem_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_WLAST : out STD_LOGIC;
    m_axi_gmem_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_ARVALID : out STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    m_axi_gmem_ARADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_RVALID : in STD_LOGIC;
    m_axi_gmem_RREADY : out STD_LOGIC;
    m_axi_gmem_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_RLAST : in STD_LOGIC;
    m_axi_gmem_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_BVALID : in STD_LOGIC;
    m_axi_gmem_BREADY : out STD_LOGIC;
    m_axi_gmem_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt : out STD_LOGIC;
    s_axi_control_r_AWVALID : in STD_LOGIC;
    s_axi_control_r_AWREADY : out STD_LOGIC;
    s_axi_control_r_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_r_WVALID : in STD_LOGIC;
    s_axi_control_r_WREADY : out STD_LOGIC;
    s_axi_control_r_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_r_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_r_ARVALID : in STD_LOGIC;
    s_axi_control_r_ARREADY : out STD_LOGIC;
    s_axi_control_r_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_r_RVALID : out STD_LOGIC;
    s_axi_control_r_RREADY : in STD_LOGIC;
    s_axi_control_r_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_r_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_r_BVALID : out STD_LOGIC;
    s_axi_control_r_BREADY : in STD_LOGIC;
    s_axi_control_r_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv : entity is 32;
  attribute C_M_AXI_GMEM_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv : entity is 64;
  attribute C_M_AXI_GMEM_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_ARUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv : entity is 1;
  attribute C_M_AXI_GMEM_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_AWUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv : entity is 1;
  attribute C_M_AXI_GMEM_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_BUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv : entity is 1;
  attribute C_M_AXI_GMEM_CACHE_VALUE : string;
  attribute C_M_AXI_GMEM_CACHE_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv : entity is "4'b0011";
  attribute C_M_AXI_GMEM_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv : entity is 32;
  attribute C_M_AXI_GMEM_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv : entity is 1;
  attribute C_M_AXI_GMEM_PROT_VALUE : string;
  attribute C_M_AXI_GMEM_PROT_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv : entity is "3'b000";
  attribute C_M_AXI_GMEM_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_RUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv : entity is 1;
  attribute C_M_AXI_GMEM_USER_VALUE : integer;
  attribute C_M_AXI_GMEM_USER_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv : entity is 0;
  attribute C_M_AXI_GMEM_WSTRB_WIDTH : integer;
  attribute C_M_AXI_GMEM_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv : entity is 4;
  attribute C_M_AXI_GMEM_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv : entity is 1;
  attribute C_M_AXI_WSTRB_WIDTH : integer;
  attribute C_M_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv : entity is 4;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv : entity is 4;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv : entity is 32;
  attribute C_S_AXI_CONTROL_R_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_R_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv : entity is 6;
  attribute C_S_AXI_CONTROL_R_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_R_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv : entity is 32;
  attribute C_S_AXI_CONTROL_R_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_R_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv : entity is 4;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv : entity is 4;
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv : entity is "33'b000000000000000000000000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv : entity is "33'b000000000000000000000001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv : entity is "33'b000000000000000000000010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv : entity is "33'b000000000000000000000100000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv : entity is "33'b000000000000000000001000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv : entity is "33'b000000000000000000010000000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv : entity is "33'b000000000000000000100000000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv : entity is "33'b000000000000000001000000000000000";
  attribute ap_ST_fsm_state17 : string;
  attribute ap_ST_fsm_state17 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv : entity is "33'b000000000000000010000000000000000";
  attribute ap_ST_fsm_state18 : string;
  attribute ap_ST_fsm_state18 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv : entity is "33'b000000000000000100000000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv : entity is "33'b000000000000001000000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv : entity is "33'b000000000000000000000000000000010";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv : entity is "33'b000000000000010000000000000000000";
  attribute ap_ST_fsm_state21 : string;
  attribute ap_ST_fsm_state21 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv : entity is "33'b000000000000100000000000000000000";
  attribute ap_ST_fsm_state22 : string;
  attribute ap_ST_fsm_state22 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv : entity is "33'b000000000001000000000000000000000";
  attribute ap_ST_fsm_state23 : string;
  attribute ap_ST_fsm_state23 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv : entity is "33'b000000000010000000000000000000000";
  attribute ap_ST_fsm_state24 : string;
  attribute ap_ST_fsm_state24 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv : entity is "33'b000000000100000000000000000000000";
  attribute ap_ST_fsm_state25 : string;
  attribute ap_ST_fsm_state25 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv : entity is "33'b000000001000000000000000000000000";
  attribute ap_ST_fsm_state26 : string;
  attribute ap_ST_fsm_state26 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv : entity is "33'b000000010000000000000000000000000";
  attribute ap_ST_fsm_state27 : string;
  attribute ap_ST_fsm_state27 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv : entity is "33'b000000100000000000000000000000000";
  attribute ap_ST_fsm_state28 : string;
  attribute ap_ST_fsm_state28 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv : entity is "33'b000001000000000000000000000000000";
  attribute ap_ST_fsm_state29 : string;
  attribute ap_ST_fsm_state29 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv : entity is "33'b000010000000000000000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv : entity is "33'b000000000000000000000000000000100";
  attribute ap_ST_fsm_state30 : string;
  attribute ap_ST_fsm_state30 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv : entity is "33'b000100000000000000000000000000000";
  attribute ap_ST_fsm_state31 : string;
  attribute ap_ST_fsm_state31 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv : entity is "33'b001000000000000000000000000000000";
  attribute ap_ST_fsm_state32 : string;
  attribute ap_ST_fsm_state32 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv : entity is "33'b010000000000000000000000000000000";
  attribute ap_ST_fsm_state33 : string;
  attribute ap_ST_fsm_state33 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv : entity is "33'b100000000000000000000000000000000";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv : entity is "33'b000000000000000000000000000001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv : entity is "33'b000000000000000000000000000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv : entity is "33'b000000000000000000000000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv : entity is "33'b000000000000000000000000001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv : entity is "33'b000000000000000000000000010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv : entity is "33'b000000000000000000000000100000000";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv is
  signal \ap_CS_fsm_reg_n_0_[12]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[13]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[14]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[15]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[16]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[17]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[18]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[28]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[29]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[2]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[30]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[31]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[3]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[4]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[5]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[6]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[7]\ : STD_LOGIC;
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state12 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state20 : STD_LOGIC;
  signal ap_CS_fsm_state21 : STD_LOGIC;
  signal ap_CS_fsm_state22 : STD_LOGIC;
  signal ap_CS_fsm_state23 : STD_LOGIC;
  signal ap_CS_fsm_state24 : STD_LOGIC;
  signal ap_CS_fsm_state25 : STD_LOGIC;
  signal ap_CS_fsm_state26 : STD_LOGIC;
  signal ap_CS_fsm_state27 : STD_LOGIC;
  signal ap_CS_fsm_state28 : STD_LOGIC;
  signal ap_CS_fsm_state33 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal \ap_NS_fsm__0\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_done : STD_LOGIC;
  signal ap_enable_reg_pp0_iter11 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter20 : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal gmem_0_ARADDR13_out : STD_LOGIC;
  signal gmem_0_ARREADY : STD_LOGIC;
  signal gmem_0_AWADDR1 : STD_LOGIC;
  signal gmem_0_BVALID : STD_LOGIC;
  signal gmem_0_RDATA : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmem_0_RVALID : STD_LOGIC;
  signal gmem_0_WREADY : STD_LOGIC;
  signal gmem_m_axi_U_n_74 : STD_LOGIC;
  signal gmem_m_axi_U_n_83 : STD_LOGIC;
  signal grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg : STD_LOGIC;
  signal grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_3_ce0 : STD_LOGIC;
  signal grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_m_axi_gmem_0_WDATA : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_n_80 : STD_LOGIC;
  signal grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_start_reg : STD_LOGIC;
  signal grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_in_buf_3_address0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_in_buf_3_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_n_14 : STD_LOGIC;
  signal grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_start_reg : STD_LOGIC;
  signal grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_n_22 : STD_LOGIC;
  signal grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_n_23 : STD_LOGIC;
  signal grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_n_24 : STD_LOGIC;
  signal grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_w_buf_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal in_buf_1_address0 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal in_buf_1_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal in_buf_1_we0 : STD_LOGIC;
  signal in_buf_2_address0 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal in_buf_2_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal in_buf_2_we0 : STD_LOGIC;
  signal in_buf_3_address0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal in_buf_3_ce0 : STD_LOGIC;
  signal in_buf_3_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal in_buf_3_we0 : STD_LOGIC;
  signal in_buf_4_address0 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal in_buf_4_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal in_buf_4_we0 : STD_LOGIC;
  signal in_buf_5_address0 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal in_buf_5_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal in_buf_5_we0 : STD_LOGIC;
  signal in_buf_6_address0 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal in_buf_6_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal in_buf_6_we0 : STD_LOGIC;
  signal in_buf_7_address0 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal in_buf_7_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal in_buf_7_we0 : STD_LOGIC;
  signal in_buf_8_address0 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal in_buf_8_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal in_buf_8_we0 : STD_LOGIC;
  signal in_buf_address0 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal in_buf_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal in_buf_we0 : STD_LOGIC;
  signal indvar_flatten12_fu_1182 : STD_LOGIC;
  signal input_r : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal input_r_read_reg_1779 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \load_unit_0/bus_wide_gen.ready_for_data__0\ : STD_LOGIC;
  signal output_r : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal output_r_read_reg_1767 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC;
  signal \p_0_in__10\ : STD_LOGIC;
  signal \p_0_in__11\ : STD_LOGIC;
  signal \p_0_in__12\ : STD_LOGIC;
  signal \p_0_in__13\ : STD_LOGIC;
  signal \p_0_in__14\ : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC;
  signal \p_0_in__4\ : STD_LOGIC;
  signal \p_0_in__5\ : STD_LOGIC;
  signal \p_0_in__6\ : STD_LOGIC;
  signal \p_0_in__7\ : STD_LOGIC;
  signal \p_0_in__8\ : STD_LOGIC;
  signal \p_0_in__9\ : STD_LOGIC;
  signal q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \store_unit_0/bus_wide_gen.buff_wdata_in/push\ : STD_LOGIC;
  signal w_buf_10_U_n_0 : STD_LOGIC;
  signal w_buf_10_U_n_1 : STD_LOGIC;
  signal w_buf_10_U_n_10 : STD_LOGIC;
  signal w_buf_10_U_n_11 : STD_LOGIC;
  signal w_buf_10_U_n_12 : STD_LOGIC;
  signal w_buf_10_U_n_13 : STD_LOGIC;
  signal w_buf_10_U_n_14 : STD_LOGIC;
  signal w_buf_10_U_n_15 : STD_LOGIC;
  signal w_buf_10_U_n_2 : STD_LOGIC;
  signal w_buf_10_U_n_3 : STD_LOGIC;
  signal w_buf_10_U_n_4 : STD_LOGIC;
  signal w_buf_10_U_n_5 : STD_LOGIC;
  signal w_buf_10_U_n_6 : STD_LOGIC;
  signal w_buf_10_U_n_7 : STD_LOGIC;
  signal w_buf_10_U_n_8 : STD_LOGIC;
  signal w_buf_10_U_n_9 : STD_LOGIC;
  signal w_buf_10_address1_local : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal w_buf_10_ce1_local : STD_LOGIC;
  signal w_buf_10_load_1_reg_2325 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_10_load_2_reg_2405 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_10_load_3_reg_2645 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_10_load_4_reg_2725 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_10_load_5_reg_2970 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_10_load_6_reg_3050 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_10_load_7_reg_3130 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_10_load_8_reg_3210 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_10_load_reg_2085 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_11_U_n_0 : STD_LOGIC;
  signal w_buf_11_U_n_1 : STD_LOGIC;
  signal w_buf_11_U_n_10 : STD_LOGIC;
  signal w_buf_11_U_n_11 : STD_LOGIC;
  signal w_buf_11_U_n_12 : STD_LOGIC;
  signal w_buf_11_U_n_13 : STD_LOGIC;
  signal w_buf_11_U_n_14 : STD_LOGIC;
  signal w_buf_11_U_n_15 : STD_LOGIC;
  signal w_buf_11_U_n_2 : STD_LOGIC;
  signal w_buf_11_U_n_3 : STD_LOGIC;
  signal w_buf_11_U_n_4 : STD_LOGIC;
  signal w_buf_11_U_n_5 : STD_LOGIC;
  signal w_buf_11_U_n_6 : STD_LOGIC;
  signal w_buf_11_U_n_7 : STD_LOGIC;
  signal w_buf_11_U_n_8 : STD_LOGIC;
  signal w_buf_11_U_n_9 : STD_LOGIC;
  signal w_buf_11_load_1_reg_2330 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_11_load_2_reg_2410 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_11_load_3_reg_2650 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_11_load_4_reg_2730 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_11_load_5_reg_2975 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_11_load_6_reg_3055 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_11_load_7_reg_3135 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_11_load_8_reg_3215 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_11_load_reg_2090 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_12_U_n_0 : STD_LOGIC;
  signal w_buf_12_U_n_1 : STD_LOGIC;
  signal w_buf_12_U_n_10 : STD_LOGIC;
  signal w_buf_12_U_n_11 : STD_LOGIC;
  signal w_buf_12_U_n_12 : STD_LOGIC;
  signal w_buf_12_U_n_13 : STD_LOGIC;
  signal w_buf_12_U_n_14 : STD_LOGIC;
  signal w_buf_12_U_n_15 : STD_LOGIC;
  signal w_buf_12_U_n_2 : STD_LOGIC;
  signal w_buf_12_U_n_3 : STD_LOGIC;
  signal w_buf_12_U_n_4 : STD_LOGIC;
  signal w_buf_12_U_n_5 : STD_LOGIC;
  signal w_buf_12_U_n_6 : STD_LOGIC;
  signal w_buf_12_U_n_7 : STD_LOGIC;
  signal w_buf_12_U_n_8 : STD_LOGIC;
  signal w_buf_12_U_n_9 : STD_LOGIC;
  signal w_buf_12_load_1_reg_2335 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_12_load_2_reg_2415 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_12_load_3_reg_2655 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_12_load_4_reg_2735 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_12_load_5_reg_2980 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_12_load_6_reg_3060 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_12_load_7_reg_3140 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_12_load_8_reg_3220 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_12_load_reg_2095 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_13_U_n_0 : STD_LOGIC;
  signal w_buf_13_U_n_1 : STD_LOGIC;
  signal w_buf_13_U_n_10 : STD_LOGIC;
  signal w_buf_13_U_n_11 : STD_LOGIC;
  signal w_buf_13_U_n_12 : STD_LOGIC;
  signal w_buf_13_U_n_13 : STD_LOGIC;
  signal w_buf_13_U_n_14 : STD_LOGIC;
  signal w_buf_13_U_n_15 : STD_LOGIC;
  signal w_buf_13_U_n_2 : STD_LOGIC;
  signal w_buf_13_U_n_3 : STD_LOGIC;
  signal w_buf_13_U_n_4 : STD_LOGIC;
  signal w_buf_13_U_n_5 : STD_LOGIC;
  signal w_buf_13_U_n_6 : STD_LOGIC;
  signal w_buf_13_U_n_7 : STD_LOGIC;
  signal w_buf_13_U_n_8 : STD_LOGIC;
  signal w_buf_13_U_n_9 : STD_LOGIC;
  signal w_buf_13_load_1_reg_2340 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_13_load_2_reg_2420 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_13_load_3_reg_2660 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_13_load_4_reg_2740 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_13_load_5_reg_2985 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_13_load_6_reg_3065 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_13_load_7_reg_3145 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_13_load_8_reg_3225 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_13_load_reg_2100 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_14_U_n_0 : STD_LOGIC;
  signal w_buf_14_U_n_1 : STD_LOGIC;
  signal w_buf_14_U_n_10 : STD_LOGIC;
  signal w_buf_14_U_n_11 : STD_LOGIC;
  signal w_buf_14_U_n_12 : STD_LOGIC;
  signal w_buf_14_U_n_13 : STD_LOGIC;
  signal w_buf_14_U_n_14 : STD_LOGIC;
  signal w_buf_14_U_n_15 : STD_LOGIC;
  signal w_buf_14_U_n_2 : STD_LOGIC;
  signal w_buf_14_U_n_3 : STD_LOGIC;
  signal w_buf_14_U_n_4 : STD_LOGIC;
  signal w_buf_14_U_n_5 : STD_LOGIC;
  signal w_buf_14_U_n_6 : STD_LOGIC;
  signal w_buf_14_U_n_7 : STD_LOGIC;
  signal w_buf_14_U_n_8 : STD_LOGIC;
  signal w_buf_14_U_n_9 : STD_LOGIC;
  signal w_buf_14_load_1_reg_2345 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_14_load_2_reg_2425 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_14_load_3_reg_2665 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_14_load_4_reg_2745 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_14_load_5_reg_2990 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_14_load_6_reg_3070 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_14_load_7_reg_3150 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_14_load_8_reg_3230 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_14_load_reg_2105 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_15_U_n_10 : STD_LOGIC;
  signal w_buf_15_U_n_11 : STD_LOGIC;
  signal w_buf_15_U_n_12 : STD_LOGIC;
  signal w_buf_15_U_n_13 : STD_LOGIC;
  signal w_buf_15_U_n_14 : STD_LOGIC;
  signal w_buf_15_U_n_15 : STD_LOGIC;
  signal w_buf_15_U_n_16 : STD_LOGIC;
  signal w_buf_15_U_n_17 : STD_LOGIC;
  signal w_buf_15_U_n_18 : STD_LOGIC;
  signal w_buf_15_U_n_19 : STD_LOGIC;
  signal w_buf_15_U_n_3 : STD_LOGIC;
  signal w_buf_15_U_n_4 : STD_LOGIC;
  signal w_buf_15_U_n_5 : STD_LOGIC;
  signal w_buf_15_U_n_6 : STD_LOGIC;
  signal w_buf_15_U_n_7 : STD_LOGIC;
  signal w_buf_15_U_n_8 : STD_LOGIC;
  signal w_buf_15_U_n_9 : STD_LOGIC;
  signal w_buf_15_load_1_reg_2350 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_15_load_2_reg_2430 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_15_load_3_reg_2670 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_15_load_4_reg_2750 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_15_load_5_reg_2995 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_15_load_6_reg_3075 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_15_load_7_reg_3155 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_15_load_8_reg_3235 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_15_load_reg_2110 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_1_U_n_0 : STD_LOGIC;
  signal w_buf_1_U_n_1 : STD_LOGIC;
  signal w_buf_1_U_n_10 : STD_LOGIC;
  signal w_buf_1_U_n_11 : STD_LOGIC;
  signal w_buf_1_U_n_12 : STD_LOGIC;
  signal w_buf_1_U_n_13 : STD_LOGIC;
  signal w_buf_1_U_n_14 : STD_LOGIC;
  signal w_buf_1_U_n_15 : STD_LOGIC;
  signal w_buf_1_U_n_2 : STD_LOGIC;
  signal w_buf_1_U_n_3 : STD_LOGIC;
  signal w_buf_1_U_n_4 : STD_LOGIC;
  signal w_buf_1_U_n_5 : STD_LOGIC;
  signal w_buf_1_U_n_6 : STD_LOGIC;
  signal w_buf_1_U_n_7 : STD_LOGIC;
  signal w_buf_1_U_n_8 : STD_LOGIC;
  signal w_buf_1_U_n_9 : STD_LOGIC;
  signal w_buf_1_load_1_reg_2280 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_1_load_2_reg_2360 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_1_load_3_reg_2600 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_1_load_4_reg_2680 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_1_load_5_reg_2925 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_1_load_6_reg_3005 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_1_load_7_reg_3085 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_1_load_8_reg_3165 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_1_load_reg_2040 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_2_U_n_0 : STD_LOGIC;
  signal w_buf_2_U_n_1 : STD_LOGIC;
  signal w_buf_2_U_n_10 : STD_LOGIC;
  signal w_buf_2_U_n_11 : STD_LOGIC;
  signal w_buf_2_U_n_12 : STD_LOGIC;
  signal w_buf_2_U_n_13 : STD_LOGIC;
  signal w_buf_2_U_n_14 : STD_LOGIC;
  signal w_buf_2_U_n_15 : STD_LOGIC;
  signal w_buf_2_U_n_2 : STD_LOGIC;
  signal w_buf_2_U_n_3 : STD_LOGIC;
  signal w_buf_2_U_n_4 : STD_LOGIC;
  signal w_buf_2_U_n_5 : STD_LOGIC;
  signal w_buf_2_U_n_6 : STD_LOGIC;
  signal w_buf_2_U_n_7 : STD_LOGIC;
  signal w_buf_2_U_n_8 : STD_LOGIC;
  signal w_buf_2_U_n_9 : STD_LOGIC;
  signal w_buf_2_load_1_reg_2285 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_2_load_2_reg_2365 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_2_load_3_reg_2605 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_2_load_4_reg_2685 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_2_load_5_reg_2930 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_2_load_6_reg_3010 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_2_load_7_reg_3090 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_2_load_8_reg_3170 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_2_load_reg_2045 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_3_U_n_0 : STD_LOGIC;
  signal w_buf_3_U_n_1 : STD_LOGIC;
  signal w_buf_3_U_n_10 : STD_LOGIC;
  signal w_buf_3_U_n_11 : STD_LOGIC;
  signal w_buf_3_U_n_12 : STD_LOGIC;
  signal w_buf_3_U_n_13 : STD_LOGIC;
  signal w_buf_3_U_n_14 : STD_LOGIC;
  signal w_buf_3_U_n_15 : STD_LOGIC;
  signal w_buf_3_U_n_2 : STD_LOGIC;
  signal w_buf_3_U_n_3 : STD_LOGIC;
  signal w_buf_3_U_n_4 : STD_LOGIC;
  signal w_buf_3_U_n_5 : STD_LOGIC;
  signal w_buf_3_U_n_6 : STD_LOGIC;
  signal w_buf_3_U_n_7 : STD_LOGIC;
  signal w_buf_3_U_n_8 : STD_LOGIC;
  signal w_buf_3_U_n_9 : STD_LOGIC;
  signal w_buf_3_load_1_reg_2290 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_3_load_2_reg_2370 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_3_load_3_reg_2610 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_3_load_4_reg_2690 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_3_load_5_reg_2935 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_3_load_6_reg_3015 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_3_load_7_reg_3095 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_3_load_8_reg_3175 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_3_load_reg_2050 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_4_U_n_0 : STD_LOGIC;
  signal w_buf_4_U_n_1 : STD_LOGIC;
  signal w_buf_4_U_n_10 : STD_LOGIC;
  signal w_buf_4_U_n_11 : STD_LOGIC;
  signal w_buf_4_U_n_12 : STD_LOGIC;
  signal w_buf_4_U_n_13 : STD_LOGIC;
  signal w_buf_4_U_n_14 : STD_LOGIC;
  signal w_buf_4_U_n_15 : STD_LOGIC;
  signal w_buf_4_U_n_2 : STD_LOGIC;
  signal w_buf_4_U_n_3 : STD_LOGIC;
  signal w_buf_4_U_n_4 : STD_LOGIC;
  signal w_buf_4_U_n_5 : STD_LOGIC;
  signal w_buf_4_U_n_6 : STD_LOGIC;
  signal w_buf_4_U_n_7 : STD_LOGIC;
  signal w_buf_4_U_n_8 : STD_LOGIC;
  signal w_buf_4_U_n_9 : STD_LOGIC;
  signal w_buf_4_load_1_reg_2295 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_4_load_2_reg_2375 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_4_load_3_reg_2615 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_4_load_4_reg_2695 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_4_load_5_reg_2940 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_4_load_6_reg_3020 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_4_load_7_reg_3100 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_4_load_8_reg_3180 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_4_load_reg_2055 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_5_U_n_0 : STD_LOGIC;
  signal w_buf_5_U_n_1 : STD_LOGIC;
  signal w_buf_5_U_n_10 : STD_LOGIC;
  signal w_buf_5_U_n_11 : STD_LOGIC;
  signal w_buf_5_U_n_12 : STD_LOGIC;
  signal w_buf_5_U_n_13 : STD_LOGIC;
  signal w_buf_5_U_n_14 : STD_LOGIC;
  signal w_buf_5_U_n_15 : STD_LOGIC;
  signal w_buf_5_U_n_2 : STD_LOGIC;
  signal w_buf_5_U_n_3 : STD_LOGIC;
  signal w_buf_5_U_n_4 : STD_LOGIC;
  signal w_buf_5_U_n_5 : STD_LOGIC;
  signal w_buf_5_U_n_6 : STD_LOGIC;
  signal w_buf_5_U_n_7 : STD_LOGIC;
  signal w_buf_5_U_n_8 : STD_LOGIC;
  signal w_buf_5_U_n_9 : STD_LOGIC;
  signal w_buf_5_load_1_reg_2300 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_5_load_2_reg_2380 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_5_load_3_reg_2620 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_5_load_4_reg_2700 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_5_load_5_reg_2945 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_5_load_6_reg_3025 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_5_load_7_reg_3105 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_5_load_8_reg_3185 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_5_load_reg_2060 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_6_U_n_0 : STD_LOGIC;
  signal w_buf_6_U_n_1 : STD_LOGIC;
  signal w_buf_6_U_n_10 : STD_LOGIC;
  signal w_buf_6_U_n_11 : STD_LOGIC;
  signal w_buf_6_U_n_12 : STD_LOGIC;
  signal w_buf_6_U_n_13 : STD_LOGIC;
  signal w_buf_6_U_n_14 : STD_LOGIC;
  signal w_buf_6_U_n_15 : STD_LOGIC;
  signal w_buf_6_U_n_2 : STD_LOGIC;
  signal w_buf_6_U_n_3 : STD_LOGIC;
  signal w_buf_6_U_n_4 : STD_LOGIC;
  signal w_buf_6_U_n_5 : STD_LOGIC;
  signal w_buf_6_U_n_6 : STD_LOGIC;
  signal w_buf_6_U_n_7 : STD_LOGIC;
  signal w_buf_6_U_n_8 : STD_LOGIC;
  signal w_buf_6_U_n_9 : STD_LOGIC;
  signal w_buf_6_load_1_reg_2305 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_6_load_2_reg_2385 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_6_load_3_reg_2625 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_6_load_4_reg_2705 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_6_load_5_reg_2950 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_6_load_6_reg_3030 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_6_load_7_reg_3110 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_6_load_8_reg_3190 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_6_load_reg_2065 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_7_U_n_0 : STD_LOGIC;
  signal w_buf_7_U_n_1 : STD_LOGIC;
  signal w_buf_7_U_n_10 : STD_LOGIC;
  signal w_buf_7_U_n_11 : STD_LOGIC;
  signal w_buf_7_U_n_12 : STD_LOGIC;
  signal w_buf_7_U_n_13 : STD_LOGIC;
  signal w_buf_7_U_n_14 : STD_LOGIC;
  signal w_buf_7_U_n_15 : STD_LOGIC;
  signal w_buf_7_U_n_2 : STD_LOGIC;
  signal w_buf_7_U_n_3 : STD_LOGIC;
  signal w_buf_7_U_n_4 : STD_LOGIC;
  signal w_buf_7_U_n_5 : STD_LOGIC;
  signal w_buf_7_U_n_6 : STD_LOGIC;
  signal w_buf_7_U_n_7 : STD_LOGIC;
  signal w_buf_7_U_n_8 : STD_LOGIC;
  signal w_buf_7_U_n_9 : STD_LOGIC;
  signal w_buf_7_load_1_reg_2310 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_7_load_2_reg_2390 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_7_load_3_reg_2630 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_7_load_4_reg_2710 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_7_load_5_reg_2955 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_7_load_6_reg_3035 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_7_load_7_reg_3115 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_7_load_8_reg_3195 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_7_load_reg_2070 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_8_U_n_0 : STD_LOGIC;
  signal w_buf_8_U_n_1 : STD_LOGIC;
  signal w_buf_8_U_n_10 : STD_LOGIC;
  signal w_buf_8_U_n_11 : STD_LOGIC;
  signal w_buf_8_U_n_12 : STD_LOGIC;
  signal w_buf_8_U_n_13 : STD_LOGIC;
  signal w_buf_8_U_n_14 : STD_LOGIC;
  signal w_buf_8_U_n_15 : STD_LOGIC;
  signal w_buf_8_U_n_2 : STD_LOGIC;
  signal w_buf_8_U_n_3 : STD_LOGIC;
  signal w_buf_8_U_n_4 : STD_LOGIC;
  signal w_buf_8_U_n_5 : STD_LOGIC;
  signal w_buf_8_U_n_6 : STD_LOGIC;
  signal w_buf_8_U_n_7 : STD_LOGIC;
  signal w_buf_8_U_n_8 : STD_LOGIC;
  signal w_buf_8_U_n_9 : STD_LOGIC;
  signal w_buf_8_load_1_reg_2315 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_8_load_2_reg_2395 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_8_load_3_reg_2635 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_8_load_4_reg_2715 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_8_load_5_reg_2960 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_8_load_6_reg_3040 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_8_load_7_reg_3120 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_8_load_8_reg_3200 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_8_load_reg_2075 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_9_U_n_0 : STD_LOGIC;
  signal w_buf_9_U_n_1 : STD_LOGIC;
  signal w_buf_9_U_n_10 : STD_LOGIC;
  signal w_buf_9_U_n_11 : STD_LOGIC;
  signal w_buf_9_U_n_12 : STD_LOGIC;
  signal w_buf_9_U_n_13 : STD_LOGIC;
  signal w_buf_9_U_n_14 : STD_LOGIC;
  signal w_buf_9_U_n_15 : STD_LOGIC;
  signal w_buf_9_U_n_2 : STD_LOGIC;
  signal w_buf_9_U_n_3 : STD_LOGIC;
  signal w_buf_9_U_n_4 : STD_LOGIC;
  signal w_buf_9_U_n_5 : STD_LOGIC;
  signal w_buf_9_U_n_6 : STD_LOGIC;
  signal w_buf_9_U_n_7 : STD_LOGIC;
  signal w_buf_9_U_n_8 : STD_LOGIC;
  signal w_buf_9_U_n_9 : STD_LOGIC;
  signal w_buf_9_load_1_reg_2320 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_9_load_2_reg_2400 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_9_load_3_reg_2640 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_9_load_4_reg_2720 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_9_load_5_reg_2965 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_9_load_6_reg_3045 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_9_load_7_reg_3125 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_9_load_8_reg_3205 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_9_load_reg_2080 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal w_buf_ce0 : STD_LOGIC;
  signal w_buf_load_1_reg_2275 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_load_2_reg_2355 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_load_3_reg_2595 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_load_4_reg_2675 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_load_5_reg_2920 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_load_6_reg_3000 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_load_7_reg_3080 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_load_8_reg_3160 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_buf_load_reg_2035 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal weights : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal weights_read_reg_1773 : STD_LOGIC_VECTOR ( 63 downto 0 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[22]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[23]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[24]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[25]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[26]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[27]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[28]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[29]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[30]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[31]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[32]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
begin
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(0),
      Q => ap_CS_fsm_state1,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(10),
      Q => ap_CS_fsm_state11,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(11),
      Q => ap_CS_fsm_state12,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => gmem_0_ARADDR13_out,
      Q => \ap_CS_fsm_reg_n_0_[12]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[12]\,
      Q => \ap_CS_fsm_reg_n_0_[13]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[13]\,
      Q => \ap_CS_fsm_reg_n_0_[14]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[14]\,
      Q => \ap_CS_fsm_reg_n_0_[15]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[15]\,
      Q => \ap_CS_fsm_reg_n_0_[16]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[16]\,
      Q => \ap_CS_fsm_reg_n_0_[17]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[17]\,
      Q => \ap_CS_fsm_reg_n_0_[18]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[18]\,
      Q => ap_CS_fsm_state20,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(20),
      Q => ap_CS_fsm_state21,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(21),
      Q => ap_CS_fsm_state22,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state22,
      Q => ap_CS_fsm_state23,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state23,
      Q => ap_CS_fsm_state24,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state24,
      Q => ap_CS_fsm_state25,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(25),
      Q => ap_CS_fsm_state26,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => gmem_0_AWADDR1,
      Q => ap_CS_fsm_state27,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(27),
      Q => ap_CS_fsm_state28,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(28),
      Q => \ap_CS_fsm_reg_n_0_[28]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[28]\,
      Q => \ap_CS_fsm_reg_n_0_[29]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(2),
      Q => \ap_CS_fsm_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[29]\,
      Q => \ap_CS_fsm_reg_n_0_[30]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[30]\,
      Q => \ap_CS_fsm_reg_n_0_[31]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(32),
      Q => ap_CS_fsm_state33,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[2]\,
      Q => \ap_CS_fsm_reg_n_0_[3]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[3]\,
      Q => \ap_CS_fsm_reg_n_0_[4]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[4]\,
      Q => \ap_CS_fsm_reg_n_0_[5]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[5]\,
      Q => \ap_CS_fsm_reg_n_0_[6]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[6]\,
      Q => \ap_CS_fsm_reg_n_0_[7]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[7]\,
      Q => ap_CS_fsm_state9,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state9,
      Q => ap_CS_fsm_state10,
      R => ap_rst_n_inv
    );
control_r_s_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_control_r_s_axi
     port map (
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_control_r_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_control_r_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_control_r_WREADY,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      input_r(63 downto 0) => input_r(63 downto 0),
      output_r(63 downto 0) => output_r(63 downto 0),
      s_axi_control_r_ARADDR(5 downto 0) => s_axi_control_r_ARADDR(5 downto 0),
      s_axi_control_r_ARVALID => s_axi_control_r_ARVALID,
      s_axi_control_r_AWADDR(3 downto 0) => s_axi_control_r_AWADDR(5 downto 2),
      s_axi_control_r_AWVALID => s_axi_control_r_AWVALID,
      s_axi_control_r_BREADY => s_axi_control_r_BREADY,
      s_axi_control_r_BVALID => s_axi_control_r_BVALID,
      s_axi_control_r_RDATA(31 downto 0) => s_axi_control_r_RDATA(31 downto 0),
      s_axi_control_r_RREADY => s_axi_control_r_RREADY,
      s_axi_control_r_RVALID => s_axi_control_r_RVALID,
      s_axi_control_r_WDATA(31 downto 0) => s_axi_control_r_WDATA(31 downto 0),
      s_axi_control_r_WSTRB(3 downto 0) => s_axi_control_r_WSTRB(3 downto 0),
      s_axi_control_r_WVALID => s_axi_control_r_WVALID,
      weights(63 downto 0) => weights(63 downto 0)
    );
control_s_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_control_s_axi
     port map (
      D(1 downto 0) => \ap_NS_fsm__0\(1 downto 0),
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_control_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_control_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_control_WREADY,
      Q(22) => ap_CS_fsm_state33,
      Q(21) => \ap_CS_fsm_reg_n_0_[31]\,
      Q(20) => \ap_CS_fsm_reg_n_0_[30]\,
      Q(19) => \ap_CS_fsm_reg_n_0_[29]\,
      Q(18) => \ap_CS_fsm_reg_n_0_[28]\,
      Q(17) => ap_CS_fsm_state28,
      Q(16) => ap_CS_fsm_state27,
      Q(15) => ap_CS_fsm_state23,
      Q(14) => ap_CS_fsm_state22,
      Q(13) => \ap_CS_fsm_reg_n_0_[18]\,
      Q(12) => \ap_CS_fsm_reg_n_0_[17]\,
      Q(11) => \ap_CS_fsm_reg_n_0_[16]\,
      Q(10) => \ap_CS_fsm_reg_n_0_[15]\,
      Q(9) => \ap_CS_fsm_reg_n_0_[14]\,
      Q(8) => \ap_CS_fsm_reg_n_0_[13]\,
      Q(7) => \ap_CS_fsm_reg_n_0_[12]\,
      Q(6) => ap_CS_fsm_state12,
      Q(5) => ap_CS_fsm_state9,
      Q(4) => \ap_CS_fsm_reg_n_0_[7]\,
      Q(3) => \ap_CS_fsm_reg_n_0_[6]\,
      Q(2) => \ap_CS_fsm_reg_n_0_[5]\,
      Q(1) => \ap_CS_fsm_reg_n_0_[4]\,
      Q(0) => ap_CS_fsm_state1,
      \ap_CS_fsm_reg[1]\ => gmem_m_axi_U_n_83,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_rst_n_inv => ap_rst_n_inv,
      gmem_0_BVALID => gmem_0_BVALID,
      interrupt => interrupt,
      s_axi_control_ARADDR(3 downto 0) => s_axi_control_ARADDR(3 downto 0),
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(1 downto 0) => s_axi_control_AWADDR(3 downto 2),
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(5) => s_axi_control_RDATA(9),
      s_axi_control_RDATA(4) => s_axi_control_RDATA(7),
      s_axi_control_RDATA(3 downto 0) => s_axi_control_RDATA(3 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(2) => s_axi_control_WDATA(7),
      s_axi_control_WDATA(1 downto 0) => s_axi_control_WDATA(1 downto 0),
      s_axi_control_WSTRB(0) => s_axi_control_WSTRB(0),
      s_axi_control_WVALID => s_axi_control_WVALID
    );
gmem_m_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi
     port map (
      D(32) => m_axi_gmem_RLAST,
      D(31 downto 0) => m_axi_gmem_RDATA(31 downto 0),
      E(0) => w_buf_10_ce1_local,
      Q(15) => ap_CS_fsm_state33,
      Q(14) => \ap_CS_fsm_reg_n_0_[31]\,
      Q(13) => ap_CS_fsm_state28,
      Q(12) => ap_CS_fsm_state27,
      Q(11) => ap_CS_fsm_state26,
      Q(10) => ap_CS_fsm_state25,
      Q(9) => ap_CS_fsm_state24,
      Q(8) => ap_CS_fsm_state23,
      Q(7) => ap_CS_fsm_state21,
      Q(6) => ap_CS_fsm_state20,
      Q(5) => ap_CS_fsm_state12,
      Q(4) => ap_CS_fsm_state11,
      Q(3) => ap_CS_fsm_state10,
      Q(2) => \ap_CS_fsm_reg_n_0_[3]\,
      Q(1) => \ap_CS_fsm_reg_n_0_[2]\,
      Q(0) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[10]\ => gmem_m_axi_U_n_83,
      \ap_CS_fsm_reg[19]\ => gmem_m_axi_U_n_74,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_enable_reg_pp0_iter11 => ap_enable_reg_pp0_iter11,
      ap_enable_reg_pp0_iter20 => ap_enable_reg_pp0_iter20,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \bus_wide_gen.data_buf_reg[31]\ => grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_n_23,
      \bus_wide_gen.data_buf_reg[7]\(7 downto 0) => gmem_0_RDATA(7 downto 0),
      \bus_wide_gen.ready_for_data__0\ => \load_unit_0/bus_wide_gen.ready_for_data__0\,
      \could_multi_bursts.burst_valid_reg\ => m_axi_gmem_ARVALID,
      \data_p1_reg[67]\(65 downto 62) => m_axi_gmem_AWLEN(3 downto 0),
      \data_p1_reg[67]\(61 downto 0) => m_axi_gmem_AWADDR(63 downto 2),
      \dout_reg[63]\(63 downto 0) => weights_read_reg_1773(63 downto 0),
      \dout_reg[63]_0\(63 downto 0) => input_r_read_reg_1779(63 downto 0),
      \dout_reg[63]_1\(63 downto 0) => output_r_read_reg_1767(63 downto 0),
      \dout_reg[7]\(7 downto 0) => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_m_axi_gmem_0_WDATA(7 downto 0),
      dout_vld_reg(4) => \ap_NS_fsm__0\(32),
      dout_vld_reg(3) => gmem_0_AWADDR1,
      dout_vld_reg(2) => \ap_NS_fsm__0\(25),
      dout_vld_reg(1) => gmem_0_ARADDR13_out,
      dout_vld_reg(0) => \ap_NS_fsm__0\(2),
      gmem_0_ARREADY => gmem_0_ARREADY,
      gmem_0_BVALID => gmem_0_BVALID,
      gmem_0_RVALID => gmem_0_RVALID,
      gmem_0_WREADY => gmem_0_WREADY,
      indvar_flatten12_fu_1182 => indvar_flatten12_fu_1182,
      local_BUS_WVALID_reg => m_axi_gmem_WVALID,
      m_axi_gmem_ARADDR(61 downto 0) => m_axi_gmem_ARADDR(63 downto 2),
      m_axi_gmem_ARLEN(3 downto 0) => m_axi_gmem_ARLEN(3 downto 0),
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      m_axi_gmem_AWREADY => m_axi_gmem_AWREADY,
      m_axi_gmem_AWVALID => m_axi_gmem_AWVALID,
      m_axi_gmem_BVALID => m_axi_gmem_BVALID,
      m_axi_gmem_RVALID => m_axi_gmem_RVALID,
      m_axi_gmem_WDATA(31 downto 0) => m_axi_gmem_WDATA(31 downto 0),
      m_axi_gmem_WLAST => m_axi_gmem_WLAST,
      m_axi_gmem_WREADY => m_axi_gmem_WREADY,
      m_axi_gmem_WSTRB(3 downto 0) => m_axi_gmem_WSTRB(3 downto 0),
      push => \store_unit_0/bus_wide_gen.buff_wdata_in/push\,
      s_ready_t_reg => m_axi_gmem_BREADY,
      s_ready_t_reg_0 => m_axi_gmem_RREADY
    );
grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6
     port map (
      ADDRARDADDR(10 downto 3) => in_buf_6_address0(10 downto 3),
      ADDRARDADDR(2 downto 0) => in_buf_3_address0(2 downto 0),
      D(1 downto 0) => \ap_NS_fsm__0\(28 downto 27),
      DOADO(7 downto 0) => in_buf_8_q0(7 downto 0),
      Q(1) => ap_CS_fsm_state28,
      Q(0) => ap_CS_fsm_state27,
      \ap_CS_fsm_reg[27]\(7 downto 0) => in_buf_3_address0(10 downto 3),
      \ap_CS_fsm_reg[27]_0\(7 downto 0) => in_buf_address0(10 downto 3),
      \ap_CS_fsm_reg[27]_1\(7 downto 0) => in_buf_8_address0(10 downto 3),
      \ap_CS_fsm_reg[27]_2\(7 downto 0) => in_buf_5_address0(10 downto 3),
      \ap_CS_fsm_reg[27]_3\(7 downto 0) => in_buf_2_address0(10 downto 3),
      \ap_CS_fsm_reg[27]_4\(7 downto 0) => in_buf_4_address0(10 downto 3),
      \ap_CS_fsm_reg[27]_5\(7 downto 0) => in_buf_1_address0(10 downto 3),
      \ap_CS_fsm_reg[27]_6\(7 downto 0) => in_buf_7_address0(10 downto 3),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter20 => ap_enable_reg_pp0_iter20,
      ap_enable_reg_pp0_iter20_reg_0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_n_80,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      gmem_0_WREADY => gmem_0_WREADY,
      grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg,
      grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_3_ce0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_3_ce0,
      m_reg_reg(7 downto 0) => in_buf_7_q0(7 downto 0),
      m_reg_reg_0(7 downto 0) => in_buf_6_q0(7 downto 0),
      m_reg_reg_1(7 downto 0) => in_buf_5_q0(7 downto 0),
      m_reg_reg_2(7 downto 0) => in_buf_4_q0(7 downto 0),
      m_reg_reg_3(7 downto 0) => in_buf_3_q0(7 downto 0),
      m_reg_reg_4(7 downto 0) => in_buf_2_q0(7 downto 0),
      m_reg_reg_5(7 downto 0) => in_buf_1_q0(7 downto 0),
      m_reg_reg_6(7 downto 0) => in_buf_q0(7 downto 0),
      m_reg_reg_i_17(7 downto 0) => w_buf_3_load_7_reg_3095(7 downto 0),
      m_reg_reg_i_17_0(7 downto 0) => w_buf_2_load_7_reg_3090(7 downto 0),
      m_reg_reg_i_17_1(7 downto 0) => w_buf_1_load_7_reg_3085(7 downto 0),
      m_reg_reg_i_17_2(7 downto 0) => w_buf_load_7_reg_3080(7 downto 0),
      m_reg_reg_i_17_3(7 downto 0) => w_buf_7_load_7_reg_3115(7 downto 0),
      m_reg_reg_i_17_4(7 downto 0) => w_buf_6_load_7_reg_3110(7 downto 0),
      m_reg_reg_i_17_5(7 downto 0) => w_buf_5_load_7_reg_3105(7 downto 0),
      m_reg_reg_i_17_6(7 downto 0) => w_buf_4_load_7_reg_3100(7 downto 0),
      \m_reg_reg_i_17__0\(7 downto 0) => w_buf_3_load_4_reg_2690(7 downto 0),
      \m_reg_reg_i_17__0_0\(7 downto 0) => w_buf_2_load_4_reg_2685(7 downto 0),
      \m_reg_reg_i_17__0_1\(7 downto 0) => w_buf_1_load_4_reg_2680(7 downto 0),
      \m_reg_reg_i_17__0_2\(7 downto 0) => w_buf_load_4_reg_2675(7 downto 0),
      \m_reg_reg_i_17__0_3\(7 downto 0) => w_buf_7_load_4_reg_2710(7 downto 0),
      \m_reg_reg_i_17__0_4\(7 downto 0) => w_buf_6_load_4_reg_2705(7 downto 0),
      \m_reg_reg_i_17__0_5\(7 downto 0) => w_buf_5_load_4_reg_2700(7 downto 0),
      \m_reg_reg_i_17__0_6\(7 downto 0) => w_buf_4_load_4_reg_2695(7 downto 0),
      \m_reg_reg_i_17__1\(7 downto 0) => w_buf_3_load_1_reg_2290(7 downto 0),
      \m_reg_reg_i_17__1_0\(7 downto 0) => w_buf_2_load_1_reg_2285(7 downto 0),
      \m_reg_reg_i_17__1_1\(7 downto 0) => w_buf_1_load_1_reg_2280(7 downto 0),
      \m_reg_reg_i_17__1_2\(7 downto 0) => w_buf_load_1_reg_2275(7 downto 0),
      \m_reg_reg_i_17__1_3\(7 downto 0) => w_buf_7_load_1_reg_2310(7 downto 0),
      \m_reg_reg_i_17__1_4\(7 downto 0) => w_buf_6_load_1_reg_2305(7 downto 0),
      \m_reg_reg_i_17__1_5\(7 downto 0) => w_buf_5_load_1_reg_2300(7 downto 0),
      \m_reg_reg_i_17__1_6\(7 downto 0) => w_buf_4_load_1_reg_2295(7 downto 0),
      \m_reg_reg_i_17__2\(7 downto 0) => w_buf_3_load_8_reg_3175(7 downto 0),
      \m_reg_reg_i_17__2_0\(7 downto 0) => w_buf_2_load_8_reg_3170(7 downto 0),
      \m_reg_reg_i_17__2_1\(7 downto 0) => w_buf_1_load_8_reg_3165(7 downto 0),
      \m_reg_reg_i_17__2_2\(7 downto 0) => w_buf_load_8_reg_3160(7 downto 0),
      \m_reg_reg_i_17__2_3\(7 downto 0) => w_buf_7_load_8_reg_3195(7 downto 0),
      \m_reg_reg_i_17__2_4\(7 downto 0) => w_buf_6_load_8_reg_3190(7 downto 0),
      \m_reg_reg_i_17__2_5\(7 downto 0) => w_buf_5_load_8_reg_3185(7 downto 0),
      \m_reg_reg_i_17__2_6\(7 downto 0) => w_buf_4_load_8_reg_3180(7 downto 0),
      m_reg_reg_i_18(7 downto 0) => w_buf_11_load_7_reg_3135(7 downto 0),
      m_reg_reg_i_18_0(7 downto 0) => w_buf_10_load_7_reg_3130(7 downto 0),
      m_reg_reg_i_18_1(7 downto 0) => w_buf_9_load_7_reg_3125(7 downto 0),
      m_reg_reg_i_18_2(7 downto 0) => w_buf_8_load_7_reg_3120(7 downto 0),
      m_reg_reg_i_18_3(7 downto 0) => w_buf_15_load_7_reg_3155(7 downto 0),
      m_reg_reg_i_18_4(7 downto 0) => w_buf_14_load_7_reg_3150(7 downto 0),
      m_reg_reg_i_18_5(7 downto 0) => w_buf_13_load_7_reg_3145(7 downto 0),
      m_reg_reg_i_18_6(7 downto 0) => w_buf_12_load_7_reg_3140(7 downto 0),
      \m_reg_reg_i_18__0\(7 downto 0) => w_buf_11_load_4_reg_2730(7 downto 0),
      \m_reg_reg_i_18__0_0\(7 downto 0) => w_buf_10_load_4_reg_2725(7 downto 0),
      \m_reg_reg_i_18__0_1\(7 downto 0) => w_buf_9_load_4_reg_2720(7 downto 0),
      \m_reg_reg_i_18__0_2\(7 downto 0) => w_buf_8_load_4_reg_2715(7 downto 0),
      \m_reg_reg_i_18__0_3\(7 downto 0) => w_buf_15_load_4_reg_2750(7 downto 0),
      \m_reg_reg_i_18__0_4\(7 downto 0) => w_buf_14_load_4_reg_2745(7 downto 0),
      \m_reg_reg_i_18__0_5\(7 downto 0) => w_buf_13_load_4_reg_2740(7 downto 0),
      \m_reg_reg_i_18__0_6\(7 downto 0) => w_buf_12_load_4_reg_2735(7 downto 0),
      \m_reg_reg_i_18__1\(7 downto 0) => w_buf_11_load_1_reg_2330(7 downto 0),
      \m_reg_reg_i_18__1_0\(7 downto 0) => w_buf_10_load_1_reg_2325(7 downto 0),
      \m_reg_reg_i_18__1_1\(7 downto 0) => w_buf_9_load_1_reg_2320(7 downto 0),
      \m_reg_reg_i_18__1_2\(7 downto 0) => w_buf_8_load_1_reg_2315(7 downto 0),
      \m_reg_reg_i_18__1_3\(7 downto 0) => w_buf_15_load_1_reg_2350(7 downto 0),
      \m_reg_reg_i_18__1_4\(7 downto 0) => w_buf_14_load_1_reg_2345(7 downto 0),
      \m_reg_reg_i_18__1_5\(7 downto 0) => w_buf_13_load_1_reg_2340(7 downto 0),
      \m_reg_reg_i_18__1_6\(7 downto 0) => w_buf_12_load_1_reg_2335(7 downto 0),
      \m_reg_reg_i_18__2\(7 downto 0) => w_buf_11_load_8_reg_3215(7 downto 0),
      \m_reg_reg_i_18__2_0\(7 downto 0) => w_buf_10_load_8_reg_3210(7 downto 0),
      \m_reg_reg_i_18__2_1\(7 downto 0) => w_buf_9_load_8_reg_3205(7 downto 0),
      \m_reg_reg_i_18__2_2\(7 downto 0) => w_buf_8_load_8_reg_3200(7 downto 0),
      \m_reg_reg_i_18__2_3\(7 downto 0) => w_buf_15_load_8_reg_3235(7 downto 0),
      \m_reg_reg_i_18__2_4\(7 downto 0) => w_buf_14_load_8_reg_3230(7 downto 0),
      \m_reg_reg_i_18__2_5\(7 downto 0) => w_buf_13_load_8_reg_3225(7 downto 0),
      \m_reg_reg_i_18__2_6\(7 downto 0) => w_buf_12_load_8_reg_3220(7 downto 0),
      p_reg_reg_i_10(7 downto 0) => w_buf_11_load_2_reg_2410(7 downto 0),
      p_reg_reg_i_10_0(7 downto 0) => w_buf_10_load_2_reg_2405(7 downto 0),
      p_reg_reg_i_10_1(7 downto 0) => w_buf_9_load_2_reg_2400(7 downto 0),
      p_reg_reg_i_10_2(7 downto 0) => w_buf_8_load_2_reg_2395(7 downto 0),
      p_reg_reg_i_10_3(7 downto 0) => w_buf_15_load_2_reg_2430(7 downto 0),
      p_reg_reg_i_10_4(7 downto 0) => w_buf_14_load_2_reg_2425(7 downto 0),
      p_reg_reg_i_10_5(7 downto 0) => w_buf_13_load_2_reg_2420(7 downto 0),
      p_reg_reg_i_10_6(7 downto 0) => w_buf_12_load_2_reg_2415(7 downto 0),
      \p_reg_reg_i_10__0\(7 downto 0) => w_buf_11_load_3_reg_2650(7 downto 0),
      \p_reg_reg_i_10__0_0\(7 downto 0) => w_buf_10_load_3_reg_2645(7 downto 0),
      \p_reg_reg_i_10__0_1\(7 downto 0) => w_buf_9_load_3_reg_2640(7 downto 0),
      \p_reg_reg_i_10__0_2\(7 downto 0) => w_buf_8_load_3_reg_2635(7 downto 0),
      \p_reg_reg_i_10__0_3\(7 downto 0) => w_buf_15_load_3_reg_2670(7 downto 0),
      \p_reg_reg_i_10__0_4\(7 downto 0) => w_buf_14_load_3_reg_2665(7 downto 0),
      \p_reg_reg_i_10__0_5\(7 downto 0) => w_buf_13_load_3_reg_2660(7 downto 0),
      \p_reg_reg_i_10__0_6\(7 downto 0) => w_buf_12_load_3_reg_2655(7 downto 0),
      p_reg_reg_i_9(7 downto 0) => w_buf_3_load_2_reg_2370(7 downto 0),
      p_reg_reg_i_9_0(7 downto 0) => w_buf_2_load_2_reg_2365(7 downto 0),
      p_reg_reg_i_9_1(7 downto 0) => w_buf_1_load_2_reg_2360(7 downto 0),
      p_reg_reg_i_9_2(7 downto 0) => w_buf_load_2_reg_2355(7 downto 0),
      p_reg_reg_i_9_3(7 downto 0) => w_buf_7_load_2_reg_2390(7 downto 0),
      p_reg_reg_i_9_4(7 downto 0) => w_buf_6_load_2_reg_2385(7 downto 0),
      p_reg_reg_i_9_5(7 downto 0) => w_buf_5_load_2_reg_2380(7 downto 0),
      p_reg_reg_i_9_6(7 downto 0) => w_buf_4_load_2_reg_2375(7 downto 0),
      \p_reg_reg_i_9__0\(7 downto 0) => w_buf_3_load_3_reg_2610(7 downto 0),
      \p_reg_reg_i_9__0_0\(7 downto 0) => w_buf_2_load_3_reg_2605(7 downto 0),
      \p_reg_reg_i_9__0_1\(7 downto 0) => w_buf_1_load_3_reg_2600(7 downto 0),
      \p_reg_reg_i_9__0_2\(7 downto 0) => w_buf_load_3_reg_2595(7 downto 0),
      \p_reg_reg_i_9__0_3\(7 downto 0) => w_buf_7_load_3_reg_2630(7 downto 0),
      \p_reg_reg_i_9__0_4\(7 downto 0) => w_buf_6_load_3_reg_2625(7 downto 0),
      \p_reg_reg_i_9__0_5\(7 downto 0) => w_buf_5_load_3_reg_2620(7 downto 0),
      \p_reg_reg_i_9__0_6\(7 downto 0) => w_buf_4_load_3_reg_2615(7 downto 0),
      push => \store_unit_0/bus_wide_gen.buff_wdata_in/push\,
      ram_reg(10 downto 0) => grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_in_buf_3_address0(10 downto 0),
      \select_ln68_reg_5187_reg[7]_0\(7 downto 0) => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_m_axi_gmem_0_WDATA(7 downto 0),
      \tmp_5_reg_5117_reg[7]_i_2_0\(7 downto 0) => w_buf_3_load_5_reg_2935(7 downto 0),
      \tmp_5_reg_5117_reg[7]_i_2_1\(7 downto 0) => w_buf_2_load_5_reg_2930(7 downto 0),
      \tmp_5_reg_5117_reg[7]_i_2_2\(7 downto 0) => w_buf_1_load_5_reg_2925(7 downto 0),
      \tmp_5_reg_5117_reg[7]_i_2_3\(7 downto 0) => w_buf_load_5_reg_2920(7 downto 0),
      \tmp_5_reg_5117_reg[7]_i_2_4\(7 downto 0) => w_buf_7_load_5_reg_2955(7 downto 0),
      \tmp_5_reg_5117_reg[7]_i_2_5\(7 downto 0) => w_buf_6_load_5_reg_2950(7 downto 0),
      \tmp_5_reg_5117_reg[7]_i_2_6\(7 downto 0) => w_buf_5_load_5_reg_2945(7 downto 0),
      \tmp_5_reg_5117_reg[7]_i_2_7\(7 downto 0) => w_buf_4_load_5_reg_2940(7 downto 0),
      \tmp_5_reg_5117_reg[7]_i_3_0\(7 downto 0) => w_buf_11_load_5_reg_2975(7 downto 0),
      \tmp_5_reg_5117_reg[7]_i_3_1\(7 downto 0) => w_buf_10_load_5_reg_2970(7 downto 0),
      \tmp_5_reg_5117_reg[7]_i_3_2\(7 downto 0) => w_buf_9_load_5_reg_2965(7 downto 0),
      \tmp_5_reg_5117_reg[7]_i_3_3\(7 downto 0) => w_buf_8_load_5_reg_2960(7 downto 0),
      \tmp_5_reg_5117_reg[7]_i_3_4\(7 downto 0) => w_buf_15_load_5_reg_2995(7 downto 0),
      \tmp_5_reg_5117_reg[7]_i_3_5\(7 downto 0) => w_buf_14_load_5_reg_2990(7 downto 0),
      \tmp_5_reg_5117_reg[7]_i_3_6\(7 downto 0) => w_buf_13_load_5_reg_2985(7 downto 0),
      \tmp_5_reg_5117_reg[7]_i_3_7\(7 downto 0) => w_buf_12_load_5_reg_2980(7 downto 0),
      \tmp_6_reg_5122_reg[7]_i_2_0\(7 downto 0) => w_buf_3_load_6_reg_3015(7 downto 0),
      \tmp_6_reg_5122_reg[7]_i_2_1\(7 downto 0) => w_buf_2_load_6_reg_3010(7 downto 0),
      \tmp_6_reg_5122_reg[7]_i_2_2\(7 downto 0) => w_buf_1_load_6_reg_3005(7 downto 0),
      \tmp_6_reg_5122_reg[7]_i_2_3\(7 downto 0) => w_buf_load_6_reg_3000(7 downto 0),
      \tmp_6_reg_5122_reg[7]_i_2_4\(7 downto 0) => w_buf_7_load_6_reg_3035(7 downto 0),
      \tmp_6_reg_5122_reg[7]_i_2_5\(7 downto 0) => w_buf_6_load_6_reg_3030(7 downto 0),
      \tmp_6_reg_5122_reg[7]_i_2_6\(7 downto 0) => w_buf_5_load_6_reg_3025(7 downto 0),
      \tmp_6_reg_5122_reg[7]_i_2_7\(7 downto 0) => w_buf_4_load_6_reg_3020(7 downto 0),
      \tmp_6_reg_5122_reg[7]_i_3_0\(7 downto 0) => w_buf_11_load_6_reg_3055(7 downto 0),
      \tmp_6_reg_5122_reg[7]_i_3_1\(7 downto 0) => w_buf_10_load_6_reg_3050(7 downto 0),
      \tmp_6_reg_5122_reg[7]_i_3_2\(7 downto 0) => w_buf_9_load_6_reg_3045(7 downto 0),
      \tmp_6_reg_5122_reg[7]_i_3_3\(7 downto 0) => w_buf_8_load_6_reg_3040(7 downto 0),
      \tmp_6_reg_5122_reg[7]_i_3_4\(7 downto 0) => w_buf_15_load_6_reg_3075(7 downto 0),
      \tmp_6_reg_5122_reg[7]_i_3_5\(7 downto 0) => w_buf_14_load_6_reg_3070(7 downto 0),
      \tmp_6_reg_5122_reg[7]_i_3_6\(7 downto 0) => w_buf_13_load_6_reg_3065(7 downto 0),
      \tmp_6_reg_5122_reg[7]_i_3_7\(7 downto 0) => w_buf_12_load_6_reg_3060(7 downto 0),
      \tmp_reg_5102_reg[7]_i_2_0\(7 downto 0) => w_buf_3_load_reg_2050(7 downto 0),
      \tmp_reg_5102_reg[7]_i_2_1\(7 downto 0) => w_buf_2_load_reg_2045(7 downto 0),
      \tmp_reg_5102_reg[7]_i_2_2\(7 downto 0) => w_buf_1_load_reg_2040(7 downto 0),
      \tmp_reg_5102_reg[7]_i_2_3\(7 downto 0) => w_buf_load_reg_2035(7 downto 0),
      \tmp_reg_5102_reg[7]_i_2_4\(7 downto 0) => w_buf_7_load_reg_2070(7 downto 0),
      \tmp_reg_5102_reg[7]_i_2_5\(7 downto 0) => w_buf_6_load_reg_2065(7 downto 0),
      \tmp_reg_5102_reg[7]_i_2_6\(7 downto 0) => w_buf_5_load_reg_2060(7 downto 0),
      \tmp_reg_5102_reg[7]_i_2_7\(7 downto 0) => w_buf_4_load_reg_2055(7 downto 0),
      \tmp_reg_5102_reg[7]_i_3_0\(7 downto 0) => w_buf_11_load_reg_2090(7 downto 0),
      \tmp_reg_5102_reg[7]_i_3_1\(7 downto 0) => w_buf_10_load_reg_2085(7 downto 0),
      \tmp_reg_5102_reg[7]_i_3_2\(7 downto 0) => w_buf_9_load_reg_2080(7 downto 0),
      \tmp_reg_5102_reg[7]_i_3_3\(7 downto 0) => w_buf_8_load_reg_2075(7 downto 0),
      \tmp_reg_5102_reg[7]_i_3_4\(7 downto 0) => w_buf_15_load_reg_2110(7 downto 0),
      \tmp_reg_5102_reg[7]_i_3_5\(7 downto 0) => w_buf_14_load_reg_2105(7 downto 0),
      \tmp_reg_5102_reg[7]_i_3_6\(7 downto 0) => w_buf_13_load_reg_2100(7 downto 0),
      \tmp_reg_5102_reg[7]_i_3_7\(7 downto 0) => w_buf_12_load_reg_2095(7 downto 0)
    );
grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_n_80,
      Q => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2
     port map (
      D(1 downto 0) => \ap_NS_fsm__0\(11 downto 10),
      Q(4) => ap_CS_fsm_state28,
      Q(3) => ap_CS_fsm_state12,
      Q(2) => ap_CS_fsm_state11,
      Q(1) => ap_CS_fsm_state10,
      Q(0) => ap_CS_fsm_state9,
      WEA(0) => in_buf_5_we0,
      \add_ln33_1_reg_626_reg[10]_0\(10 downto 0) => grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_in_buf_3_address0(10 downto 0),
      \ap_CS_fsm_reg[10]\(0) => in_buf_2_we0,
      \ap_CS_fsm_reg[10]_0\(0) => in_buf_4_we0,
      \ap_CS_fsm_reg[10]_1\(0) => in_buf_3_we0,
      \ap_CS_fsm_reg[10]_2\(0) => in_buf_1_we0,
      \ap_CS_fsm_reg[10]_3\(0) => in_buf_we0,
      \ap_CS_fsm_reg[10]_4\(0) => in_buf_6_we0,
      \ap_CS_fsm_reg[10]_5\(0) => in_buf_7_we0,
      \ap_CS_fsm_reg[10]_6\(0) => in_buf_8_we0,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter11 => ap_enable_reg_pp0_iter11,
      ap_enable_reg_pp0_iter11_reg_0 => grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_n_14,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \bus_wide_gen.data_valid_reg\ => gmem_m_axi_U_n_74,
      \bus_wide_gen.data_valid_reg_0\ => grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_n_23,
      \bus_wide_gen.ready_for_data__0\ => \load_unit_0/bus_wide_gen.ready_for_data__0\,
      gmem_0_ARREADY => gmem_0_ARREADY,
      gmem_0_RVALID => gmem_0_RVALID,
      \gmem_addr_read_reg_636_reg[7]_0\(7 downto 0) => grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_in_buf_3_d0(7 downto 0),
      \gmem_addr_read_reg_636_reg[7]_1\(7 downto 0) => gmem_0_RDATA(7 downto 0),
      grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_3_ce0 => grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_3_ce0,
      grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_start_reg => grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_start_reg,
      in_buf_3_ce0 => in_buf_3_ce0,
      indvar_flatten12_fu_1182 => indvar_flatten12_fu_1182
    );
grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_n_14,
      Q => grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4
     port map (
      D(1 downto 0) => \ap_NS_fsm__0\(21 downto 20),
      E(0) => w_buf_ce0,
      Q(6) => ap_CS_fsm_state26,
      Q(5) => ap_CS_fsm_state25,
      Q(4) => ap_CS_fsm_state24,
      Q(3) => ap_CS_fsm_state23,
      Q(2) => ap_CS_fsm_state22,
      Q(1) => ap_CS_fsm_state21,
      Q(0) => ap_CS_fsm_state20,
      \ap_CS_fsm_reg[19]\ => grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_n_22,
      \ap_CS_fsm_reg[20]\(0) => grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_n_24,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg_0 => grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_n_23,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      gmem_0_RVALID => gmem_0_RVALID,
      grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_start_reg => grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_start_reg,
      m_axi_gmem_0_RDATA(7 downto 0) => gmem_0_RDATA(7 downto 0),
      p_0_in => p_0_in,
      \p_0_in__0\ => \p_0_in__0\,
      \p_0_in__1\ => \p_0_in__1\,
      \p_0_in__10\ => \p_0_in__10\,
      \p_0_in__11\ => \p_0_in__11\,
      \p_0_in__12\ => \p_0_in__12\,
      \p_0_in__13\ => \p_0_in__13\,
      \p_0_in__14\ => \p_0_in__14\,
      \p_0_in__2\ => \p_0_in__2\,
      \p_0_in__3\ => \p_0_in__3\,
      \p_0_in__4\ => \p_0_in__4\,
      \p_0_in__5\ => \p_0_in__5\,
      \p_0_in__6\ => \p_0_in__6\,
      \p_0_in__7\ => \p_0_in__7\,
      \p_0_in__8\ => \p_0_in__8\,
      \p_0_in__9\ => \p_0_in__9\,
      \q0_reg[7]\ => w_buf_15_U_n_3,
      \q0_reg[7]_0\(0) => gmem_0_AWADDR1,
      w_buf_address0(2 downto 0) => w_buf_address0(2 downto 0),
      w_buf_d0(7 downto 0) => grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_w_buf_d0(7 downto 0)
    );
grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_n_22,
      Q => grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_start_reg,
      R => ap_rst_n_inv
    );
in_buf_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W
     port map (
      ADDRARDADDR(10 downto 3) => in_buf_1_address0(10 downto 3),
      ADDRARDADDR(2 downto 0) => in_buf_3_address0(2 downto 0),
      ap_clk => ap_clk,
      in_buf_3_ce0 => in_buf_3_ce0,
      ram_reg_0(7 downto 0) => in_buf_1_q0(7 downto 0),
      ram_reg_1(7 downto 0) => grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_in_buf_3_d0(7 downto 0),
      ram_reg_2(0) => in_buf_1_we0
    );
in_buf_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W_0
     port map (
      ADDRARDADDR(10 downto 3) => in_buf_2_address0(10 downto 3),
      ADDRARDADDR(2 downto 0) => in_buf_3_address0(2 downto 0),
      ap_clk => ap_clk,
      in_buf_3_ce0 => in_buf_3_ce0,
      ram_reg_0(7 downto 0) => in_buf_2_q0(7 downto 0),
      ram_reg_1(7 downto 0) => grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_in_buf_3_d0(7 downto 0),
      ram_reg_2(0) => in_buf_2_we0
    );
in_buf_3_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W_1
     port map (
      ADDRARDADDR(10 downto 0) => in_buf_3_address0(10 downto 0),
      ap_clk => ap_clk,
      in_buf_3_ce0 => in_buf_3_ce0,
      ram_reg_0(7 downto 0) => in_buf_3_q0(7 downto 0),
      ram_reg_1(7 downto 0) => grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_in_buf_3_d0(7 downto 0),
      ram_reg_2(0) => in_buf_3_we0
    );
in_buf_4_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W_2
     port map (
      ADDRARDADDR(10 downto 3) => in_buf_4_address0(10 downto 3),
      ADDRARDADDR(2 downto 0) => in_buf_3_address0(2 downto 0),
      ap_clk => ap_clk,
      in_buf_3_ce0 => in_buf_3_ce0,
      ram_reg_0(7 downto 0) => in_buf_4_q0(7 downto 0),
      ram_reg_1(7 downto 0) => grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_in_buf_3_d0(7 downto 0),
      ram_reg_2(0) => in_buf_4_we0
    );
in_buf_5_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W_3
     port map (
      ADDRARDADDR(10 downto 3) => in_buf_5_address0(10 downto 3),
      ADDRARDADDR(2 downto 0) => in_buf_3_address0(2 downto 0),
      WEA(0) => in_buf_5_we0,
      ap_clk => ap_clk,
      in_buf_3_ce0 => in_buf_3_ce0,
      ram_reg_0(7 downto 0) => in_buf_5_q0(7 downto 0),
      ram_reg_1(7 downto 0) => grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_in_buf_3_d0(7 downto 0)
    );
in_buf_6_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W_4
     port map (
      ADDRARDADDR(10 downto 3) => in_buf_6_address0(10 downto 3),
      ADDRARDADDR(2 downto 0) => in_buf_3_address0(2 downto 0),
      ap_clk => ap_clk,
      in_buf_3_ce0 => in_buf_3_ce0,
      ram_reg_0(7 downto 0) => in_buf_6_q0(7 downto 0),
      ram_reg_1(7 downto 0) => grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_in_buf_3_d0(7 downto 0),
      ram_reg_2(0) => in_buf_6_we0
    );
in_buf_7_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W_5
     port map (
      ADDRARDADDR(10 downto 3) => in_buf_7_address0(10 downto 3),
      ADDRARDADDR(2 downto 0) => in_buf_3_address0(2 downto 0),
      ap_clk => ap_clk,
      in_buf_3_ce0 => in_buf_3_ce0,
      ram_reg_0(7 downto 0) => in_buf_7_q0(7 downto 0),
      ram_reg_1(7 downto 0) => grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_in_buf_3_d0(7 downto 0),
      ram_reg_2(0) => in_buf_7_we0
    );
in_buf_8_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W_6
     port map (
      ADDRARDADDR(10 downto 3) => in_buf_8_address0(10 downto 3),
      ADDRARDADDR(2 downto 0) => in_buf_3_address0(2 downto 0),
      DOADO(7 downto 0) => in_buf_8_q0(7 downto 0),
      ap_clk => ap_clk,
      in_buf_3_ce0 => in_buf_3_ce0,
      ram_reg_0(7 downto 0) => grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_in_buf_3_d0(7 downto 0),
      ram_reg_1(0) => in_buf_8_we0
    );
in_buf_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W_7
     port map (
      ADDRARDADDR(10 downto 3) => in_buf_address0(10 downto 3),
      ADDRARDADDR(2 downto 0) => in_buf_3_address0(2 downto 0),
      ap_clk => ap_clk,
      in_buf_3_ce0 => in_buf_3_ce0,
      ram_reg_0(7 downto 0) => in_buf_q0(7 downto 0),
      ram_reg_1(7 downto 0) => grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_in_buf_3_d0(7 downto 0),
      ram_reg_2(0) => in_buf_we0
    );
\input_r_read_reg_1779_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(0),
      Q => input_r_read_reg_1779(0),
      R => '0'
    );
\input_r_read_reg_1779_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(10),
      Q => input_r_read_reg_1779(10),
      R => '0'
    );
\input_r_read_reg_1779_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(11),
      Q => input_r_read_reg_1779(11),
      R => '0'
    );
\input_r_read_reg_1779_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(12),
      Q => input_r_read_reg_1779(12),
      R => '0'
    );
\input_r_read_reg_1779_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(13),
      Q => input_r_read_reg_1779(13),
      R => '0'
    );
\input_r_read_reg_1779_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(14),
      Q => input_r_read_reg_1779(14),
      R => '0'
    );
\input_r_read_reg_1779_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(15),
      Q => input_r_read_reg_1779(15),
      R => '0'
    );
\input_r_read_reg_1779_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(16),
      Q => input_r_read_reg_1779(16),
      R => '0'
    );
\input_r_read_reg_1779_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(17),
      Q => input_r_read_reg_1779(17),
      R => '0'
    );
\input_r_read_reg_1779_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(18),
      Q => input_r_read_reg_1779(18),
      R => '0'
    );
\input_r_read_reg_1779_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(19),
      Q => input_r_read_reg_1779(19),
      R => '0'
    );
\input_r_read_reg_1779_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(1),
      Q => input_r_read_reg_1779(1),
      R => '0'
    );
\input_r_read_reg_1779_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(20),
      Q => input_r_read_reg_1779(20),
      R => '0'
    );
\input_r_read_reg_1779_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(21),
      Q => input_r_read_reg_1779(21),
      R => '0'
    );
\input_r_read_reg_1779_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(22),
      Q => input_r_read_reg_1779(22),
      R => '0'
    );
\input_r_read_reg_1779_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(23),
      Q => input_r_read_reg_1779(23),
      R => '0'
    );
\input_r_read_reg_1779_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(24),
      Q => input_r_read_reg_1779(24),
      R => '0'
    );
\input_r_read_reg_1779_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(25),
      Q => input_r_read_reg_1779(25),
      R => '0'
    );
\input_r_read_reg_1779_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(26),
      Q => input_r_read_reg_1779(26),
      R => '0'
    );
\input_r_read_reg_1779_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(27),
      Q => input_r_read_reg_1779(27),
      R => '0'
    );
\input_r_read_reg_1779_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(28),
      Q => input_r_read_reg_1779(28),
      R => '0'
    );
\input_r_read_reg_1779_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(29),
      Q => input_r_read_reg_1779(29),
      R => '0'
    );
\input_r_read_reg_1779_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(2),
      Q => input_r_read_reg_1779(2),
      R => '0'
    );
\input_r_read_reg_1779_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(30),
      Q => input_r_read_reg_1779(30),
      R => '0'
    );
\input_r_read_reg_1779_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(31),
      Q => input_r_read_reg_1779(31),
      R => '0'
    );
\input_r_read_reg_1779_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(32),
      Q => input_r_read_reg_1779(32),
      R => '0'
    );
\input_r_read_reg_1779_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(33),
      Q => input_r_read_reg_1779(33),
      R => '0'
    );
\input_r_read_reg_1779_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(34),
      Q => input_r_read_reg_1779(34),
      R => '0'
    );
\input_r_read_reg_1779_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(35),
      Q => input_r_read_reg_1779(35),
      R => '0'
    );
\input_r_read_reg_1779_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(36),
      Q => input_r_read_reg_1779(36),
      R => '0'
    );
\input_r_read_reg_1779_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(37),
      Q => input_r_read_reg_1779(37),
      R => '0'
    );
\input_r_read_reg_1779_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(38),
      Q => input_r_read_reg_1779(38),
      R => '0'
    );
\input_r_read_reg_1779_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(39),
      Q => input_r_read_reg_1779(39),
      R => '0'
    );
\input_r_read_reg_1779_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(3),
      Q => input_r_read_reg_1779(3),
      R => '0'
    );
\input_r_read_reg_1779_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(40),
      Q => input_r_read_reg_1779(40),
      R => '0'
    );
\input_r_read_reg_1779_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(41),
      Q => input_r_read_reg_1779(41),
      R => '0'
    );
\input_r_read_reg_1779_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(42),
      Q => input_r_read_reg_1779(42),
      R => '0'
    );
\input_r_read_reg_1779_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(43),
      Q => input_r_read_reg_1779(43),
      R => '0'
    );
\input_r_read_reg_1779_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(44),
      Q => input_r_read_reg_1779(44),
      R => '0'
    );
\input_r_read_reg_1779_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(45),
      Q => input_r_read_reg_1779(45),
      R => '0'
    );
\input_r_read_reg_1779_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(46),
      Q => input_r_read_reg_1779(46),
      R => '0'
    );
\input_r_read_reg_1779_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(47),
      Q => input_r_read_reg_1779(47),
      R => '0'
    );
\input_r_read_reg_1779_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(48),
      Q => input_r_read_reg_1779(48),
      R => '0'
    );
\input_r_read_reg_1779_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(49),
      Q => input_r_read_reg_1779(49),
      R => '0'
    );
\input_r_read_reg_1779_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(4),
      Q => input_r_read_reg_1779(4),
      R => '0'
    );
\input_r_read_reg_1779_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(50),
      Q => input_r_read_reg_1779(50),
      R => '0'
    );
\input_r_read_reg_1779_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(51),
      Q => input_r_read_reg_1779(51),
      R => '0'
    );
\input_r_read_reg_1779_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(52),
      Q => input_r_read_reg_1779(52),
      R => '0'
    );
\input_r_read_reg_1779_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(53),
      Q => input_r_read_reg_1779(53),
      R => '0'
    );
\input_r_read_reg_1779_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(54),
      Q => input_r_read_reg_1779(54),
      R => '0'
    );
\input_r_read_reg_1779_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(55),
      Q => input_r_read_reg_1779(55),
      R => '0'
    );
\input_r_read_reg_1779_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(56),
      Q => input_r_read_reg_1779(56),
      R => '0'
    );
\input_r_read_reg_1779_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(57),
      Q => input_r_read_reg_1779(57),
      R => '0'
    );
\input_r_read_reg_1779_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(58),
      Q => input_r_read_reg_1779(58),
      R => '0'
    );
\input_r_read_reg_1779_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(59),
      Q => input_r_read_reg_1779(59),
      R => '0'
    );
\input_r_read_reg_1779_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(5),
      Q => input_r_read_reg_1779(5),
      R => '0'
    );
\input_r_read_reg_1779_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(60),
      Q => input_r_read_reg_1779(60),
      R => '0'
    );
\input_r_read_reg_1779_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(61),
      Q => input_r_read_reg_1779(61),
      R => '0'
    );
\input_r_read_reg_1779_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(62),
      Q => input_r_read_reg_1779(62),
      R => '0'
    );
\input_r_read_reg_1779_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(63),
      Q => input_r_read_reg_1779(63),
      R => '0'
    );
\input_r_read_reg_1779_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(6),
      Q => input_r_read_reg_1779(6),
      R => '0'
    );
\input_r_read_reg_1779_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(7),
      Q => input_r_read_reg_1779(7),
      R => '0'
    );
\input_r_read_reg_1779_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(8),
      Q => input_r_read_reg_1779(8),
      R => '0'
    );
\input_r_read_reg_1779_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_r(9),
      Q => input_r_read_reg_1779(9),
      R => '0'
    );
\output_r_read_reg_1767_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(0),
      Q => output_r_read_reg_1767(0),
      R => '0'
    );
\output_r_read_reg_1767_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(10),
      Q => output_r_read_reg_1767(10),
      R => '0'
    );
\output_r_read_reg_1767_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(11),
      Q => output_r_read_reg_1767(11),
      R => '0'
    );
\output_r_read_reg_1767_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(12),
      Q => output_r_read_reg_1767(12),
      R => '0'
    );
\output_r_read_reg_1767_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(13),
      Q => output_r_read_reg_1767(13),
      R => '0'
    );
\output_r_read_reg_1767_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(14),
      Q => output_r_read_reg_1767(14),
      R => '0'
    );
\output_r_read_reg_1767_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(15),
      Q => output_r_read_reg_1767(15),
      R => '0'
    );
\output_r_read_reg_1767_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(16),
      Q => output_r_read_reg_1767(16),
      R => '0'
    );
\output_r_read_reg_1767_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(17),
      Q => output_r_read_reg_1767(17),
      R => '0'
    );
\output_r_read_reg_1767_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(18),
      Q => output_r_read_reg_1767(18),
      R => '0'
    );
\output_r_read_reg_1767_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(19),
      Q => output_r_read_reg_1767(19),
      R => '0'
    );
\output_r_read_reg_1767_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(1),
      Q => output_r_read_reg_1767(1),
      R => '0'
    );
\output_r_read_reg_1767_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(20),
      Q => output_r_read_reg_1767(20),
      R => '0'
    );
\output_r_read_reg_1767_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(21),
      Q => output_r_read_reg_1767(21),
      R => '0'
    );
\output_r_read_reg_1767_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(22),
      Q => output_r_read_reg_1767(22),
      R => '0'
    );
\output_r_read_reg_1767_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(23),
      Q => output_r_read_reg_1767(23),
      R => '0'
    );
\output_r_read_reg_1767_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(24),
      Q => output_r_read_reg_1767(24),
      R => '0'
    );
\output_r_read_reg_1767_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(25),
      Q => output_r_read_reg_1767(25),
      R => '0'
    );
\output_r_read_reg_1767_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(26),
      Q => output_r_read_reg_1767(26),
      R => '0'
    );
\output_r_read_reg_1767_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(27),
      Q => output_r_read_reg_1767(27),
      R => '0'
    );
\output_r_read_reg_1767_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(28),
      Q => output_r_read_reg_1767(28),
      R => '0'
    );
\output_r_read_reg_1767_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(29),
      Q => output_r_read_reg_1767(29),
      R => '0'
    );
\output_r_read_reg_1767_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(2),
      Q => output_r_read_reg_1767(2),
      R => '0'
    );
\output_r_read_reg_1767_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(30),
      Q => output_r_read_reg_1767(30),
      R => '0'
    );
\output_r_read_reg_1767_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(31),
      Q => output_r_read_reg_1767(31),
      R => '0'
    );
\output_r_read_reg_1767_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(32),
      Q => output_r_read_reg_1767(32),
      R => '0'
    );
\output_r_read_reg_1767_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(33),
      Q => output_r_read_reg_1767(33),
      R => '0'
    );
\output_r_read_reg_1767_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(34),
      Q => output_r_read_reg_1767(34),
      R => '0'
    );
\output_r_read_reg_1767_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(35),
      Q => output_r_read_reg_1767(35),
      R => '0'
    );
\output_r_read_reg_1767_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(36),
      Q => output_r_read_reg_1767(36),
      R => '0'
    );
\output_r_read_reg_1767_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(37),
      Q => output_r_read_reg_1767(37),
      R => '0'
    );
\output_r_read_reg_1767_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(38),
      Q => output_r_read_reg_1767(38),
      R => '0'
    );
\output_r_read_reg_1767_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(39),
      Q => output_r_read_reg_1767(39),
      R => '0'
    );
\output_r_read_reg_1767_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(3),
      Q => output_r_read_reg_1767(3),
      R => '0'
    );
\output_r_read_reg_1767_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(40),
      Q => output_r_read_reg_1767(40),
      R => '0'
    );
\output_r_read_reg_1767_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(41),
      Q => output_r_read_reg_1767(41),
      R => '0'
    );
\output_r_read_reg_1767_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(42),
      Q => output_r_read_reg_1767(42),
      R => '0'
    );
\output_r_read_reg_1767_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(43),
      Q => output_r_read_reg_1767(43),
      R => '0'
    );
\output_r_read_reg_1767_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(44),
      Q => output_r_read_reg_1767(44),
      R => '0'
    );
\output_r_read_reg_1767_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(45),
      Q => output_r_read_reg_1767(45),
      R => '0'
    );
\output_r_read_reg_1767_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(46),
      Q => output_r_read_reg_1767(46),
      R => '0'
    );
\output_r_read_reg_1767_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(47),
      Q => output_r_read_reg_1767(47),
      R => '0'
    );
\output_r_read_reg_1767_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(48),
      Q => output_r_read_reg_1767(48),
      R => '0'
    );
\output_r_read_reg_1767_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(49),
      Q => output_r_read_reg_1767(49),
      R => '0'
    );
\output_r_read_reg_1767_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(4),
      Q => output_r_read_reg_1767(4),
      R => '0'
    );
\output_r_read_reg_1767_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(50),
      Q => output_r_read_reg_1767(50),
      R => '0'
    );
\output_r_read_reg_1767_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(51),
      Q => output_r_read_reg_1767(51),
      R => '0'
    );
\output_r_read_reg_1767_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(52),
      Q => output_r_read_reg_1767(52),
      R => '0'
    );
\output_r_read_reg_1767_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(53),
      Q => output_r_read_reg_1767(53),
      R => '0'
    );
\output_r_read_reg_1767_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(54),
      Q => output_r_read_reg_1767(54),
      R => '0'
    );
\output_r_read_reg_1767_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(55),
      Q => output_r_read_reg_1767(55),
      R => '0'
    );
\output_r_read_reg_1767_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(56),
      Q => output_r_read_reg_1767(56),
      R => '0'
    );
\output_r_read_reg_1767_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(57),
      Q => output_r_read_reg_1767(57),
      R => '0'
    );
\output_r_read_reg_1767_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(58),
      Q => output_r_read_reg_1767(58),
      R => '0'
    );
\output_r_read_reg_1767_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(59),
      Q => output_r_read_reg_1767(59),
      R => '0'
    );
\output_r_read_reg_1767_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(5),
      Q => output_r_read_reg_1767(5),
      R => '0'
    );
\output_r_read_reg_1767_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(60),
      Q => output_r_read_reg_1767(60),
      R => '0'
    );
\output_r_read_reg_1767_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(61),
      Q => output_r_read_reg_1767(61),
      R => '0'
    );
\output_r_read_reg_1767_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(62),
      Q => output_r_read_reg_1767(62),
      R => '0'
    );
\output_r_read_reg_1767_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(63),
      Q => output_r_read_reg_1767(63),
      R => '0'
    );
\output_r_read_reg_1767_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(6),
      Q => output_r_read_reg_1767(6),
      R => '0'
    );
\output_r_read_reg_1767_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(7),
      Q => output_r_read_reg_1767(7),
      R => '0'
    );
\output_r_read_reg_1767_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(8),
      Q => output_r_read_reg_1767(8),
      R => '0'
    );
\output_r_read_reg_1767_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_r(9),
      Q => output_r_read_reg_1767(9),
      R => '0'
    );
w_buf_10_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W
     port map (
      E(0) => w_buf_10_ce1_local,
      Q(0) => ap_CS_fsm_state26,
      ap_clk => ap_clk,
      \p_0_in__9\ => \p_0_in__9\,
      q0(7) => w_buf_10_U_n_8,
      q0(6) => w_buf_10_U_n_9,
      q0(5) => w_buf_10_U_n_10,
      q0(4) => w_buf_10_U_n_11,
      q0(3) => w_buf_10_U_n_12,
      q0(2) => w_buf_10_U_n_13,
      q0(1) => w_buf_10_U_n_14,
      q0(0) => w_buf_10_U_n_15,
      \q0_reg[7]_0\(0) => w_buf_ce0,
      q1(7) => w_buf_10_U_n_0,
      q1(6) => w_buf_10_U_n_1,
      q1(5) => w_buf_10_U_n_2,
      q1(4) => w_buf_10_U_n_3,
      q1(3) => w_buf_10_U_n_4,
      q1(2) => w_buf_10_U_n_5,
      q1(1) => w_buf_10_U_n_6,
      q1(0) => w_buf_10_U_n_7,
      \q1_reg[0]_0\(0) => grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_n_24,
      w_buf_10_address1_local(2 downto 0) => w_buf_10_address1_local(2 downto 0),
      w_buf_15_d0(7 downto 0) => grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_w_buf_d0(7 downto 0),
      w_buf_address0(2 downto 0) => w_buf_address0(2 downto 0)
    );
\w_buf_10_load_1_reg_2325_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_10_U_n_7,
      Q => w_buf_10_load_1_reg_2325(0),
      R => '0'
    );
\w_buf_10_load_1_reg_2325_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_10_U_n_6,
      Q => w_buf_10_load_1_reg_2325(1),
      R => '0'
    );
\w_buf_10_load_1_reg_2325_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_10_U_n_5,
      Q => w_buf_10_load_1_reg_2325(2),
      R => '0'
    );
\w_buf_10_load_1_reg_2325_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_10_U_n_4,
      Q => w_buf_10_load_1_reg_2325(3),
      R => '0'
    );
\w_buf_10_load_1_reg_2325_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_10_U_n_3,
      Q => w_buf_10_load_1_reg_2325(4),
      R => '0'
    );
\w_buf_10_load_1_reg_2325_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_10_U_n_2,
      Q => w_buf_10_load_1_reg_2325(5),
      R => '0'
    );
\w_buf_10_load_1_reg_2325_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_10_U_n_1,
      Q => w_buf_10_load_1_reg_2325(6),
      R => '0'
    );
\w_buf_10_load_1_reg_2325_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_10_U_n_0,
      Q => w_buf_10_load_1_reg_2325(7),
      R => '0'
    );
\w_buf_10_load_2_reg_2405_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_10_U_n_15,
      Q => w_buf_10_load_2_reg_2405(0),
      R => '0'
    );
\w_buf_10_load_2_reg_2405_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_10_U_n_14,
      Q => w_buf_10_load_2_reg_2405(1),
      R => '0'
    );
\w_buf_10_load_2_reg_2405_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_10_U_n_13,
      Q => w_buf_10_load_2_reg_2405(2),
      R => '0'
    );
\w_buf_10_load_2_reg_2405_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_10_U_n_12,
      Q => w_buf_10_load_2_reg_2405(3),
      R => '0'
    );
\w_buf_10_load_2_reg_2405_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_10_U_n_11,
      Q => w_buf_10_load_2_reg_2405(4),
      R => '0'
    );
\w_buf_10_load_2_reg_2405_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_10_U_n_10,
      Q => w_buf_10_load_2_reg_2405(5),
      R => '0'
    );
\w_buf_10_load_2_reg_2405_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_10_U_n_9,
      Q => w_buf_10_load_2_reg_2405(6),
      R => '0'
    );
\w_buf_10_load_2_reg_2405_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_10_U_n_8,
      Q => w_buf_10_load_2_reg_2405(7),
      R => '0'
    );
\w_buf_10_load_3_reg_2645_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_10_U_n_15,
      Q => w_buf_10_load_3_reg_2645(0),
      R => '0'
    );
\w_buf_10_load_3_reg_2645_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_10_U_n_14,
      Q => w_buf_10_load_3_reg_2645(1),
      R => '0'
    );
\w_buf_10_load_3_reg_2645_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_10_U_n_13,
      Q => w_buf_10_load_3_reg_2645(2),
      R => '0'
    );
\w_buf_10_load_3_reg_2645_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_10_U_n_12,
      Q => w_buf_10_load_3_reg_2645(3),
      R => '0'
    );
\w_buf_10_load_3_reg_2645_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_10_U_n_11,
      Q => w_buf_10_load_3_reg_2645(4),
      R => '0'
    );
\w_buf_10_load_3_reg_2645_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_10_U_n_10,
      Q => w_buf_10_load_3_reg_2645(5),
      R => '0'
    );
\w_buf_10_load_3_reg_2645_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_10_U_n_9,
      Q => w_buf_10_load_3_reg_2645(6),
      R => '0'
    );
\w_buf_10_load_3_reg_2645_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_10_U_n_8,
      Q => w_buf_10_load_3_reg_2645(7),
      R => '0'
    );
\w_buf_10_load_4_reg_2725_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_10_U_n_7,
      Q => w_buf_10_load_4_reg_2725(0),
      R => '0'
    );
\w_buf_10_load_4_reg_2725_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_10_U_n_6,
      Q => w_buf_10_load_4_reg_2725(1),
      R => '0'
    );
\w_buf_10_load_4_reg_2725_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_10_U_n_5,
      Q => w_buf_10_load_4_reg_2725(2),
      R => '0'
    );
\w_buf_10_load_4_reg_2725_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_10_U_n_4,
      Q => w_buf_10_load_4_reg_2725(3),
      R => '0'
    );
\w_buf_10_load_4_reg_2725_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_10_U_n_3,
      Q => w_buf_10_load_4_reg_2725(4),
      R => '0'
    );
\w_buf_10_load_4_reg_2725_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_10_U_n_2,
      Q => w_buf_10_load_4_reg_2725(5),
      R => '0'
    );
\w_buf_10_load_4_reg_2725_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_10_U_n_1,
      Q => w_buf_10_load_4_reg_2725(6),
      R => '0'
    );
\w_buf_10_load_4_reg_2725_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_10_U_n_0,
      Q => w_buf_10_load_4_reg_2725(7),
      R => '0'
    );
\w_buf_10_load_5_reg_2970_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_10_U_n_15,
      Q => w_buf_10_load_5_reg_2970(0),
      R => '0'
    );
\w_buf_10_load_5_reg_2970_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_10_U_n_14,
      Q => w_buf_10_load_5_reg_2970(1),
      R => '0'
    );
\w_buf_10_load_5_reg_2970_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_10_U_n_13,
      Q => w_buf_10_load_5_reg_2970(2),
      R => '0'
    );
\w_buf_10_load_5_reg_2970_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_10_U_n_12,
      Q => w_buf_10_load_5_reg_2970(3),
      R => '0'
    );
\w_buf_10_load_5_reg_2970_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_10_U_n_11,
      Q => w_buf_10_load_5_reg_2970(4),
      R => '0'
    );
\w_buf_10_load_5_reg_2970_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_10_U_n_10,
      Q => w_buf_10_load_5_reg_2970(5),
      R => '0'
    );
\w_buf_10_load_5_reg_2970_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_10_U_n_9,
      Q => w_buf_10_load_5_reg_2970(6),
      R => '0'
    );
\w_buf_10_load_5_reg_2970_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_10_U_n_8,
      Q => w_buf_10_load_5_reg_2970(7),
      R => '0'
    );
\w_buf_10_load_6_reg_3050_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_10_U_n_7,
      Q => w_buf_10_load_6_reg_3050(0),
      R => '0'
    );
\w_buf_10_load_6_reg_3050_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_10_U_n_6,
      Q => w_buf_10_load_6_reg_3050(1),
      R => '0'
    );
\w_buf_10_load_6_reg_3050_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_10_U_n_5,
      Q => w_buf_10_load_6_reg_3050(2),
      R => '0'
    );
\w_buf_10_load_6_reg_3050_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_10_U_n_4,
      Q => w_buf_10_load_6_reg_3050(3),
      R => '0'
    );
\w_buf_10_load_6_reg_3050_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_10_U_n_3,
      Q => w_buf_10_load_6_reg_3050(4),
      R => '0'
    );
\w_buf_10_load_6_reg_3050_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_10_U_n_2,
      Q => w_buf_10_load_6_reg_3050(5),
      R => '0'
    );
\w_buf_10_load_6_reg_3050_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_10_U_n_1,
      Q => w_buf_10_load_6_reg_3050(6),
      R => '0'
    );
\w_buf_10_load_6_reg_3050_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_10_U_n_0,
      Q => w_buf_10_load_6_reg_3050(7),
      R => '0'
    );
\w_buf_10_load_7_reg_3130_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_10_U_n_15,
      Q => w_buf_10_load_7_reg_3130(0),
      R => '0'
    );
\w_buf_10_load_7_reg_3130_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_10_U_n_14,
      Q => w_buf_10_load_7_reg_3130(1),
      R => '0'
    );
\w_buf_10_load_7_reg_3130_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_10_U_n_13,
      Q => w_buf_10_load_7_reg_3130(2),
      R => '0'
    );
\w_buf_10_load_7_reg_3130_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_10_U_n_12,
      Q => w_buf_10_load_7_reg_3130(3),
      R => '0'
    );
\w_buf_10_load_7_reg_3130_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_10_U_n_11,
      Q => w_buf_10_load_7_reg_3130(4),
      R => '0'
    );
\w_buf_10_load_7_reg_3130_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_10_U_n_10,
      Q => w_buf_10_load_7_reg_3130(5),
      R => '0'
    );
\w_buf_10_load_7_reg_3130_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_10_U_n_9,
      Q => w_buf_10_load_7_reg_3130(6),
      R => '0'
    );
\w_buf_10_load_7_reg_3130_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_10_U_n_8,
      Q => w_buf_10_load_7_reg_3130(7),
      R => '0'
    );
\w_buf_10_load_8_reg_3210_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_10_U_n_7,
      Q => w_buf_10_load_8_reg_3210(0),
      R => '0'
    );
\w_buf_10_load_8_reg_3210_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_10_U_n_6,
      Q => w_buf_10_load_8_reg_3210(1),
      R => '0'
    );
\w_buf_10_load_8_reg_3210_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_10_U_n_5,
      Q => w_buf_10_load_8_reg_3210(2),
      R => '0'
    );
\w_buf_10_load_8_reg_3210_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_10_U_n_4,
      Q => w_buf_10_load_8_reg_3210(3),
      R => '0'
    );
\w_buf_10_load_8_reg_3210_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_10_U_n_3,
      Q => w_buf_10_load_8_reg_3210(4),
      R => '0'
    );
\w_buf_10_load_8_reg_3210_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_10_U_n_2,
      Q => w_buf_10_load_8_reg_3210(5),
      R => '0'
    );
\w_buf_10_load_8_reg_3210_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_10_U_n_1,
      Q => w_buf_10_load_8_reg_3210(6),
      R => '0'
    );
\w_buf_10_load_8_reg_3210_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_10_U_n_0,
      Q => w_buf_10_load_8_reg_3210(7),
      R => '0'
    );
\w_buf_10_load_reg_2085_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_10_U_n_15,
      Q => w_buf_10_load_reg_2085(0),
      R => '0'
    );
\w_buf_10_load_reg_2085_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_10_U_n_14,
      Q => w_buf_10_load_reg_2085(1),
      R => '0'
    );
\w_buf_10_load_reg_2085_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_10_U_n_13,
      Q => w_buf_10_load_reg_2085(2),
      R => '0'
    );
\w_buf_10_load_reg_2085_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_10_U_n_12,
      Q => w_buf_10_load_reg_2085(3),
      R => '0'
    );
\w_buf_10_load_reg_2085_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_10_U_n_11,
      Q => w_buf_10_load_reg_2085(4),
      R => '0'
    );
\w_buf_10_load_reg_2085_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_10_U_n_10,
      Q => w_buf_10_load_reg_2085(5),
      R => '0'
    );
\w_buf_10_load_reg_2085_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_10_U_n_9,
      Q => w_buf_10_load_reg_2085(6),
      R => '0'
    );
\w_buf_10_load_reg_2085_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_10_U_n_8,
      Q => w_buf_10_load_reg_2085(7),
      R => '0'
    );
w_buf_11_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_8
     port map (
      E(0) => w_buf_10_ce1_local,
      Q(0) => ap_CS_fsm_state26,
      ap_clk => ap_clk,
      \p_0_in__10\ => \p_0_in__10\,
      q0(7) => w_buf_11_U_n_8,
      q0(6) => w_buf_11_U_n_9,
      q0(5) => w_buf_11_U_n_10,
      q0(4) => w_buf_11_U_n_11,
      q0(3) => w_buf_11_U_n_12,
      q0(2) => w_buf_11_U_n_13,
      q0(1) => w_buf_11_U_n_14,
      q0(0) => w_buf_11_U_n_15,
      \q0_reg[7]_0\(0) => w_buf_ce0,
      q1(7) => w_buf_11_U_n_0,
      q1(6) => w_buf_11_U_n_1,
      q1(5) => w_buf_11_U_n_2,
      q1(4) => w_buf_11_U_n_3,
      q1(3) => w_buf_11_U_n_4,
      q1(2) => w_buf_11_U_n_5,
      q1(1) => w_buf_11_U_n_6,
      q1(0) => w_buf_11_U_n_7,
      \q1_reg[0]_0\(0) => grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_n_24,
      w_buf_10_address1_local(2 downto 0) => w_buf_10_address1_local(2 downto 0),
      w_buf_15_d0(7 downto 0) => grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_w_buf_d0(7 downto 0),
      w_buf_address0(2 downto 0) => w_buf_address0(2 downto 0)
    );
\w_buf_11_load_1_reg_2330_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_11_U_n_7,
      Q => w_buf_11_load_1_reg_2330(0),
      R => '0'
    );
\w_buf_11_load_1_reg_2330_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_11_U_n_6,
      Q => w_buf_11_load_1_reg_2330(1),
      R => '0'
    );
\w_buf_11_load_1_reg_2330_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_11_U_n_5,
      Q => w_buf_11_load_1_reg_2330(2),
      R => '0'
    );
\w_buf_11_load_1_reg_2330_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_11_U_n_4,
      Q => w_buf_11_load_1_reg_2330(3),
      R => '0'
    );
\w_buf_11_load_1_reg_2330_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_11_U_n_3,
      Q => w_buf_11_load_1_reg_2330(4),
      R => '0'
    );
\w_buf_11_load_1_reg_2330_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_11_U_n_2,
      Q => w_buf_11_load_1_reg_2330(5),
      R => '0'
    );
\w_buf_11_load_1_reg_2330_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_11_U_n_1,
      Q => w_buf_11_load_1_reg_2330(6),
      R => '0'
    );
\w_buf_11_load_1_reg_2330_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_11_U_n_0,
      Q => w_buf_11_load_1_reg_2330(7),
      R => '0'
    );
\w_buf_11_load_2_reg_2410_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_11_U_n_15,
      Q => w_buf_11_load_2_reg_2410(0),
      R => '0'
    );
\w_buf_11_load_2_reg_2410_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_11_U_n_14,
      Q => w_buf_11_load_2_reg_2410(1),
      R => '0'
    );
\w_buf_11_load_2_reg_2410_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_11_U_n_13,
      Q => w_buf_11_load_2_reg_2410(2),
      R => '0'
    );
\w_buf_11_load_2_reg_2410_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_11_U_n_12,
      Q => w_buf_11_load_2_reg_2410(3),
      R => '0'
    );
\w_buf_11_load_2_reg_2410_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_11_U_n_11,
      Q => w_buf_11_load_2_reg_2410(4),
      R => '0'
    );
\w_buf_11_load_2_reg_2410_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_11_U_n_10,
      Q => w_buf_11_load_2_reg_2410(5),
      R => '0'
    );
\w_buf_11_load_2_reg_2410_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_11_U_n_9,
      Q => w_buf_11_load_2_reg_2410(6),
      R => '0'
    );
\w_buf_11_load_2_reg_2410_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_11_U_n_8,
      Q => w_buf_11_load_2_reg_2410(7),
      R => '0'
    );
\w_buf_11_load_3_reg_2650_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_11_U_n_15,
      Q => w_buf_11_load_3_reg_2650(0),
      R => '0'
    );
\w_buf_11_load_3_reg_2650_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_11_U_n_14,
      Q => w_buf_11_load_3_reg_2650(1),
      R => '0'
    );
\w_buf_11_load_3_reg_2650_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_11_U_n_13,
      Q => w_buf_11_load_3_reg_2650(2),
      R => '0'
    );
\w_buf_11_load_3_reg_2650_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_11_U_n_12,
      Q => w_buf_11_load_3_reg_2650(3),
      R => '0'
    );
\w_buf_11_load_3_reg_2650_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_11_U_n_11,
      Q => w_buf_11_load_3_reg_2650(4),
      R => '0'
    );
\w_buf_11_load_3_reg_2650_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_11_U_n_10,
      Q => w_buf_11_load_3_reg_2650(5),
      R => '0'
    );
\w_buf_11_load_3_reg_2650_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_11_U_n_9,
      Q => w_buf_11_load_3_reg_2650(6),
      R => '0'
    );
\w_buf_11_load_3_reg_2650_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_11_U_n_8,
      Q => w_buf_11_load_3_reg_2650(7),
      R => '0'
    );
\w_buf_11_load_4_reg_2730_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_11_U_n_7,
      Q => w_buf_11_load_4_reg_2730(0),
      R => '0'
    );
\w_buf_11_load_4_reg_2730_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_11_U_n_6,
      Q => w_buf_11_load_4_reg_2730(1),
      R => '0'
    );
\w_buf_11_load_4_reg_2730_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_11_U_n_5,
      Q => w_buf_11_load_4_reg_2730(2),
      R => '0'
    );
\w_buf_11_load_4_reg_2730_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_11_U_n_4,
      Q => w_buf_11_load_4_reg_2730(3),
      R => '0'
    );
\w_buf_11_load_4_reg_2730_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_11_U_n_3,
      Q => w_buf_11_load_4_reg_2730(4),
      R => '0'
    );
\w_buf_11_load_4_reg_2730_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_11_U_n_2,
      Q => w_buf_11_load_4_reg_2730(5),
      R => '0'
    );
\w_buf_11_load_4_reg_2730_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_11_U_n_1,
      Q => w_buf_11_load_4_reg_2730(6),
      R => '0'
    );
\w_buf_11_load_4_reg_2730_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_11_U_n_0,
      Q => w_buf_11_load_4_reg_2730(7),
      R => '0'
    );
\w_buf_11_load_5_reg_2975_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_11_U_n_15,
      Q => w_buf_11_load_5_reg_2975(0),
      R => '0'
    );
\w_buf_11_load_5_reg_2975_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_11_U_n_14,
      Q => w_buf_11_load_5_reg_2975(1),
      R => '0'
    );
\w_buf_11_load_5_reg_2975_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_11_U_n_13,
      Q => w_buf_11_load_5_reg_2975(2),
      R => '0'
    );
\w_buf_11_load_5_reg_2975_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_11_U_n_12,
      Q => w_buf_11_load_5_reg_2975(3),
      R => '0'
    );
\w_buf_11_load_5_reg_2975_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_11_U_n_11,
      Q => w_buf_11_load_5_reg_2975(4),
      R => '0'
    );
\w_buf_11_load_5_reg_2975_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_11_U_n_10,
      Q => w_buf_11_load_5_reg_2975(5),
      R => '0'
    );
\w_buf_11_load_5_reg_2975_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_11_U_n_9,
      Q => w_buf_11_load_5_reg_2975(6),
      R => '0'
    );
\w_buf_11_load_5_reg_2975_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_11_U_n_8,
      Q => w_buf_11_load_5_reg_2975(7),
      R => '0'
    );
\w_buf_11_load_6_reg_3055_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_11_U_n_7,
      Q => w_buf_11_load_6_reg_3055(0),
      R => '0'
    );
\w_buf_11_load_6_reg_3055_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_11_U_n_6,
      Q => w_buf_11_load_6_reg_3055(1),
      R => '0'
    );
\w_buf_11_load_6_reg_3055_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_11_U_n_5,
      Q => w_buf_11_load_6_reg_3055(2),
      R => '0'
    );
\w_buf_11_load_6_reg_3055_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_11_U_n_4,
      Q => w_buf_11_load_6_reg_3055(3),
      R => '0'
    );
\w_buf_11_load_6_reg_3055_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_11_U_n_3,
      Q => w_buf_11_load_6_reg_3055(4),
      R => '0'
    );
\w_buf_11_load_6_reg_3055_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_11_U_n_2,
      Q => w_buf_11_load_6_reg_3055(5),
      R => '0'
    );
\w_buf_11_load_6_reg_3055_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_11_U_n_1,
      Q => w_buf_11_load_6_reg_3055(6),
      R => '0'
    );
\w_buf_11_load_6_reg_3055_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_11_U_n_0,
      Q => w_buf_11_load_6_reg_3055(7),
      R => '0'
    );
\w_buf_11_load_7_reg_3135_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_11_U_n_15,
      Q => w_buf_11_load_7_reg_3135(0),
      R => '0'
    );
\w_buf_11_load_7_reg_3135_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_11_U_n_14,
      Q => w_buf_11_load_7_reg_3135(1),
      R => '0'
    );
\w_buf_11_load_7_reg_3135_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_11_U_n_13,
      Q => w_buf_11_load_7_reg_3135(2),
      R => '0'
    );
\w_buf_11_load_7_reg_3135_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_11_U_n_12,
      Q => w_buf_11_load_7_reg_3135(3),
      R => '0'
    );
\w_buf_11_load_7_reg_3135_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_11_U_n_11,
      Q => w_buf_11_load_7_reg_3135(4),
      R => '0'
    );
\w_buf_11_load_7_reg_3135_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_11_U_n_10,
      Q => w_buf_11_load_7_reg_3135(5),
      R => '0'
    );
\w_buf_11_load_7_reg_3135_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_11_U_n_9,
      Q => w_buf_11_load_7_reg_3135(6),
      R => '0'
    );
\w_buf_11_load_7_reg_3135_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_11_U_n_8,
      Q => w_buf_11_load_7_reg_3135(7),
      R => '0'
    );
\w_buf_11_load_8_reg_3215_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_11_U_n_7,
      Q => w_buf_11_load_8_reg_3215(0),
      R => '0'
    );
\w_buf_11_load_8_reg_3215_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_11_U_n_6,
      Q => w_buf_11_load_8_reg_3215(1),
      R => '0'
    );
\w_buf_11_load_8_reg_3215_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_11_U_n_5,
      Q => w_buf_11_load_8_reg_3215(2),
      R => '0'
    );
\w_buf_11_load_8_reg_3215_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_11_U_n_4,
      Q => w_buf_11_load_8_reg_3215(3),
      R => '0'
    );
\w_buf_11_load_8_reg_3215_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_11_U_n_3,
      Q => w_buf_11_load_8_reg_3215(4),
      R => '0'
    );
\w_buf_11_load_8_reg_3215_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_11_U_n_2,
      Q => w_buf_11_load_8_reg_3215(5),
      R => '0'
    );
\w_buf_11_load_8_reg_3215_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_11_U_n_1,
      Q => w_buf_11_load_8_reg_3215(6),
      R => '0'
    );
\w_buf_11_load_8_reg_3215_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_11_U_n_0,
      Q => w_buf_11_load_8_reg_3215(7),
      R => '0'
    );
\w_buf_11_load_reg_2090_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_11_U_n_15,
      Q => w_buf_11_load_reg_2090(0),
      R => '0'
    );
\w_buf_11_load_reg_2090_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_11_U_n_14,
      Q => w_buf_11_load_reg_2090(1),
      R => '0'
    );
\w_buf_11_load_reg_2090_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_11_U_n_13,
      Q => w_buf_11_load_reg_2090(2),
      R => '0'
    );
\w_buf_11_load_reg_2090_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_11_U_n_12,
      Q => w_buf_11_load_reg_2090(3),
      R => '0'
    );
\w_buf_11_load_reg_2090_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_11_U_n_11,
      Q => w_buf_11_load_reg_2090(4),
      R => '0'
    );
\w_buf_11_load_reg_2090_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_11_U_n_10,
      Q => w_buf_11_load_reg_2090(5),
      R => '0'
    );
\w_buf_11_load_reg_2090_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_11_U_n_9,
      Q => w_buf_11_load_reg_2090(6),
      R => '0'
    );
\w_buf_11_load_reg_2090_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_11_U_n_8,
      Q => w_buf_11_load_reg_2090(7),
      R => '0'
    );
w_buf_12_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_9
     port map (
      E(0) => w_buf_10_ce1_local,
      Q(0) => ap_CS_fsm_state26,
      ap_clk => ap_clk,
      \p_0_in__11\ => \p_0_in__11\,
      q0(7) => w_buf_12_U_n_8,
      q0(6) => w_buf_12_U_n_9,
      q0(5) => w_buf_12_U_n_10,
      q0(4) => w_buf_12_U_n_11,
      q0(3) => w_buf_12_U_n_12,
      q0(2) => w_buf_12_U_n_13,
      q0(1) => w_buf_12_U_n_14,
      q0(0) => w_buf_12_U_n_15,
      \q0_reg[7]_0\(0) => w_buf_ce0,
      q1(7) => w_buf_12_U_n_0,
      q1(6) => w_buf_12_U_n_1,
      q1(5) => w_buf_12_U_n_2,
      q1(4) => w_buf_12_U_n_3,
      q1(3) => w_buf_12_U_n_4,
      q1(2) => w_buf_12_U_n_5,
      q1(1) => w_buf_12_U_n_6,
      q1(0) => w_buf_12_U_n_7,
      \q1_reg[0]_0\(0) => grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_n_24,
      w_buf_10_address1_local(2 downto 0) => w_buf_10_address1_local(2 downto 0),
      w_buf_15_d0(7 downto 0) => grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_w_buf_d0(7 downto 0),
      w_buf_address0(2 downto 0) => w_buf_address0(2 downto 0)
    );
\w_buf_12_load_1_reg_2335_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_12_U_n_7,
      Q => w_buf_12_load_1_reg_2335(0),
      R => '0'
    );
\w_buf_12_load_1_reg_2335_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_12_U_n_6,
      Q => w_buf_12_load_1_reg_2335(1),
      R => '0'
    );
\w_buf_12_load_1_reg_2335_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_12_U_n_5,
      Q => w_buf_12_load_1_reg_2335(2),
      R => '0'
    );
\w_buf_12_load_1_reg_2335_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_12_U_n_4,
      Q => w_buf_12_load_1_reg_2335(3),
      R => '0'
    );
\w_buf_12_load_1_reg_2335_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_12_U_n_3,
      Q => w_buf_12_load_1_reg_2335(4),
      R => '0'
    );
\w_buf_12_load_1_reg_2335_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_12_U_n_2,
      Q => w_buf_12_load_1_reg_2335(5),
      R => '0'
    );
\w_buf_12_load_1_reg_2335_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_12_U_n_1,
      Q => w_buf_12_load_1_reg_2335(6),
      R => '0'
    );
\w_buf_12_load_1_reg_2335_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_12_U_n_0,
      Q => w_buf_12_load_1_reg_2335(7),
      R => '0'
    );
\w_buf_12_load_2_reg_2415_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_12_U_n_15,
      Q => w_buf_12_load_2_reg_2415(0),
      R => '0'
    );
\w_buf_12_load_2_reg_2415_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_12_U_n_14,
      Q => w_buf_12_load_2_reg_2415(1),
      R => '0'
    );
\w_buf_12_load_2_reg_2415_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_12_U_n_13,
      Q => w_buf_12_load_2_reg_2415(2),
      R => '0'
    );
\w_buf_12_load_2_reg_2415_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_12_U_n_12,
      Q => w_buf_12_load_2_reg_2415(3),
      R => '0'
    );
\w_buf_12_load_2_reg_2415_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_12_U_n_11,
      Q => w_buf_12_load_2_reg_2415(4),
      R => '0'
    );
\w_buf_12_load_2_reg_2415_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_12_U_n_10,
      Q => w_buf_12_load_2_reg_2415(5),
      R => '0'
    );
\w_buf_12_load_2_reg_2415_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_12_U_n_9,
      Q => w_buf_12_load_2_reg_2415(6),
      R => '0'
    );
\w_buf_12_load_2_reg_2415_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_12_U_n_8,
      Q => w_buf_12_load_2_reg_2415(7),
      R => '0'
    );
\w_buf_12_load_3_reg_2655_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_12_U_n_15,
      Q => w_buf_12_load_3_reg_2655(0),
      R => '0'
    );
\w_buf_12_load_3_reg_2655_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_12_U_n_14,
      Q => w_buf_12_load_3_reg_2655(1),
      R => '0'
    );
\w_buf_12_load_3_reg_2655_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_12_U_n_13,
      Q => w_buf_12_load_3_reg_2655(2),
      R => '0'
    );
\w_buf_12_load_3_reg_2655_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_12_U_n_12,
      Q => w_buf_12_load_3_reg_2655(3),
      R => '0'
    );
\w_buf_12_load_3_reg_2655_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_12_U_n_11,
      Q => w_buf_12_load_3_reg_2655(4),
      R => '0'
    );
\w_buf_12_load_3_reg_2655_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_12_U_n_10,
      Q => w_buf_12_load_3_reg_2655(5),
      R => '0'
    );
\w_buf_12_load_3_reg_2655_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_12_U_n_9,
      Q => w_buf_12_load_3_reg_2655(6),
      R => '0'
    );
\w_buf_12_load_3_reg_2655_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_12_U_n_8,
      Q => w_buf_12_load_3_reg_2655(7),
      R => '0'
    );
\w_buf_12_load_4_reg_2735_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_12_U_n_7,
      Q => w_buf_12_load_4_reg_2735(0),
      R => '0'
    );
\w_buf_12_load_4_reg_2735_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_12_U_n_6,
      Q => w_buf_12_load_4_reg_2735(1),
      R => '0'
    );
\w_buf_12_load_4_reg_2735_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_12_U_n_5,
      Q => w_buf_12_load_4_reg_2735(2),
      R => '0'
    );
\w_buf_12_load_4_reg_2735_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_12_U_n_4,
      Q => w_buf_12_load_4_reg_2735(3),
      R => '0'
    );
\w_buf_12_load_4_reg_2735_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_12_U_n_3,
      Q => w_buf_12_load_4_reg_2735(4),
      R => '0'
    );
\w_buf_12_load_4_reg_2735_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_12_U_n_2,
      Q => w_buf_12_load_4_reg_2735(5),
      R => '0'
    );
\w_buf_12_load_4_reg_2735_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_12_U_n_1,
      Q => w_buf_12_load_4_reg_2735(6),
      R => '0'
    );
\w_buf_12_load_4_reg_2735_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_12_U_n_0,
      Q => w_buf_12_load_4_reg_2735(7),
      R => '0'
    );
\w_buf_12_load_5_reg_2980_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_12_U_n_15,
      Q => w_buf_12_load_5_reg_2980(0),
      R => '0'
    );
\w_buf_12_load_5_reg_2980_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_12_U_n_14,
      Q => w_buf_12_load_5_reg_2980(1),
      R => '0'
    );
\w_buf_12_load_5_reg_2980_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_12_U_n_13,
      Q => w_buf_12_load_5_reg_2980(2),
      R => '0'
    );
\w_buf_12_load_5_reg_2980_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_12_U_n_12,
      Q => w_buf_12_load_5_reg_2980(3),
      R => '0'
    );
\w_buf_12_load_5_reg_2980_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_12_U_n_11,
      Q => w_buf_12_load_5_reg_2980(4),
      R => '0'
    );
\w_buf_12_load_5_reg_2980_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_12_U_n_10,
      Q => w_buf_12_load_5_reg_2980(5),
      R => '0'
    );
\w_buf_12_load_5_reg_2980_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_12_U_n_9,
      Q => w_buf_12_load_5_reg_2980(6),
      R => '0'
    );
\w_buf_12_load_5_reg_2980_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_12_U_n_8,
      Q => w_buf_12_load_5_reg_2980(7),
      R => '0'
    );
\w_buf_12_load_6_reg_3060_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_12_U_n_7,
      Q => w_buf_12_load_6_reg_3060(0),
      R => '0'
    );
\w_buf_12_load_6_reg_3060_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_12_U_n_6,
      Q => w_buf_12_load_6_reg_3060(1),
      R => '0'
    );
\w_buf_12_load_6_reg_3060_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_12_U_n_5,
      Q => w_buf_12_load_6_reg_3060(2),
      R => '0'
    );
\w_buf_12_load_6_reg_3060_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_12_U_n_4,
      Q => w_buf_12_load_6_reg_3060(3),
      R => '0'
    );
\w_buf_12_load_6_reg_3060_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_12_U_n_3,
      Q => w_buf_12_load_6_reg_3060(4),
      R => '0'
    );
\w_buf_12_load_6_reg_3060_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_12_U_n_2,
      Q => w_buf_12_load_6_reg_3060(5),
      R => '0'
    );
\w_buf_12_load_6_reg_3060_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_12_U_n_1,
      Q => w_buf_12_load_6_reg_3060(6),
      R => '0'
    );
\w_buf_12_load_6_reg_3060_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_12_U_n_0,
      Q => w_buf_12_load_6_reg_3060(7),
      R => '0'
    );
\w_buf_12_load_7_reg_3140_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_12_U_n_15,
      Q => w_buf_12_load_7_reg_3140(0),
      R => '0'
    );
\w_buf_12_load_7_reg_3140_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_12_U_n_14,
      Q => w_buf_12_load_7_reg_3140(1),
      R => '0'
    );
\w_buf_12_load_7_reg_3140_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_12_U_n_13,
      Q => w_buf_12_load_7_reg_3140(2),
      R => '0'
    );
\w_buf_12_load_7_reg_3140_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_12_U_n_12,
      Q => w_buf_12_load_7_reg_3140(3),
      R => '0'
    );
\w_buf_12_load_7_reg_3140_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_12_U_n_11,
      Q => w_buf_12_load_7_reg_3140(4),
      R => '0'
    );
\w_buf_12_load_7_reg_3140_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_12_U_n_10,
      Q => w_buf_12_load_7_reg_3140(5),
      R => '0'
    );
\w_buf_12_load_7_reg_3140_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_12_U_n_9,
      Q => w_buf_12_load_7_reg_3140(6),
      R => '0'
    );
\w_buf_12_load_7_reg_3140_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_12_U_n_8,
      Q => w_buf_12_load_7_reg_3140(7),
      R => '0'
    );
\w_buf_12_load_8_reg_3220_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_12_U_n_7,
      Q => w_buf_12_load_8_reg_3220(0),
      R => '0'
    );
\w_buf_12_load_8_reg_3220_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_12_U_n_6,
      Q => w_buf_12_load_8_reg_3220(1),
      R => '0'
    );
\w_buf_12_load_8_reg_3220_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_12_U_n_5,
      Q => w_buf_12_load_8_reg_3220(2),
      R => '0'
    );
\w_buf_12_load_8_reg_3220_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_12_U_n_4,
      Q => w_buf_12_load_8_reg_3220(3),
      R => '0'
    );
\w_buf_12_load_8_reg_3220_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_12_U_n_3,
      Q => w_buf_12_load_8_reg_3220(4),
      R => '0'
    );
\w_buf_12_load_8_reg_3220_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_12_U_n_2,
      Q => w_buf_12_load_8_reg_3220(5),
      R => '0'
    );
\w_buf_12_load_8_reg_3220_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_12_U_n_1,
      Q => w_buf_12_load_8_reg_3220(6),
      R => '0'
    );
\w_buf_12_load_8_reg_3220_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_12_U_n_0,
      Q => w_buf_12_load_8_reg_3220(7),
      R => '0'
    );
\w_buf_12_load_reg_2095_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_12_U_n_15,
      Q => w_buf_12_load_reg_2095(0),
      R => '0'
    );
\w_buf_12_load_reg_2095_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_12_U_n_14,
      Q => w_buf_12_load_reg_2095(1),
      R => '0'
    );
\w_buf_12_load_reg_2095_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_12_U_n_13,
      Q => w_buf_12_load_reg_2095(2),
      R => '0'
    );
\w_buf_12_load_reg_2095_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_12_U_n_12,
      Q => w_buf_12_load_reg_2095(3),
      R => '0'
    );
\w_buf_12_load_reg_2095_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_12_U_n_11,
      Q => w_buf_12_load_reg_2095(4),
      R => '0'
    );
\w_buf_12_load_reg_2095_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_12_U_n_10,
      Q => w_buf_12_load_reg_2095(5),
      R => '0'
    );
\w_buf_12_load_reg_2095_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_12_U_n_9,
      Q => w_buf_12_load_reg_2095(6),
      R => '0'
    );
\w_buf_12_load_reg_2095_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_12_U_n_8,
      Q => w_buf_12_load_reg_2095(7),
      R => '0'
    );
w_buf_13_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_10
     port map (
      E(0) => w_buf_10_ce1_local,
      Q(0) => ap_CS_fsm_state26,
      ap_clk => ap_clk,
      \p_0_in__12\ => \p_0_in__12\,
      q0(7) => w_buf_13_U_n_8,
      q0(6) => w_buf_13_U_n_9,
      q0(5) => w_buf_13_U_n_10,
      q0(4) => w_buf_13_U_n_11,
      q0(3) => w_buf_13_U_n_12,
      q0(2) => w_buf_13_U_n_13,
      q0(1) => w_buf_13_U_n_14,
      q0(0) => w_buf_13_U_n_15,
      \q0_reg[7]_0\(0) => w_buf_ce0,
      q1(7) => w_buf_13_U_n_0,
      q1(6) => w_buf_13_U_n_1,
      q1(5) => w_buf_13_U_n_2,
      q1(4) => w_buf_13_U_n_3,
      q1(3) => w_buf_13_U_n_4,
      q1(2) => w_buf_13_U_n_5,
      q1(1) => w_buf_13_U_n_6,
      q1(0) => w_buf_13_U_n_7,
      \q1_reg[0]_0\(0) => grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_n_24,
      w_buf_10_address1_local(2 downto 0) => w_buf_10_address1_local(2 downto 0),
      w_buf_address0(2 downto 0) => w_buf_address0(2 downto 0),
      w_buf_d0(7 downto 0) => grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_w_buf_d0(7 downto 0)
    );
\w_buf_13_load_1_reg_2340_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_13_U_n_7,
      Q => w_buf_13_load_1_reg_2340(0),
      R => '0'
    );
\w_buf_13_load_1_reg_2340_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_13_U_n_6,
      Q => w_buf_13_load_1_reg_2340(1),
      R => '0'
    );
\w_buf_13_load_1_reg_2340_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_13_U_n_5,
      Q => w_buf_13_load_1_reg_2340(2),
      R => '0'
    );
\w_buf_13_load_1_reg_2340_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_13_U_n_4,
      Q => w_buf_13_load_1_reg_2340(3),
      R => '0'
    );
\w_buf_13_load_1_reg_2340_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_13_U_n_3,
      Q => w_buf_13_load_1_reg_2340(4),
      R => '0'
    );
\w_buf_13_load_1_reg_2340_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_13_U_n_2,
      Q => w_buf_13_load_1_reg_2340(5),
      R => '0'
    );
\w_buf_13_load_1_reg_2340_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_13_U_n_1,
      Q => w_buf_13_load_1_reg_2340(6),
      R => '0'
    );
\w_buf_13_load_1_reg_2340_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_13_U_n_0,
      Q => w_buf_13_load_1_reg_2340(7),
      R => '0'
    );
\w_buf_13_load_2_reg_2420_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_13_U_n_15,
      Q => w_buf_13_load_2_reg_2420(0),
      R => '0'
    );
\w_buf_13_load_2_reg_2420_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_13_U_n_14,
      Q => w_buf_13_load_2_reg_2420(1),
      R => '0'
    );
\w_buf_13_load_2_reg_2420_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_13_U_n_13,
      Q => w_buf_13_load_2_reg_2420(2),
      R => '0'
    );
\w_buf_13_load_2_reg_2420_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_13_U_n_12,
      Q => w_buf_13_load_2_reg_2420(3),
      R => '0'
    );
\w_buf_13_load_2_reg_2420_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_13_U_n_11,
      Q => w_buf_13_load_2_reg_2420(4),
      R => '0'
    );
\w_buf_13_load_2_reg_2420_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_13_U_n_10,
      Q => w_buf_13_load_2_reg_2420(5),
      R => '0'
    );
\w_buf_13_load_2_reg_2420_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_13_U_n_9,
      Q => w_buf_13_load_2_reg_2420(6),
      R => '0'
    );
\w_buf_13_load_2_reg_2420_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_13_U_n_8,
      Q => w_buf_13_load_2_reg_2420(7),
      R => '0'
    );
\w_buf_13_load_3_reg_2660_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_13_U_n_15,
      Q => w_buf_13_load_3_reg_2660(0),
      R => '0'
    );
\w_buf_13_load_3_reg_2660_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_13_U_n_14,
      Q => w_buf_13_load_3_reg_2660(1),
      R => '0'
    );
\w_buf_13_load_3_reg_2660_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_13_U_n_13,
      Q => w_buf_13_load_3_reg_2660(2),
      R => '0'
    );
\w_buf_13_load_3_reg_2660_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_13_U_n_12,
      Q => w_buf_13_load_3_reg_2660(3),
      R => '0'
    );
\w_buf_13_load_3_reg_2660_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_13_U_n_11,
      Q => w_buf_13_load_3_reg_2660(4),
      R => '0'
    );
\w_buf_13_load_3_reg_2660_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_13_U_n_10,
      Q => w_buf_13_load_3_reg_2660(5),
      R => '0'
    );
\w_buf_13_load_3_reg_2660_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_13_U_n_9,
      Q => w_buf_13_load_3_reg_2660(6),
      R => '0'
    );
\w_buf_13_load_3_reg_2660_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_13_U_n_8,
      Q => w_buf_13_load_3_reg_2660(7),
      R => '0'
    );
\w_buf_13_load_4_reg_2740_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_13_U_n_7,
      Q => w_buf_13_load_4_reg_2740(0),
      R => '0'
    );
\w_buf_13_load_4_reg_2740_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_13_U_n_6,
      Q => w_buf_13_load_4_reg_2740(1),
      R => '0'
    );
\w_buf_13_load_4_reg_2740_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_13_U_n_5,
      Q => w_buf_13_load_4_reg_2740(2),
      R => '0'
    );
\w_buf_13_load_4_reg_2740_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_13_U_n_4,
      Q => w_buf_13_load_4_reg_2740(3),
      R => '0'
    );
\w_buf_13_load_4_reg_2740_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_13_U_n_3,
      Q => w_buf_13_load_4_reg_2740(4),
      R => '0'
    );
\w_buf_13_load_4_reg_2740_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_13_U_n_2,
      Q => w_buf_13_load_4_reg_2740(5),
      R => '0'
    );
\w_buf_13_load_4_reg_2740_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_13_U_n_1,
      Q => w_buf_13_load_4_reg_2740(6),
      R => '0'
    );
\w_buf_13_load_4_reg_2740_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_13_U_n_0,
      Q => w_buf_13_load_4_reg_2740(7),
      R => '0'
    );
\w_buf_13_load_5_reg_2985_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_13_U_n_15,
      Q => w_buf_13_load_5_reg_2985(0),
      R => '0'
    );
\w_buf_13_load_5_reg_2985_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_13_U_n_14,
      Q => w_buf_13_load_5_reg_2985(1),
      R => '0'
    );
\w_buf_13_load_5_reg_2985_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_13_U_n_13,
      Q => w_buf_13_load_5_reg_2985(2),
      R => '0'
    );
\w_buf_13_load_5_reg_2985_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_13_U_n_12,
      Q => w_buf_13_load_5_reg_2985(3),
      R => '0'
    );
\w_buf_13_load_5_reg_2985_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_13_U_n_11,
      Q => w_buf_13_load_5_reg_2985(4),
      R => '0'
    );
\w_buf_13_load_5_reg_2985_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_13_U_n_10,
      Q => w_buf_13_load_5_reg_2985(5),
      R => '0'
    );
\w_buf_13_load_5_reg_2985_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_13_U_n_9,
      Q => w_buf_13_load_5_reg_2985(6),
      R => '0'
    );
\w_buf_13_load_5_reg_2985_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_13_U_n_8,
      Q => w_buf_13_load_5_reg_2985(7),
      R => '0'
    );
\w_buf_13_load_6_reg_3065_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_13_U_n_7,
      Q => w_buf_13_load_6_reg_3065(0),
      R => '0'
    );
\w_buf_13_load_6_reg_3065_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_13_U_n_6,
      Q => w_buf_13_load_6_reg_3065(1),
      R => '0'
    );
\w_buf_13_load_6_reg_3065_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_13_U_n_5,
      Q => w_buf_13_load_6_reg_3065(2),
      R => '0'
    );
\w_buf_13_load_6_reg_3065_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_13_U_n_4,
      Q => w_buf_13_load_6_reg_3065(3),
      R => '0'
    );
\w_buf_13_load_6_reg_3065_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_13_U_n_3,
      Q => w_buf_13_load_6_reg_3065(4),
      R => '0'
    );
\w_buf_13_load_6_reg_3065_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_13_U_n_2,
      Q => w_buf_13_load_6_reg_3065(5),
      R => '0'
    );
\w_buf_13_load_6_reg_3065_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_13_U_n_1,
      Q => w_buf_13_load_6_reg_3065(6),
      R => '0'
    );
\w_buf_13_load_6_reg_3065_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_13_U_n_0,
      Q => w_buf_13_load_6_reg_3065(7),
      R => '0'
    );
\w_buf_13_load_7_reg_3145_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_13_U_n_15,
      Q => w_buf_13_load_7_reg_3145(0),
      R => '0'
    );
\w_buf_13_load_7_reg_3145_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_13_U_n_14,
      Q => w_buf_13_load_7_reg_3145(1),
      R => '0'
    );
\w_buf_13_load_7_reg_3145_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_13_U_n_13,
      Q => w_buf_13_load_7_reg_3145(2),
      R => '0'
    );
\w_buf_13_load_7_reg_3145_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_13_U_n_12,
      Q => w_buf_13_load_7_reg_3145(3),
      R => '0'
    );
\w_buf_13_load_7_reg_3145_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_13_U_n_11,
      Q => w_buf_13_load_7_reg_3145(4),
      R => '0'
    );
\w_buf_13_load_7_reg_3145_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_13_U_n_10,
      Q => w_buf_13_load_7_reg_3145(5),
      R => '0'
    );
\w_buf_13_load_7_reg_3145_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_13_U_n_9,
      Q => w_buf_13_load_7_reg_3145(6),
      R => '0'
    );
\w_buf_13_load_7_reg_3145_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_13_U_n_8,
      Q => w_buf_13_load_7_reg_3145(7),
      R => '0'
    );
\w_buf_13_load_8_reg_3225_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_13_U_n_7,
      Q => w_buf_13_load_8_reg_3225(0),
      R => '0'
    );
\w_buf_13_load_8_reg_3225_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_13_U_n_6,
      Q => w_buf_13_load_8_reg_3225(1),
      R => '0'
    );
\w_buf_13_load_8_reg_3225_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_13_U_n_5,
      Q => w_buf_13_load_8_reg_3225(2),
      R => '0'
    );
\w_buf_13_load_8_reg_3225_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_13_U_n_4,
      Q => w_buf_13_load_8_reg_3225(3),
      R => '0'
    );
\w_buf_13_load_8_reg_3225_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_13_U_n_3,
      Q => w_buf_13_load_8_reg_3225(4),
      R => '0'
    );
\w_buf_13_load_8_reg_3225_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_13_U_n_2,
      Q => w_buf_13_load_8_reg_3225(5),
      R => '0'
    );
\w_buf_13_load_8_reg_3225_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_13_U_n_1,
      Q => w_buf_13_load_8_reg_3225(6),
      R => '0'
    );
\w_buf_13_load_8_reg_3225_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_13_U_n_0,
      Q => w_buf_13_load_8_reg_3225(7),
      R => '0'
    );
\w_buf_13_load_reg_2100_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_13_U_n_15,
      Q => w_buf_13_load_reg_2100(0),
      R => '0'
    );
\w_buf_13_load_reg_2100_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_13_U_n_14,
      Q => w_buf_13_load_reg_2100(1),
      R => '0'
    );
\w_buf_13_load_reg_2100_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_13_U_n_13,
      Q => w_buf_13_load_reg_2100(2),
      R => '0'
    );
\w_buf_13_load_reg_2100_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_13_U_n_12,
      Q => w_buf_13_load_reg_2100(3),
      R => '0'
    );
\w_buf_13_load_reg_2100_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_13_U_n_11,
      Q => w_buf_13_load_reg_2100(4),
      R => '0'
    );
\w_buf_13_load_reg_2100_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_13_U_n_10,
      Q => w_buf_13_load_reg_2100(5),
      R => '0'
    );
\w_buf_13_load_reg_2100_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_13_U_n_9,
      Q => w_buf_13_load_reg_2100(6),
      R => '0'
    );
\w_buf_13_load_reg_2100_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_13_U_n_8,
      Q => w_buf_13_load_reg_2100(7),
      R => '0'
    );
w_buf_14_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_11
     port map (
      E(0) => w_buf_10_ce1_local,
      Q(0) => ap_CS_fsm_state26,
      ap_clk => ap_clk,
      \p_0_in__13\ => \p_0_in__13\,
      q0(7) => w_buf_14_U_n_8,
      q0(6) => w_buf_14_U_n_9,
      q0(5) => w_buf_14_U_n_10,
      q0(4) => w_buf_14_U_n_11,
      q0(3) => w_buf_14_U_n_12,
      q0(2) => w_buf_14_U_n_13,
      q0(1) => w_buf_14_U_n_14,
      q0(0) => w_buf_14_U_n_15,
      \q0_reg[7]_0\(0) => w_buf_ce0,
      q1(7) => w_buf_14_U_n_0,
      q1(6) => w_buf_14_U_n_1,
      q1(5) => w_buf_14_U_n_2,
      q1(4) => w_buf_14_U_n_3,
      q1(3) => w_buf_14_U_n_4,
      q1(2) => w_buf_14_U_n_5,
      q1(1) => w_buf_14_U_n_6,
      q1(0) => w_buf_14_U_n_7,
      \q1_reg[0]_0\(0) => grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_n_24,
      w_buf_10_address1_local(2 downto 0) => w_buf_10_address1_local(2 downto 0),
      w_buf_address0(2 downto 0) => w_buf_address0(2 downto 0),
      w_buf_d0(7 downto 0) => grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_w_buf_d0(7 downto 0)
    );
\w_buf_14_load_1_reg_2345_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_14_U_n_7,
      Q => w_buf_14_load_1_reg_2345(0),
      R => '0'
    );
\w_buf_14_load_1_reg_2345_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_14_U_n_6,
      Q => w_buf_14_load_1_reg_2345(1),
      R => '0'
    );
\w_buf_14_load_1_reg_2345_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_14_U_n_5,
      Q => w_buf_14_load_1_reg_2345(2),
      R => '0'
    );
\w_buf_14_load_1_reg_2345_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_14_U_n_4,
      Q => w_buf_14_load_1_reg_2345(3),
      R => '0'
    );
\w_buf_14_load_1_reg_2345_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_14_U_n_3,
      Q => w_buf_14_load_1_reg_2345(4),
      R => '0'
    );
\w_buf_14_load_1_reg_2345_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_14_U_n_2,
      Q => w_buf_14_load_1_reg_2345(5),
      R => '0'
    );
\w_buf_14_load_1_reg_2345_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_14_U_n_1,
      Q => w_buf_14_load_1_reg_2345(6),
      R => '0'
    );
\w_buf_14_load_1_reg_2345_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_14_U_n_0,
      Q => w_buf_14_load_1_reg_2345(7),
      R => '0'
    );
\w_buf_14_load_2_reg_2425_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_14_U_n_15,
      Q => w_buf_14_load_2_reg_2425(0),
      R => '0'
    );
\w_buf_14_load_2_reg_2425_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_14_U_n_14,
      Q => w_buf_14_load_2_reg_2425(1),
      R => '0'
    );
\w_buf_14_load_2_reg_2425_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_14_U_n_13,
      Q => w_buf_14_load_2_reg_2425(2),
      R => '0'
    );
\w_buf_14_load_2_reg_2425_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_14_U_n_12,
      Q => w_buf_14_load_2_reg_2425(3),
      R => '0'
    );
\w_buf_14_load_2_reg_2425_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_14_U_n_11,
      Q => w_buf_14_load_2_reg_2425(4),
      R => '0'
    );
\w_buf_14_load_2_reg_2425_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_14_U_n_10,
      Q => w_buf_14_load_2_reg_2425(5),
      R => '0'
    );
\w_buf_14_load_2_reg_2425_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_14_U_n_9,
      Q => w_buf_14_load_2_reg_2425(6),
      R => '0'
    );
\w_buf_14_load_2_reg_2425_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_14_U_n_8,
      Q => w_buf_14_load_2_reg_2425(7),
      R => '0'
    );
\w_buf_14_load_3_reg_2665_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_14_U_n_15,
      Q => w_buf_14_load_3_reg_2665(0),
      R => '0'
    );
\w_buf_14_load_3_reg_2665_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_14_U_n_14,
      Q => w_buf_14_load_3_reg_2665(1),
      R => '0'
    );
\w_buf_14_load_3_reg_2665_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_14_U_n_13,
      Q => w_buf_14_load_3_reg_2665(2),
      R => '0'
    );
\w_buf_14_load_3_reg_2665_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_14_U_n_12,
      Q => w_buf_14_load_3_reg_2665(3),
      R => '0'
    );
\w_buf_14_load_3_reg_2665_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_14_U_n_11,
      Q => w_buf_14_load_3_reg_2665(4),
      R => '0'
    );
\w_buf_14_load_3_reg_2665_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_14_U_n_10,
      Q => w_buf_14_load_3_reg_2665(5),
      R => '0'
    );
\w_buf_14_load_3_reg_2665_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_14_U_n_9,
      Q => w_buf_14_load_3_reg_2665(6),
      R => '0'
    );
\w_buf_14_load_3_reg_2665_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_14_U_n_8,
      Q => w_buf_14_load_3_reg_2665(7),
      R => '0'
    );
\w_buf_14_load_4_reg_2745_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_14_U_n_7,
      Q => w_buf_14_load_4_reg_2745(0),
      R => '0'
    );
\w_buf_14_load_4_reg_2745_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_14_U_n_6,
      Q => w_buf_14_load_4_reg_2745(1),
      R => '0'
    );
\w_buf_14_load_4_reg_2745_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_14_U_n_5,
      Q => w_buf_14_load_4_reg_2745(2),
      R => '0'
    );
\w_buf_14_load_4_reg_2745_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_14_U_n_4,
      Q => w_buf_14_load_4_reg_2745(3),
      R => '0'
    );
\w_buf_14_load_4_reg_2745_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_14_U_n_3,
      Q => w_buf_14_load_4_reg_2745(4),
      R => '0'
    );
\w_buf_14_load_4_reg_2745_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_14_U_n_2,
      Q => w_buf_14_load_4_reg_2745(5),
      R => '0'
    );
\w_buf_14_load_4_reg_2745_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_14_U_n_1,
      Q => w_buf_14_load_4_reg_2745(6),
      R => '0'
    );
\w_buf_14_load_4_reg_2745_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_14_U_n_0,
      Q => w_buf_14_load_4_reg_2745(7),
      R => '0'
    );
\w_buf_14_load_5_reg_2990_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_14_U_n_15,
      Q => w_buf_14_load_5_reg_2990(0),
      R => '0'
    );
\w_buf_14_load_5_reg_2990_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_14_U_n_14,
      Q => w_buf_14_load_5_reg_2990(1),
      R => '0'
    );
\w_buf_14_load_5_reg_2990_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_14_U_n_13,
      Q => w_buf_14_load_5_reg_2990(2),
      R => '0'
    );
\w_buf_14_load_5_reg_2990_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_14_U_n_12,
      Q => w_buf_14_load_5_reg_2990(3),
      R => '0'
    );
\w_buf_14_load_5_reg_2990_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_14_U_n_11,
      Q => w_buf_14_load_5_reg_2990(4),
      R => '0'
    );
\w_buf_14_load_5_reg_2990_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_14_U_n_10,
      Q => w_buf_14_load_5_reg_2990(5),
      R => '0'
    );
\w_buf_14_load_5_reg_2990_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_14_U_n_9,
      Q => w_buf_14_load_5_reg_2990(6),
      R => '0'
    );
\w_buf_14_load_5_reg_2990_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_14_U_n_8,
      Q => w_buf_14_load_5_reg_2990(7),
      R => '0'
    );
\w_buf_14_load_6_reg_3070_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_14_U_n_7,
      Q => w_buf_14_load_6_reg_3070(0),
      R => '0'
    );
\w_buf_14_load_6_reg_3070_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_14_U_n_6,
      Q => w_buf_14_load_6_reg_3070(1),
      R => '0'
    );
\w_buf_14_load_6_reg_3070_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_14_U_n_5,
      Q => w_buf_14_load_6_reg_3070(2),
      R => '0'
    );
\w_buf_14_load_6_reg_3070_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_14_U_n_4,
      Q => w_buf_14_load_6_reg_3070(3),
      R => '0'
    );
\w_buf_14_load_6_reg_3070_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_14_U_n_3,
      Q => w_buf_14_load_6_reg_3070(4),
      R => '0'
    );
\w_buf_14_load_6_reg_3070_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_14_U_n_2,
      Q => w_buf_14_load_6_reg_3070(5),
      R => '0'
    );
\w_buf_14_load_6_reg_3070_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_14_U_n_1,
      Q => w_buf_14_load_6_reg_3070(6),
      R => '0'
    );
\w_buf_14_load_6_reg_3070_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_14_U_n_0,
      Q => w_buf_14_load_6_reg_3070(7),
      R => '0'
    );
\w_buf_14_load_7_reg_3150_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_14_U_n_15,
      Q => w_buf_14_load_7_reg_3150(0),
      R => '0'
    );
\w_buf_14_load_7_reg_3150_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_14_U_n_14,
      Q => w_buf_14_load_7_reg_3150(1),
      R => '0'
    );
\w_buf_14_load_7_reg_3150_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_14_U_n_13,
      Q => w_buf_14_load_7_reg_3150(2),
      R => '0'
    );
\w_buf_14_load_7_reg_3150_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_14_U_n_12,
      Q => w_buf_14_load_7_reg_3150(3),
      R => '0'
    );
\w_buf_14_load_7_reg_3150_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_14_U_n_11,
      Q => w_buf_14_load_7_reg_3150(4),
      R => '0'
    );
\w_buf_14_load_7_reg_3150_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_14_U_n_10,
      Q => w_buf_14_load_7_reg_3150(5),
      R => '0'
    );
\w_buf_14_load_7_reg_3150_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_14_U_n_9,
      Q => w_buf_14_load_7_reg_3150(6),
      R => '0'
    );
\w_buf_14_load_7_reg_3150_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_14_U_n_8,
      Q => w_buf_14_load_7_reg_3150(7),
      R => '0'
    );
\w_buf_14_load_8_reg_3230_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_14_U_n_7,
      Q => w_buf_14_load_8_reg_3230(0),
      R => '0'
    );
\w_buf_14_load_8_reg_3230_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_14_U_n_6,
      Q => w_buf_14_load_8_reg_3230(1),
      R => '0'
    );
\w_buf_14_load_8_reg_3230_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_14_U_n_5,
      Q => w_buf_14_load_8_reg_3230(2),
      R => '0'
    );
\w_buf_14_load_8_reg_3230_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_14_U_n_4,
      Q => w_buf_14_load_8_reg_3230(3),
      R => '0'
    );
\w_buf_14_load_8_reg_3230_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_14_U_n_3,
      Q => w_buf_14_load_8_reg_3230(4),
      R => '0'
    );
\w_buf_14_load_8_reg_3230_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_14_U_n_2,
      Q => w_buf_14_load_8_reg_3230(5),
      R => '0'
    );
\w_buf_14_load_8_reg_3230_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_14_U_n_1,
      Q => w_buf_14_load_8_reg_3230(6),
      R => '0'
    );
\w_buf_14_load_8_reg_3230_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_14_U_n_0,
      Q => w_buf_14_load_8_reg_3230(7),
      R => '0'
    );
\w_buf_14_load_reg_2105_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_14_U_n_15,
      Q => w_buf_14_load_reg_2105(0),
      R => '0'
    );
\w_buf_14_load_reg_2105_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_14_U_n_14,
      Q => w_buf_14_load_reg_2105(1),
      R => '0'
    );
\w_buf_14_load_reg_2105_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_14_U_n_13,
      Q => w_buf_14_load_reg_2105(2),
      R => '0'
    );
\w_buf_14_load_reg_2105_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_14_U_n_12,
      Q => w_buf_14_load_reg_2105(3),
      R => '0'
    );
\w_buf_14_load_reg_2105_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_14_U_n_11,
      Q => w_buf_14_load_reg_2105(4),
      R => '0'
    );
\w_buf_14_load_reg_2105_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_14_U_n_10,
      Q => w_buf_14_load_reg_2105(5),
      R => '0'
    );
\w_buf_14_load_reg_2105_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_14_U_n_9,
      Q => w_buf_14_load_reg_2105(6),
      R => '0'
    );
\w_buf_14_load_reg_2105_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_14_U_n_8,
      Q => w_buf_14_load_reg_2105(7),
      R => '0'
    );
w_buf_15_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_12
     port map (
      E(0) => w_buf_10_ce1_local,
      Q(2) => ap_CS_fsm_state26,
      Q(1) => ap_CS_fsm_state25,
      Q(0) => ap_CS_fsm_state24,
      \ap_CS_fsm_reg[23]\ => w_buf_15_U_n_3,
      ap_clk => ap_clk,
      \p_0_in__14\ => \p_0_in__14\,
      q0(7) => w_buf_15_U_n_12,
      q0(6) => w_buf_15_U_n_13,
      q0(5) => w_buf_15_U_n_14,
      q0(4) => w_buf_15_U_n_15,
      q0(3) => w_buf_15_U_n_16,
      q0(2) => w_buf_15_U_n_17,
      q0(1) => w_buf_15_U_n_18,
      q0(0) => w_buf_15_U_n_19,
      \q0_reg[7]_0\(0) => w_buf_ce0,
      q1(7) => w_buf_15_U_n_4,
      q1(6) => w_buf_15_U_n_5,
      q1(5) => w_buf_15_U_n_6,
      q1(4) => w_buf_15_U_n_7,
      q1(3) => w_buf_15_U_n_8,
      q1(2) => w_buf_15_U_n_9,
      q1(1) => w_buf_15_U_n_10,
      q1(0) => w_buf_15_U_n_11,
      \q1_reg[0]_0\(0) => grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_n_24,
      w_buf_10_address1_local(2 downto 0) => w_buf_10_address1_local(2 downto 0),
      w_buf_address0(2 downto 0) => w_buf_address0(2 downto 0),
      w_buf_d0(7 downto 0) => grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_w_buf_d0(7 downto 0)
    );
\w_buf_15_load_1_reg_2350_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_15_U_n_11,
      Q => w_buf_15_load_1_reg_2350(0),
      R => '0'
    );
\w_buf_15_load_1_reg_2350_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_15_U_n_10,
      Q => w_buf_15_load_1_reg_2350(1),
      R => '0'
    );
\w_buf_15_load_1_reg_2350_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_15_U_n_9,
      Q => w_buf_15_load_1_reg_2350(2),
      R => '0'
    );
\w_buf_15_load_1_reg_2350_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_15_U_n_8,
      Q => w_buf_15_load_1_reg_2350(3),
      R => '0'
    );
\w_buf_15_load_1_reg_2350_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_15_U_n_7,
      Q => w_buf_15_load_1_reg_2350(4),
      R => '0'
    );
\w_buf_15_load_1_reg_2350_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_15_U_n_6,
      Q => w_buf_15_load_1_reg_2350(5),
      R => '0'
    );
\w_buf_15_load_1_reg_2350_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_15_U_n_5,
      Q => w_buf_15_load_1_reg_2350(6),
      R => '0'
    );
\w_buf_15_load_1_reg_2350_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_15_U_n_4,
      Q => w_buf_15_load_1_reg_2350(7),
      R => '0'
    );
\w_buf_15_load_2_reg_2430_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_15_U_n_19,
      Q => w_buf_15_load_2_reg_2430(0),
      R => '0'
    );
\w_buf_15_load_2_reg_2430_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_15_U_n_18,
      Q => w_buf_15_load_2_reg_2430(1),
      R => '0'
    );
\w_buf_15_load_2_reg_2430_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_15_U_n_17,
      Q => w_buf_15_load_2_reg_2430(2),
      R => '0'
    );
\w_buf_15_load_2_reg_2430_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_15_U_n_16,
      Q => w_buf_15_load_2_reg_2430(3),
      R => '0'
    );
\w_buf_15_load_2_reg_2430_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_15_U_n_15,
      Q => w_buf_15_load_2_reg_2430(4),
      R => '0'
    );
\w_buf_15_load_2_reg_2430_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_15_U_n_14,
      Q => w_buf_15_load_2_reg_2430(5),
      R => '0'
    );
\w_buf_15_load_2_reg_2430_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_15_U_n_13,
      Q => w_buf_15_load_2_reg_2430(6),
      R => '0'
    );
\w_buf_15_load_2_reg_2430_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_15_U_n_12,
      Q => w_buf_15_load_2_reg_2430(7),
      R => '0'
    );
\w_buf_15_load_3_reg_2670_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_15_U_n_19,
      Q => w_buf_15_load_3_reg_2670(0),
      R => '0'
    );
\w_buf_15_load_3_reg_2670_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_15_U_n_18,
      Q => w_buf_15_load_3_reg_2670(1),
      R => '0'
    );
\w_buf_15_load_3_reg_2670_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_15_U_n_17,
      Q => w_buf_15_load_3_reg_2670(2),
      R => '0'
    );
\w_buf_15_load_3_reg_2670_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_15_U_n_16,
      Q => w_buf_15_load_3_reg_2670(3),
      R => '0'
    );
\w_buf_15_load_3_reg_2670_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_15_U_n_15,
      Q => w_buf_15_load_3_reg_2670(4),
      R => '0'
    );
\w_buf_15_load_3_reg_2670_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_15_U_n_14,
      Q => w_buf_15_load_3_reg_2670(5),
      R => '0'
    );
\w_buf_15_load_3_reg_2670_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_15_U_n_13,
      Q => w_buf_15_load_3_reg_2670(6),
      R => '0'
    );
\w_buf_15_load_3_reg_2670_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_15_U_n_12,
      Q => w_buf_15_load_3_reg_2670(7),
      R => '0'
    );
\w_buf_15_load_4_reg_2750_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_15_U_n_11,
      Q => w_buf_15_load_4_reg_2750(0),
      R => '0'
    );
\w_buf_15_load_4_reg_2750_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_15_U_n_10,
      Q => w_buf_15_load_4_reg_2750(1),
      R => '0'
    );
\w_buf_15_load_4_reg_2750_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_15_U_n_9,
      Q => w_buf_15_load_4_reg_2750(2),
      R => '0'
    );
\w_buf_15_load_4_reg_2750_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_15_U_n_8,
      Q => w_buf_15_load_4_reg_2750(3),
      R => '0'
    );
\w_buf_15_load_4_reg_2750_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_15_U_n_7,
      Q => w_buf_15_load_4_reg_2750(4),
      R => '0'
    );
\w_buf_15_load_4_reg_2750_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_15_U_n_6,
      Q => w_buf_15_load_4_reg_2750(5),
      R => '0'
    );
\w_buf_15_load_4_reg_2750_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_15_U_n_5,
      Q => w_buf_15_load_4_reg_2750(6),
      R => '0'
    );
\w_buf_15_load_4_reg_2750_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_15_U_n_4,
      Q => w_buf_15_load_4_reg_2750(7),
      R => '0'
    );
\w_buf_15_load_5_reg_2995_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_15_U_n_19,
      Q => w_buf_15_load_5_reg_2995(0),
      R => '0'
    );
\w_buf_15_load_5_reg_2995_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_15_U_n_18,
      Q => w_buf_15_load_5_reg_2995(1),
      R => '0'
    );
\w_buf_15_load_5_reg_2995_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_15_U_n_17,
      Q => w_buf_15_load_5_reg_2995(2),
      R => '0'
    );
\w_buf_15_load_5_reg_2995_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_15_U_n_16,
      Q => w_buf_15_load_5_reg_2995(3),
      R => '0'
    );
\w_buf_15_load_5_reg_2995_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_15_U_n_15,
      Q => w_buf_15_load_5_reg_2995(4),
      R => '0'
    );
\w_buf_15_load_5_reg_2995_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_15_U_n_14,
      Q => w_buf_15_load_5_reg_2995(5),
      R => '0'
    );
\w_buf_15_load_5_reg_2995_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_15_U_n_13,
      Q => w_buf_15_load_5_reg_2995(6),
      R => '0'
    );
\w_buf_15_load_5_reg_2995_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_15_U_n_12,
      Q => w_buf_15_load_5_reg_2995(7),
      R => '0'
    );
\w_buf_15_load_6_reg_3075_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_15_U_n_11,
      Q => w_buf_15_load_6_reg_3075(0),
      R => '0'
    );
\w_buf_15_load_6_reg_3075_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_15_U_n_10,
      Q => w_buf_15_load_6_reg_3075(1),
      R => '0'
    );
\w_buf_15_load_6_reg_3075_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_15_U_n_9,
      Q => w_buf_15_load_6_reg_3075(2),
      R => '0'
    );
\w_buf_15_load_6_reg_3075_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_15_U_n_8,
      Q => w_buf_15_load_6_reg_3075(3),
      R => '0'
    );
\w_buf_15_load_6_reg_3075_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_15_U_n_7,
      Q => w_buf_15_load_6_reg_3075(4),
      R => '0'
    );
\w_buf_15_load_6_reg_3075_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_15_U_n_6,
      Q => w_buf_15_load_6_reg_3075(5),
      R => '0'
    );
\w_buf_15_load_6_reg_3075_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_15_U_n_5,
      Q => w_buf_15_load_6_reg_3075(6),
      R => '0'
    );
\w_buf_15_load_6_reg_3075_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_15_U_n_4,
      Q => w_buf_15_load_6_reg_3075(7),
      R => '0'
    );
\w_buf_15_load_7_reg_3155_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_15_U_n_19,
      Q => w_buf_15_load_7_reg_3155(0),
      R => '0'
    );
\w_buf_15_load_7_reg_3155_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_15_U_n_18,
      Q => w_buf_15_load_7_reg_3155(1),
      R => '0'
    );
\w_buf_15_load_7_reg_3155_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_15_U_n_17,
      Q => w_buf_15_load_7_reg_3155(2),
      R => '0'
    );
\w_buf_15_load_7_reg_3155_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_15_U_n_16,
      Q => w_buf_15_load_7_reg_3155(3),
      R => '0'
    );
\w_buf_15_load_7_reg_3155_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_15_U_n_15,
      Q => w_buf_15_load_7_reg_3155(4),
      R => '0'
    );
\w_buf_15_load_7_reg_3155_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_15_U_n_14,
      Q => w_buf_15_load_7_reg_3155(5),
      R => '0'
    );
\w_buf_15_load_7_reg_3155_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_15_U_n_13,
      Q => w_buf_15_load_7_reg_3155(6),
      R => '0'
    );
\w_buf_15_load_7_reg_3155_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_15_U_n_12,
      Q => w_buf_15_load_7_reg_3155(7),
      R => '0'
    );
\w_buf_15_load_8_reg_3235_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_15_U_n_11,
      Q => w_buf_15_load_8_reg_3235(0),
      R => '0'
    );
\w_buf_15_load_8_reg_3235_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_15_U_n_10,
      Q => w_buf_15_load_8_reg_3235(1),
      R => '0'
    );
\w_buf_15_load_8_reg_3235_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_15_U_n_9,
      Q => w_buf_15_load_8_reg_3235(2),
      R => '0'
    );
\w_buf_15_load_8_reg_3235_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_15_U_n_8,
      Q => w_buf_15_load_8_reg_3235(3),
      R => '0'
    );
\w_buf_15_load_8_reg_3235_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_15_U_n_7,
      Q => w_buf_15_load_8_reg_3235(4),
      R => '0'
    );
\w_buf_15_load_8_reg_3235_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_15_U_n_6,
      Q => w_buf_15_load_8_reg_3235(5),
      R => '0'
    );
\w_buf_15_load_8_reg_3235_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_15_U_n_5,
      Q => w_buf_15_load_8_reg_3235(6),
      R => '0'
    );
\w_buf_15_load_8_reg_3235_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_15_U_n_4,
      Q => w_buf_15_load_8_reg_3235(7),
      R => '0'
    );
\w_buf_15_load_reg_2110_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_15_U_n_19,
      Q => w_buf_15_load_reg_2110(0),
      R => '0'
    );
\w_buf_15_load_reg_2110_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_15_U_n_18,
      Q => w_buf_15_load_reg_2110(1),
      R => '0'
    );
\w_buf_15_load_reg_2110_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_15_U_n_17,
      Q => w_buf_15_load_reg_2110(2),
      R => '0'
    );
\w_buf_15_load_reg_2110_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_15_U_n_16,
      Q => w_buf_15_load_reg_2110(3),
      R => '0'
    );
\w_buf_15_load_reg_2110_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_15_U_n_15,
      Q => w_buf_15_load_reg_2110(4),
      R => '0'
    );
\w_buf_15_load_reg_2110_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_15_U_n_14,
      Q => w_buf_15_load_reg_2110(5),
      R => '0'
    );
\w_buf_15_load_reg_2110_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_15_U_n_13,
      Q => w_buf_15_load_reg_2110(6),
      R => '0'
    );
\w_buf_15_load_reg_2110_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_15_U_n_12,
      Q => w_buf_15_load_reg_2110(7),
      R => '0'
    );
w_buf_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_13
     port map (
      E(0) => w_buf_10_ce1_local,
      Q(0) => ap_CS_fsm_state26,
      ap_clk => ap_clk,
      \p_0_in__0\ => \p_0_in__0\,
      q0(7) => w_buf_1_U_n_8,
      q0(6) => w_buf_1_U_n_9,
      q0(5) => w_buf_1_U_n_10,
      q0(4) => w_buf_1_U_n_11,
      q0(3) => w_buf_1_U_n_12,
      q0(2) => w_buf_1_U_n_13,
      q0(1) => w_buf_1_U_n_14,
      q0(0) => w_buf_1_U_n_15,
      \q0_reg[7]_0\(0) => w_buf_ce0,
      q1(7) => w_buf_1_U_n_0,
      q1(6) => w_buf_1_U_n_1,
      q1(5) => w_buf_1_U_n_2,
      q1(4) => w_buf_1_U_n_3,
      q1(3) => w_buf_1_U_n_4,
      q1(2) => w_buf_1_U_n_5,
      q1(1) => w_buf_1_U_n_6,
      q1(0) => w_buf_1_U_n_7,
      \q1_reg[0]_0\(0) => grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_n_24,
      w_buf_10_address1_local(2 downto 0) => w_buf_10_address1_local(2 downto 0),
      w_buf_address0(2 downto 0) => w_buf_address0(2 downto 0),
      w_buf_d0(7 downto 0) => grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_w_buf_d0(7 downto 0)
    );
\w_buf_1_load_1_reg_2280_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_1_U_n_7,
      Q => w_buf_1_load_1_reg_2280(0),
      R => '0'
    );
\w_buf_1_load_1_reg_2280_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_1_U_n_6,
      Q => w_buf_1_load_1_reg_2280(1),
      R => '0'
    );
\w_buf_1_load_1_reg_2280_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_1_U_n_5,
      Q => w_buf_1_load_1_reg_2280(2),
      R => '0'
    );
\w_buf_1_load_1_reg_2280_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_1_U_n_4,
      Q => w_buf_1_load_1_reg_2280(3),
      R => '0'
    );
\w_buf_1_load_1_reg_2280_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_1_U_n_3,
      Q => w_buf_1_load_1_reg_2280(4),
      R => '0'
    );
\w_buf_1_load_1_reg_2280_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_1_U_n_2,
      Q => w_buf_1_load_1_reg_2280(5),
      R => '0'
    );
\w_buf_1_load_1_reg_2280_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_1_U_n_1,
      Q => w_buf_1_load_1_reg_2280(6),
      R => '0'
    );
\w_buf_1_load_1_reg_2280_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_1_U_n_0,
      Q => w_buf_1_load_1_reg_2280(7),
      R => '0'
    );
\w_buf_1_load_2_reg_2360_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_1_U_n_15,
      Q => w_buf_1_load_2_reg_2360(0),
      R => '0'
    );
\w_buf_1_load_2_reg_2360_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_1_U_n_14,
      Q => w_buf_1_load_2_reg_2360(1),
      R => '0'
    );
\w_buf_1_load_2_reg_2360_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_1_U_n_13,
      Q => w_buf_1_load_2_reg_2360(2),
      R => '0'
    );
\w_buf_1_load_2_reg_2360_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_1_U_n_12,
      Q => w_buf_1_load_2_reg_2360(3),
      R => '0'
    );
\w_buf_1_load_2_reg_2360_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_1_U_n_11,
      Q => w_buf_1_load_2_reg_2360(4),
      R => '0'
    );
\w_buf_1_load_2_reg_2360_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_1_U_n_10,
      Q => w_buf_1_load_2_reg_2360(5),
      R => '0'
    );
\w_buf_1_load_2_reg_2360_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_1_U_n_9,
      Q => w_buf_1_load_2_reg_2360(6),
      R => '0'
    );
\w_buf_1_load_2_reg_2360_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_1_U_n_8,
      Q => w_buf_1_load_2_reg_2360(7),
      R => '0'
    );
\w_buf_1_load_3_reg_2600_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_1_U_n_15,
      Q => w_buf_1_load_3_reg_2600(0),
      R => '0'
    );
\w_buf_1_load_3_reg_2600_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_1_U_n_14,
      Q => w_buf_1_load_3_reg_2600(1),
      R => '0'
    );
\w_buf_1_load_3_reg_2600_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_1_U_n_13,
      Q => w_buf_1_load_3_reg_2600(2),
      R => '0'
    );
\w_buf_1_load_3_reg_2600_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_1_U_n_12,
      Q => w_buf_1_load_3_reg_2600(3),
      R => '0'
    );
\w_buf_1_load_3_reg_2600_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_1_U_n_11,
      Q => w_buf_1_load_3_reg_2600(4),
      R => '0'
    );
\w_buf_1_load_3_reg_2600_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_1_U_n_10,
      Q => w_buf_1_load_3_reg_2600(5),
      R => '0'
    );
\w_buf_1_load_3_reg_2600_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_1_U_n_9,
      Q => w_buf_1_load_3_reg_2600(6),
      R => '0'
    );
\w_buf_1_load_3_reg_2600_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_1_U_n_8,
      Q => w_buf_1_load_3_reg_2600(7),
      R => '0'
    );
\w_buf_1_load_4_reg_2680_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_1_U_n_7,
      Q => w_buf_1_load_4_reg_2680(0),
      R => '0'
    );
\w_buf_1_load_4_reg_2680_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_1_U_n_6,
      Q => w_buf_1_load_4_reg_2680(1),
      R => '0'
    );
\w_buf_1_load_4_reg_2680_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_1_U_n_5,
      Q => w_buf_1_load_4_reg_2680(2),
      R => '0'
    );
\w_buf_1_load_4_reg_2680_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_1_U_n_4,
      Q => w_buf_1_load_4_reg_2680(3),
      R => '0'
    );
\w_buf_1_load_4_reg_2680_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_1_U_n_3,
      Q => w_buf_1_load_4_reg_2680(4),
      R => '0'
    );
\w_buf_1_load_4_reg_2680_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_1_U_n_2,
      Q => w_buf_1_load_4_reg_2680(5),
      R => '0'
    );
\w_buf_1_load_4_reg_2680_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_1_U_n_1,
      Q => w_buf_1_load_4_reg_2680(6),
      R => '0'
    );
\w_buf_1_load_4_reg_2680_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_1_U_n_0,
      Q => w_buf_1_load_4_reg_2680(7),
      R => '0'
    );
\w_buf_1_load_5_reg_2925_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_1_U_n_15,
      Q => w_buf_1_load_5_reg_2925(0),
      R => '0'
    );
\w_buf_1_load_5_reg_2925_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_1_U_n_14,
      Q => w_buf_1_load_5_reg_2925(1),
      R => '0'
    );
\w_buf_1_load_5_reg_2925_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_1_U_n_13,
      Q => w_buf_1_load_5_reg_2925(2),
      R => '0'
    );
\w_buf_1_load_5_reg_2925_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_1_U_n_12,
      Q => w_buf_1_load_5_reg_2925(3),
      R => '0'
    );
\w_buf_1_load_5_reg_2925_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_1_U_n_11,
      Q => w_buf_1_load_5_reg_2925(4),
      R => '0'
    );
\w_buf_1_load_5_reg_2925_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_1_U_n_10,
      Q => w_buf_1_load_5_reg_2925(5),
      R => '0'
    );
\w_buf_1_load_5_reg_2925_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_1_U_n_9,
      Q => w_buf_1_load_5_reg_2925(6),
      R => '0'
    );
\w_buf_1_load_5_reg_2925_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_1_U_n_8,
      Q => w_buf_1_load_5_reg_2925(7),
      R => '0'
    );
\w_buf_1_load_6_reg_3005_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_1_U_n_7,
      Q => w_buf_1_load_6_reg_3005(0),
      R => '0'
    );
\w_buf_1_load_6_reg_3005_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_1_U_n_6,
      Q => w_buf_1_load_6_reg_3005(1),
      R => '0'
    );
\w_buf_1_load_6_reg_3005_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_1_U_n_5,
      Q => w_buf_1_load_6_reg_3005(2),
      R => '0'
    );
\w_buf_1_load_6_reg_3005_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_1_U_n_4,
      Q => w_buf_1_load_6_reg_3005(3),
      R => '0'
    );
\w_buf_1_load_6_reg_3005_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_1_U_n_3,
      Q => w_buf_1_load_6_reg_3005(4),
      R => '0'
    );
\w_buf_1_load_6_reg_3005_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_1_U_n_2,
      Q => w_buf_1_load_6_reg_3005(5),
      R => '0'
    );
\w_buf_1_load_6_reg_3005_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_1_U_n_1,
      Q => w_buf_1_load_6_reg_3005(6),
      R => '0'
    );
\w_buf_1_load_6_reg_3005_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_1_U_n_0,
      Q => w_buf_1_load_6_reg_3005(7),
      R => '0'
    );
\w_buf_1_load_7_reg_3085_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_1_U_n_15,
      Q => w_buf_1_load_7_reg_3085(0),
      R => '0'
    );
\w_buf_1_load_7_reg_3085_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_1_U_n_14,
      Q => w_buf_1_load_7_reg_3085(1),
      R => '0'
    );
\w_buf_1_load_7_reg_3085_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_1_U_n_13,
      Q => w_buf_1_load_7_reg_3085(2),
      R => '0'
    );
\w_buf_1_load_7_reg_3085_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_1_U_n_12,
      Q => w_buf_1_load_7_reg_3085(3),
      R => '0'
    );
\w_buf_1_load_7_reg_3085_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_1_U_n_11,
      Q => w_buf_1_load_7_reg_3085(4),
      R => '0'
    );
\w_buf_1_load_7_reg_3085_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_1_U_n_10,
      Q => w_buf_1_load_7_reg_3085(5),
      R => '0'
    );
\w_buf_1_load_7_reg_3085_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_1_U_n_9,
      Q => w_buf_1_load_7_reg_3085(6),
      R => '0'
    );
\w_buf_1_load_7_reg_3085_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_1_U_n_8,
      Q => w_buf_1_load_7_reg_3085(7),
      R => '0'
    );
\w_buf_1_load_8_reg_3165_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_1_U_n_7,
      Q => w_buf_1_load_8_reg_3165(0),
      R => '0'
    );
\w_buf_1_load_8_reg_3165_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_1_U_n_6,
      Q => w_buf_1_load_8_reg_3165(1),
      R => '0'
    );
\w_buf_1_load_8_reg_3165_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_1_U_n_5,
      Q => w_buf_1_load_8_reg_3165(2),
      R => '0'
    );
\w_buf_1_load_8_reg_3165_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_1_U_n_4,
      Q => w_buf_1_load_8_reg_3165(3),
      R => '0'
    );
\w_buf_1_load_8_reg_3165_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_1_U_n_3,
      Q => w_buf_1_load_8_reg_3165(4),
      R => '0'
    );
\w_buf_1_load_8_reg_3165_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_1_U_n_2,
      Q => w_buf_1_load_8_reg_3165(5),
      R => '0'
    );
\w_buf_1_load_8_reg_3165_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_1_U_n_1,
      Q => w_buf_1_load_8_reg_3165(6),
      R => '0'
    );
\w_buf_1_load_8_reg_3165_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_1_U_n_0,
      Q => w_buf_1_load_8_reg_3165(7),
      R => '0'
    );
\w_buf_1_load_reg_2040_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_1_U_n_15,
      Q => w_buf_1_load_reg_2040(0),
      R => '0'
    );
\w_buf_1_load_reg_2040_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_1_U_n_14,
      Q => w_buf_1_load_reg_2040(1),
      R => '0'
    );
\w_buf_1_load_reg_2040_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_1_U_n_13,
      Q => w_buf_1_load_reg_2040(2),
      R => '0'
    );
\w_buf_1_load_reg_2040_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_1_U_n_12,
      Q => w_buf_1_load_reg_2040(3),
      R => '0'
    );
\w_buf_1_load_reg_2040_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_1_U_n_11,
      Q => w_buf_1_load_reg_2040(4),
      R => '0'
    );
\w_buf_1_load_reg_2040_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_1_U_n_10,
      Q => w_buf_1_load_reg_2040(5),
      R => '0'
    );
\w_buf_1_load_reg_2040_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_1_U_n_9,
      Q => w_buf_1_load_reg_2040(6),
      R => '0'
    );
\w_buf_1_load_reg_2040_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_1_U_n_8,
      Q => w_buf_1_load_reg_2040(7),
      R => '0'
    );
w_buf_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_14
     port map (
      E(0) => w_buf_10_ce1_local,
      Q(0) => ap_CS_fsm_state26,
      ap_clk => ap_clk,
      \p_0_in__1\ => \p_0_in__1\,
      q0(7) => w_buf_2_U_n_8,
      q0(6) => w_buf_2_U_n_9,
      q0(5) => w_buf_2_U_n_10,
      q0(4) => w_buf_2_U_n_11,
      q0(3) => w_buf_2_U_n_12,
      q0(2) => w_buf_2_U_n_13,
      q0(1) => w_buf_2_U_n_14,
      q0(0) => w_buf_2_U_n_15,
      \q0_reg[7]_0\(0) => w_buf_ce0,
      q1(7) => w_buf_2_U_n_0,
      q1(6) => w_buf_2_U_n_1,
      q1(5) => w_buf_2_U_n_2,
      q1(4) => w_buf_2_U_n_3,
      q1(3) => w_buf_2_U_n_4,
      q1(2) => w_buf_2_U_n_5,
      q1(1) => w_buf_2_U_n_6,
      q1(0) => w_buf_2_U_n_7,
      \q1_reg[0]_0\(0) => grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_n_24,
      w_buf_10_address1_local(2 downto 0) => w_buf_10_address1_local(2 downto 0),
      w_buf_address0(2 downto 0) => w_buf_address0(2 downto 0),
      w_buf_d0(7 downto 0) => grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_w_buf_d0(7 downto 0)
    );
\w_buf_2_load_1_reg_2285_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_2_U_n_7,
      Q => w_buf_2_load_1_reg_2285(0),
      R => '0'
    );
\w_buf_2_load_1_reg_2285_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_2_U_n_6,
      Q => w_buf_2_load_1_reg_2285(1),
      R => '0'
    );
\w_buf_2_load_1_reg_2285_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_2_U_n_5,
      Q => w_buf_2_load_1_reg_2285(2),
      R => '0'
    );
\w_buf_2_load_1_reg_2285_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_2_U_n_4,
      Q => w_buf_2_load_1_reg_2285(3),
      R => '0'
    );
\w_buf_2_load_1_reg_2285_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_2_U_n_3,
      Q => w_buf_2_load_1_reg_2285(4),
      R => '0'
    );
\w_buf_2_load_1_reg_2285_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_2_U_n_2,
      Q => w_buf_2_load_1_reg_2285(5),
      R => '0'
    );
\w_buf_2_load_1_reg_2285_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_2_U_n_1,
      Q => w_buf_2_load_1_reg_2285(6),
      R => '0'
    );
\w_buf_2_load_1_reg_2285_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_2_U_n_0,
      Q => w_buf_2_load_1_reg_2285(7),
      R => '0'
    );
\w_buf_2_load_2_reg_2365_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_2_U_n_15,
      Q => w_buf_2_load_2_reg_2365(0),
      R => '0'
    );
\w_buf_2_load_2_reg_2365_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_2_U_n_14,
      Q => w_buf_2_load_2_reg_2365(1),
      R => '0'
    );
\w_buf_2_load_2_reg_2365_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_2_U_n_13,
      Q => w_buf_2_load_2_reg_2365(2),
      R => '0'
    );
\w_buf_2_load_2_reg_2365_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_2_U_n_12,
      Q => w_buf_2_load_2_reg_2365(3),
      R => '0'
    );
\w_buf_2_load_2_reg_2365_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_2_U_n_11,
      Q => w_buf_2_load_2_reg_2365(4),
      R => '0'
    );
\w_buf_2_load_2_reg_2365_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_2_U_n_10,
      Q => w_buf_2_load_2_reg_2365(5),
      R => '0'
    );
\w_buf_2_load_2_reg_2365_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_2_U_n_9,
      Q => w_buf_2_load_2_reg_2365(6),
      R => '0'
    );
\w_buf_2_load_2_reg_2365_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_2_U_n_8,
      Q => w_buf_2_load_2_reg_2365(7),
      R => '0'
    );
\w_buf_2_load_3_reg_2605_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_2_U_n_15,
      Q => w_buf_2_load_3_reg_2605(0),
      R => '0'
    );
\w_buf_2_load_3_reg_2605_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_2_U_n_14,
      Q => w_buf_2_load_3_reg_2605(1),
      R => '0'
    );
\w_buf_2_load_3_reg_2605_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_2_U_n_13,
      Q => w_buf_2_load_3_reg_2605(2),
      R => '0'
    );
\w_buf_2_load_3_reg_2605_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_2_U_n_12,
      Q => w_buf_2_load_3_reg_2605(3),
      R => '0'
    );
\w_buf_2_load_3_reg_2605_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_2_U_n_11,
      Q => w_buf_2_load_3_reg_2605(4),
      R => '0'
    );
\w_buf_2_load_3_reg_2605_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_2_U_n_10,
      Q => w_buf_2_load_3_reg_2605(5),
      R => '0'
    );
\w_buf_2_load_3_reg_2605_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_2_U_n_9,
      Q => w_buf_2_load_3_reg_2605(6),
      R => '0'
    );
\w_buf_2_load_3_reg_2605_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_2_U_n_8,
      Q => w_buf_2_load_3_reg_2605(7),
      R => '0'
    );
\w_buf_2_load_4_reg_2685_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_2_U_n_7,
      Q => w_buf_2_load_4_reg_2685(0),
      R => '0'
    );
\w_buf_2_load_4_reg_2685_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_2_U_n_6,
      Q => w_buf_2_load_4_reg_2685(1),
      R => '0'
    );
\w_buf_2_load_4_reg_2685_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_2_U_n_5,
      Q => w_buf_2_load_4_reg_2685(2),
      R => '0'
    );
\w_buf_2_load_4_reg_2685_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_2_U_n_4,
      Q => w_buf_2_load_4_reg_2685(3),
      R => '0'
    );
\w_buf_2_load_4_reg_2685_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_2_U_n_3,
      Q => w_buf_2_load_4_reg_2685(4),
      R => '0'
    );
\w_buf_2_load_4_reg_2685_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_2_U_n_2,
      Q => w_buf_2_load_4_reg_2685(5),
      R => '0'
    );
\w_buf_2_load_4_reg_2685_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_2_U_n_1,
      Q => w_buf_2_load_4_reg_2685(6),
      R => '0'
    );
\w_buf_2_load_4_reg_2685_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_2_U_n_0,
      Q => w_buf_2_load_4_reg_2685(7),
      R => '0'
    );
\w_buf_2_load_5_reg_2930_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_2_U_n_15,
      Q => w_buf_2_load_5_reg_2930(0),
      R => '0'
    );
\w_buf_2_load_5_reg_2930_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_2_U_n_14,
      Q => w_buf_2_load_5_reg_2930(1),
      R => '0'
    );
\w_buf_2_load_5_reg_2930_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_2_U_n_13,
      Q => w_buf_2_load_5_reg_2930(2),
      R => '0'
    );
\w_buf_2_load_5_reg_2930_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_2_U_n_12,
      Q => w_buf_2_load_5_reg_2930(3),
      R => '0'
    );
\w_buf_2_load_5_reg_2930_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_2_U_n_11,
      Q => w_buf_2_load_5_reg_2930(4),
      R => '0'
    );
\w_buf_2_load_5_reg_2930_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_2_U_n_10,
      Q => w_buf_2_load_5_reg_2930(5),
      R => '0'
    );
\w_buf_2_load_5_reg_2930_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_2_U_n_9,
      Q => w_buf_2_load_5_reg_2930(6),
      R => '0'
    );
\w_buf_2_load_5_reg_2930_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_2_U_n_8,
      Q => w_buf_2_load_5_reg_2930(7),
      R => '0'
    );
\w_buf_2_load_6_reg_3010_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_2_U_n_7,
      Q => w_buf_2_load_6_reg_3010(0),
      R => '0'
    );
\w_buf_2_load_6_reg_3010_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_2_U_n_6,
      Q => w_buf_2_load_6_reg_3010(1),
      R => '0'
    );
\w_buf_2_load_6_reg_3010_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_2_U_n_5,
      Q => w_buf_2_load_6_reg_3010(2),
      R => '0'
    );
\w_buf_2_load_6_reg_3010_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_2_U_n_4,
      Q => w_buf_2_load_6_reg_3010(3),
      R => '0'
    );
\w_buf_2_load_6_reg_3010_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_2_U_n_3,
      Q => w_buf_2_load_6_reg_3010(4),
      R => '0'
    );
\w_buf_2_load_6_reg_3010_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_2_U_n_2,
      Q => w_buf_2_load_6_reg_3010(5),
      R => '0'
    );
\w_buf_2_load_6_reg_3010_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_2_U_n_1,
      Q => w_buf_2_load_6_reg_3010(6),
      R => '0'
    );
\w_buf_2_load_6_reg_3010_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_2_U_n_0,
      Q => w_buf_2_load_6_reg_3010(7),
      R => '0'
    );
\w_buf_2_load_7_reg_3090_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_2_U_n_15,
      Q => w_buf_2_load_7_reg_3090(0),
      R => '0'
    );
\w_buf_2_load_7_reg_3090_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_2_U_n_14,
      Q => w_buf_2_load_7_reg_3090(1),
      R => '0'
    );
\w_buf_2_load_7_reg_3090_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_2_U_n_13,
      Q => w_buf_2_load_7_reg_3090(2),
      R => '0'
    );
\w_buf_2_load_7_reg_3090_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_2_U_n_12,
      Q => w_buf_2_load_7_reg_3090(3),
      R => '0'
    );
\w_buf_2_load_7_reg_3090_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_2_U_n_11,
      Q => w_buf_2_load_7_reg_3090(4),
      R => '0'
    );
\w_buf_2_load_7_reg_3090_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_2_U_n_10,
      Q => w_buf_2_load_7_reg_3090(5),
      R => '0'
    );
\w_buf_2_load_7_reg_3090_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_2_U_n_9,
      Q => w_buf_2_load_7_reg_3090(6),
      R => '0'
    );
\w_buf_2_load_7_reg_3090_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_2_U_n_8,
      Q => w_buf_2_load_7_reg_3090(7),
      R => '0'
    );
\w_buf_2_load_8_reg_3170_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_2_U_n_7,
      Q => w_buf_2_load_8_reg_3170(0),
      R => '0'
    );
\w_buf_2_load_8_reg_3170_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_2_U_n_6,
      Q => w_buf_2_load_8_reg_3170(1),
      R => '0'
    );
\w_buf_2_load_8_reg_3170_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_2_U_n_5,
      Q => w_buf_2_load_8_reg_3170(2),
      R => '0'
    );
\w_buf_2_load_8_reg_3170_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_2_U_n_4,
      Q => w_buf_2_load_8_reg_3170(3),
      R => '0'
    );
\w_buf_2_load_8_reg_3170_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_2_U_n_3,
      Q => w_buf_2_load_8_reg_3170(4),
      R => '0'
    );
\w_buf_2_load_8_reg_3170_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_2_U_n_2,
      Q => w_buf_2_load_8_reg_3170(5),
      R => '0'
    );
\w_buf_2_load_8_reg_3170_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_2_U_n_1,
      Q => w_buf_2_load_8_reg_3170(6),
      R => '0'
    );
\w_buf_2_load_8_reg_3170_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_2_U_n_0,
      Q => w_buf_2_load_8_reg_3170(7),
      R => '0'
    );
\w_buf_2_load_reg_2045_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_2_U_n_15,
      Q => w_buf_2_load_reg_2045(0),
      R => '0'
    );
\w_buf_2_load_reg_2045_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_2_U_n_14,
      Q => w_buf_2_load_reg_2045(1),
      R => '0'
    );
\w_buf_2_load_reg_2045_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_2_U_n_13,
      Q => w_buf_2_load_reg_2045(2),
      R => '0'
    );
\w_buf_2_load_reg_2045_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_2_U_n_12,
      Q => w_buf_2_load_reg_2045(3),
      R => '0'
    );
\w_buf_2_load_reg_2045_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_2_U_n_11,
      Q => w_buf_2_load_reg_2045(4),
      R => '0'
    );
\w_buf_2_load_reg_2045_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_2_U_n_10,
      Q => w_buf_2_load_reg_2045(5),
      R => '0'
    );
\w_buf_2_load_reg_2045_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_2_U_n_9,
      Q => w_buf_2_load_reg_2045(6),
      R => '0'
    );
\w_buf_2_load_reg_2045_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_2_U_n_8,
      Q => w_buf_2_load_reg_2045(7),
      R => '0'
    );
w_buf_3_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_15
     port map (
      E(0) => w_buf_10_ce1_local,
      Q(0) => ap_CS_fsm_state26,
      ap_clk => ap_clk,
      \p_0_in__2\ => \p_0_in__2\,
      q0(7) => w_buf_3_U_n_8,
      q0(6) => w_buf_3_U_n_9,
      q0(5) => w_buf_3_U_n_10,
      q0(4) => w_buf_3_U_n_11,
      q0(3) => w_buf_3_U_n_12,
      q0(2) => w_buf_3_U_n_13,
      q0(1) => w_buf_3_U_n_14,
      q0(0) => w_buf_3_U_n_15,
      \q0_reg[7]_0\(0) => w_buf_ce0,
      q1(7) => w_buf_3_U_n_0,
      q1(6) => w_buf_3_U_n_1,
      q1(5) => w_buf_3_U_n_2,
      q1(4) => w_buf_3_U_n_3,
      q1(3) => w_buf_3_U_n_4,
      q1(2) => w_buf_3_U_n_5,
      q1(1) => w_buf_3_U_n_6,
      q1(0) => w_buf_3_U_n_7,
      \q1_reg[0]_0\(0) => grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_n_24,
      w_buf_10_address1_local(2 downto 0) => w_buf_10_address1_local(2 downto 0),
      w_buf_address0(2 downto 0) => w_buf_address0(2 downto 0),
      w_buf_d0(7 downto 0) => grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_w_buf_d0(7 downto 0)
    );
\w_buf_3_load_1_reg_2290_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_3_U_n_7,
      Q => w_buf_3_load_1_reg_2290(0),
      R => '0'
    );
\w_buf_3_load_1_reg_2290_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_3_U_n_6,
      Q => w_buf_3_load_1_reg_2290(1),
      R => '0'
    );
\w_buf_3_load_1_reg_2290_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_3_U_n_5,
      Q => w_buf_3_load_1_reg_2290(2),
      R => '0'
    );
\w_buf_3_load_1_reg_2290_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_3_U_n_4,
      Q => w_buf_3_load_1_reg_2290(3),
      R => '0'
    );
\w_buf_3_load_1_reg_2290_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_3_U_n_3,
      Q => w_buf_3_load_1_reg_2290(4),
      R => '0'
    );
\w_buf_3_load_1_reg_2290_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_3_U_n_2,
      Q => w_buf_3_load_1_reg_2290(5),
      R => '0'
    );
\w_buf_3_load_1_reg_2290_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_3_U_n_1,
      Q => w_buf_3_load_1_reg_2290(6),
      R => '0'
    );
\w_buf_3_load_1_reg_2290_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_3_U_n_0,
      Q => w_buf_3_load_1_reg_2290(7),
      R => '0'
    );
\w_buf_3_load_2_reg_2370_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_3_U_n_15,
      Q => w_buf_3_load_2_reg_2370(0),
      R => '0'
    );
\w_buf_3_load_2_reg_2370_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_3_U_n_14,
      Q => w_buf_3_load_2_reg_2370(1),
      R => '0'
    );
\w_buf_3_load_2_reg_2370_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_3_U_n_13,
      Q => w_buf_3_load_2_reg_2370(2),
      R => '0'
    );
\w_buf_3_load_2_reg_2370_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_3_U_n_12,
      Q => w_buf_3_load_2_reg_2370(3),
      R => '0'
    );
\w_buf_3_load_2_reg_2370_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_3_U_n_11,
      Q => w_buf_3_load_2_reg_2370(4),
      R => '0'
    );
\w_buf_3_load_2_reg_2370_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_3_U_n_10,
      Q => w_buf_3_load_2_reg_2370(5),
      R => '0'
    );
\w_buf_3_load_2_reg_2370_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_3_U_n_9,
      Q => w_buf_3_load_2_reg_2370(6),
      R => '0'
    );
\w_buf_3_load_2_reg_2370_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_3_U_n_8,
      Q => w_buf_3_load_2_reg_2370(7),
      R => '0'
    );
\w_buf_3_load_3_reg_2610_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_3_U_n_15,
      Q => w_buf_3_load_3_reg_2610(0),
      R => '0'
    );
\w_buf_3_load_3_reg_2610_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_3_U_n_14,
      Q => w_buf_3_load_3_reg_2610(1),
      R => '0'
    );
\w_buf_3_load_3_reg_2610_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_3_U_n_13,
      Q => w_buf_3_load_3_reg_2610(2),
      R => '0'
    );
\w_buf_3_load_3_reg_2610_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_3_U_n_12,
      Q => w_buf_3_load_3_reg_2610(3),
      R => '0'
    );
\w_buf_3_load_3_reg_2610_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_3_U_n_11,
      Q => w_buf_3_load_3_reg_2610(4),
      R => '0'
    );
\w_buf_3_load_3_reg_2610_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_3_U_n_10,
      Q => w_buf_3_load_3_reg_2610(5),
      R => '0'
    );
\w_buf_3_load_3_reg_2610_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_3_U_n_9,
      Q => w_buf_3_load_3_reg_2610(6),
      R => '0'
    );
\w_buf_3_load_3_reg_2610_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_3_U_n_8,
      Q => w_buf_3_load_3_reg_2610(7),
      R => '0'
    );
\w_buf_3_load_4_reg_2690_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_3_U_n_7,
      Q => w_buf_3_load_4_reg_2690(0),
      R => '0'
    );
\w_buf_3_load_4_reg_2690_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_3_U_n_6,
      Q => w_buf_3_load_4_reg_2690(1),
      R => '0'
    );
\w_buf_3_load_4_reg_2690_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_3_U_n_5,
      Q => w_buf_3_load_4_reg_2690(2),
      R => '0'
    );
\w_buf_3_load_4_reg_2690_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_3_U_n_4,
      Q => w_buf_3_load_4_reg_2690(3),
      R => '0'
    );
\w_buf_3_load_4_reg_2690_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_3_U_n_3,
      Q => w_buf_3_load_4_reg_2690(4),
      R => '0'
    );
\w_buf_3_load_4_reg_2690_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_3_U_n_2,
      Q => w_buf_3_load_4_reg_2690(5),
      R => '0'
    );
\w_buf_3_load_4_reg_2690_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_3_U_n_1,
      Q => w_buf_3_load_4_reg_2690(6),
      R => '0'
    );
\w_buf_3_load_4_reg_2690_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_3_U_n_0,
      Q => w_buf_3_load_4_reg_2690(7),
      R => '0'
    );
\w_buf_3_load_5_reg_2935_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_3_U_n_15,
      Q => w_buf_3_load_5_reg_2935(0),
      R => '0'
    );
\w_buf_3_load_5_reg_2935_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_3_U_n_14,
      Q => w_buf_3_load_5_reg_2935(1),
      R => '0'
    );
\w_buf_3_load_5_reg_2935_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_3_U_n_13,
      Q => w_buf_3_load_5_reg_2935(2),
      R => '0'
    );
\w_buf_3_load_5_reg_2935_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_3_U_n_12,
      Q => w_buf_3_load_5_reg_2935(3),
      R => '0'
    );
\w_buf_3_load_5_reg_2935_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_3_U_n_11,
      Q => w_buf_3_load_5_reg_2935(4),
      R => '0'
    );
\w_buf_3_load_5_reg_2935_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_3_U_n_10,
      Q => w_buf_3_load_5_reg_2935(5),
      R => '0'
    );
\w_buf_3_load_5_reg_2935_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_3_U_n_9,
      Q => w_buf_3_load_5_reg_2935(6),
      R => '0'
    );
\w_buf_3_load_5_reg_2935_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_3_U_n_8,
      Q => w_buf_3_load_5_reg_2935(7),
      R => '0'
    );
\w_buf_3_load_6_reg_3015_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_3_U_n_7,
      Q => w_buf_3_load_6_reg_3015(0),
      R => '0'
    );
\w_buf_3_load_6_reg_3015_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_3_U_n_6,
      Q => w_buf_3_load_6_reg_3015(1),
      R => '0'
    );
\w_buf_3_load_6_reg_3015_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_3_U_n_5,
      Q => w_buf_3_load_6_reg_3015(2),
      R => '0'
    );
\w_buf_3_load_6_reg_3015_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_3_U_n_4,
      Q => w_buf_3_load_6_reg_3015(3),
      R => '0'
    );
\w_buf_3_load_6_reg_3015_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_3_U_n_3,
      Q => w_buf_3_load_6_reg_3015(4),
      R => '0'
    );
\w_buf_3_load_6_reg_3015_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_3_U_n_2,
      Q => w_buf_3_load_6_reg_3015(5),
      R => '0'
    );
\w_buf_3_load_6_reg_3015_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_3_U_n_1,
      Q => w_buf_3_load_6_reg_3015(6),
      R => '0'
    );
\w_buf_3_load_6_reg_3015_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_3_U_n_0,
      Q => w_buf_3_load_6_reg_3015(7),
      R => '0'
    );
\w_buf_3_load_7_reg_3095_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_3_U_n_15,
      Q => w_buf_3_load_7_reg_3095(0),
      R => '0'
    );
\w_buf_3_load_7_reg_3095_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_3_U_n_14,
      Q => w_buf_3_load_7_reg_3095(1),
      R => '0'
    );
\w_buf_3_load_7_reg_3095_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_3_U_n_13,
      Q => w_buf_3_load_7_reg_3095(2),
      R => '0'
    );
\w_buf_3_load_7_reg_3095_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_3_U_n_12,
      Q => w_buf_3_load_7_reg_3095(3),
      R => '0'
    );
\w_buf_3_load_7_reg_3095_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_3_U_n_11,
      Q => w_buf_3_load_7_reg_3095(4),
      R => '0'
    );
\w_buf_3_load_7_reg_3095_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_3_U_n_10,
      Q => w_buf_3_load_7_reg_3095(5),
      R => '0'
    );
\w_buf_3_load_7_reg_3095_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_3_U_n_9,
      Q => w_buf_3_load_7_reg_3095(6),
      R => '0'
    );
\w_buf_3_load_7_reg_3095_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_3_U_n_8,
      Q => w_buf_3_load_7_reg_3095(7),
      R => '0'
    );
\w_buf_3_load_8_reg_3175_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_3_U_n_7,
      Q => w_buf_3_load_8_reg_3175(0),
      R => '0'
    );
\w_buf_3_load_8_reg_3175_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_3_U_n_6,
      Q => w_buf_3_load_8_reg_3175(1),
      R => '0'
    );
\w_buf_3_load_8_reg_3175_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_3_U_n_5,
      Q => w_buf_3_load_8_reg_3175(2),
      R => '0'
    );
\w_buf_3_load_8_reg_3175_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_3_U_n_4,
      Q => w_buf_3_load_8_reg_3175(3),
      R => '0'
    );
\w_buf_3_load_8_reg_3175_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_3_U_n_3,
      Q => w_buf_3_load_8_reg_3175(4),
      R => '0'
    );
\w_buf_3_load_8_reg_3175_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_3_U_n_2,
      Q => w_buf_3_load_8_reg_3175(5),
      R => '0'
    );
\w_buf_3_load_8_reg_3175_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_3_U_n_1,
      Q => w_buf_3_load_8_reg_3175(6),
      R => '0'
    );
\w_buf_3_load_8_reg_3175_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_3_U_n_0,
      Q => w_buf_3_load_8_reg_3175(7),
      R => '0'
    );
\w_buf_3_load_reg_2050_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_3_U_n_15,
      Q => w_buf_3_load_reg_2050(0),
      R => '0'
    );
\w_buf_3_load_reg_2050_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_3_U_n_14,
      Q => w_buf_3_load_reg_2050(1),
      R => '0'
    );
\w_buf_3_load_reg_2050_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_3_U_n_13,
      Q => w_buf_3_load_reg_2050(2),
      R => '0'
    );
\w_buf_3_load_reg_2050_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_3_U_n_12,
      Q => w_buf_3_load_reg_2050(3),
      R => '0'
    );
\w_buf_3_load_reg_2050_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_3_U_n_11,
      Q => w_buf_3_load_reg_2050(4),
      R => '0'
    );
\w_buf_3_load_reg_2050_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_3_U_n_10,
      Q => w_buf_3_load_reg_2050(5),
      R => '0'
    );
\w_buf_3_load_reg_2050_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_3_U_n_9,
      Q => w_buf_3_load_reg_2050(6),
      R => '0'
    );
\w_buf_3_load_reg_2050_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_3_U_n_8,
      Q => w_buf_3_load_reg_2050(7),
      R => '0'
    );
w_buf_4_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_16
     port map (
      E(0) => w_buf_10_ce1_local,
      Q(0) => ap_CS_fsm_state26,
      ap_clk => ap_clk,
      \p_0_in__3\ => \p_0_in__3\,
      q0(7) => w_buf_4_U_n_8,
      q0(6) => w_buf_4_U_n_9,
      q0(5) => w_buf_4_U_n_10,
      q0(4) => w_buf_4_U_n_11,
      q0(3) => w_buf_4_U_n_12,
      q0(2) => w_buf_4_U_n_13,
      q0(1) => w_buf_4_U_n_14,
      q0(0) => w_buf_4_U_n_15,
      \q0_reg[7]_0\(0) => w_buf_ce0,
      q1(7) => w_buf_4_U_n_0,
      q1(6) => w_buf_4_U_n_1,
      q1(5) => w_buf_4_U_n_2,
      q1(4) => w_buf_4_U_n_3,
      q1(3) => w_buf_4_U_n_4,
      q1(2) => w_buf_4_U_n_5,
      q1(1) => w_buf_4_U_n_6,
      q1(0) => w_buf_4_U_n_7,
      \q1_reg[0]_0\(0) => grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_n_24,
      w_buf_10_address1_local(2 downto 0) => w_buf_10_address1_local(2 downto 0),
      w_buf_address0(2 downto 0) => w_buf_address0(2 downto 0),
      w_buf_d0(7 downto 0) => grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_w_buf_d0(7 downto 0)
    );
\w_buf_4_load_1_reg_2295_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_4_U_n_7,
      Q => w_buf_4_load_1_reg_2295(0),
      R => '0'
    );
\w_buf_4_load_1_reg_2295_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_4_U_n_6,
      Q => w_buf_4_load_1_reg_2295(1),
      R => '0'
    );
\w_buf_4_load_1_reg_2295_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_4_U_n_5,
      Q => w_buf_4_load_1_reg_2295(2),
      R => '0'
    );
\w_buf_4_load_1_reg_2295_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_4_U_n_4,
      Q => w_buf_4_load_1_reg_2295(3),
      R => '0'
    );
\w_buf_4_load_1_reg_2295_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_4_U_n_3,
      Q => w_buf_4_load_1_reg_2295(4),
      R => '0'
    );
\w_buf_4_load_1_reg_2295_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_4_U_n_2,
      Q => w_buf_4_load_1_reg_2295(5),
      R => '0'
    );
\w_buf_4_load_1_reg_2295_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_4_U_n_1,
      Q => w_buf_4_load_1_reg_2295(6),
      R => '0'
    );
\w_buf_4_load_1_reg_2295_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_4_U_n_0,
      Q => w_buf_4_load_1_reg_2295(7),
      R => '0'
    );
\w_buf_4_load_2_reg_2375_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_4_U_n_15,
      Q => w_buf_4_load_2_reg_2375(0),
      R => '0'
    );
\w_buf_4_load_2_reg_2375_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_4_U_n_14,
      Q => w_buf_4_load_2_reg_2375(1),
      R => '0'
    );
\w_buf_4_load_2_reg_2375_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_4_U_n_13,
      Q => w_buf_4_load_2_reg_2375(2),
      R => '0'
    );
\w_buf_4_load_2_reg_2375_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_4_U_n_12,
      Q => w_buf_4_load_2_reg_2375(3),
      R => '0'
    );
\w_buf_4_load_2_reg_2375_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_4_U_n_11,
      Q => w_buf_4_load_2_reg_2375(4),
      R => '0'
    );
\w_buf_4_load_2_reg_2375_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_4_U_n_10,
      Q => w_buf_4_load_2_reg_2375(5),
      R => '0'
    );
\w_buf_4_load_2_reg_2375_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_4_U_n_9,
      Q => w_buf_4_load_2_reg_2375(6),
      R => '0'
    );
\w_buf_4_load_2_reg_2375_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_4_U_n_8,
      Q => w_buf_4_load_2_reg_2375(7),
      R => '0'
    );
\w_buf_4_load_3_reg_2615_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_4_U_n_15,
      Q => w_buf_4_load_3_reg_2615(0),
      R => '0'
    );
\w_buf_4_load_3_reg_2615_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_4_U_n_14,
      Q => w_buf_4_load_3_reg_2615(1),
      R => '0'
    );
\w_buf_4_load_3_reg_2615_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_4_U_n_13,
      Q => w_buf_4_load_3_reg_2615(2),
      R => '0'
    );
\w_buf_4_load_3_reg_2615_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_4_U_n_12,
      Q => w_buf_4_load_3_reg_2615(3),
      R => '0'
    );
\w_buf_4_load_3_reg_2615_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_4_U_n_11,
      Q => w_buf_4_load_3_reg_2615(4),
      R => '0'
    );
\w_buf_4_load_3_reg_2615_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_4_U_n_10,
      Q => w_buf_4_load_3_reg_2615(5),
      R => '0'
    );
\w_buf_4_load_3_reg_2615_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_4_U_n_9,
      Q => w_buf_4_load_3_reg_2615(6),
      R => '0'
    );
\w_buf_4_load_3_reg_2615_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_4_U_n_8,
      Q => w_buf_4_load_3_reg_2615(7),
      R => '0'
    );
\w_buf_4_load_4_reg_2695_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_4_U_n_7,
      Q => w_buf_4_load_4_reg_2695(0),
      R => '0'
    );
\w_buf_4_load_4_reg_2695_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_4_U_n_6,
      Q => w_buf_4_load_4_reg_2695(1),
      R => '0'
    );
\w_buf_4_load_4_reg_2695_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_4_U_n_5,
      Q => w_buf_4_load_4_reg_2695(2),
      R => '0'
    );
\w_buf_4_load_4_reg_2695_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_4_U_n_4,
      Q => w_buf_4_load_4_reg_2695(3),
      R => '0'
    );
\w_buf_4_load_4_reg_2695_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_4_U_n_3,
      Q => w_buf_4_load_4_reg_2695(4),
      R => '0'
    );
\w_buf_4_load_4_reg_2695_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_4_U_n_2,
      Q => w_buf_4_load_4_reg_2695(5),
      R => '0'
    );
\w_buf_4_load_4_reg_2695_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_4_U_n_1,
      Q => w_buf_4_load_4_reg_2695(6),
      R => '0'
    );
\w_buf_4_load_4_reg_2695_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_4_U_n_0,
      Q => w_buf_4_load_4_reg_2695(7),
      R => '0'
    );
\w_buf_4_load_5_reg_2940_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_4_U_n_15,
      Q => w_buf_4_load_5_reg_2940(0),
      R => '0'
    );
\w_buf_4_load_5_reg_2940_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_4_U_n_14,
      Q => w_buf_4_load_5_reg_2940(1),
      R => '0'
    );
\w_buf_4_load_5_reg_2940_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_4_U_n_13,
      Q => w_buf_4_load_5_reg_2940(2),
      R => '0'
    );
\w_buf_4_load_5_reg_2940_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_4_U_n_12,
      Q => w_buf_4_load_5_reg_2940(3),
      R => '0'
    );
\w_buf_4_load_5_reg_2940_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_4_U_n_11,
      Q => w_buf_4_load_5_reg_2940(4),
      R => '0'
    );
\w_buf_4_load_5_reg_2940_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_4_U_n_10,
      Q => w_buf_4_load_5_reg_2940(5),
      R => '0'
    );
\w_buf_4_load_5_reg_2940_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_4_U_n_9,
      Q => w_buf_4_load_5_reg_2940(6),
      R => '0'
    );
\w_buf_4_load_5_reg_2940_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_4_U_n_8,
      Q => w_buf_4_load_5_reg_2940(7),
      R => '0'
    );
\w_buf_4_load_6_reg_3020_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_4_U_n_7,
      Q => w_buf_4_load_6_reg_3020(0),
      R => '0'
    );
\w_buf_4_load_6_reg_3020_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_4_U_n_6,
      Q => w_buf_4_load_6_reg_3020(1),
      R => '0'
    );
\w_buf_4_load_6_reg_3020_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_4_U_n_5,
      Q => w_buf_4_load_6_reg_3020(2),
      R => '0'
    );
\w_buf_4_load_6_reg_3020_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_4_U_n_4,
      Q => w_buf_4_load_6_reg_3020(3),
      R => '0'
    );
\w_buf_4_load_6_reg_3020_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_4_U_n_3,
      Q => w_buf_4_load_6_reg_3020(4),
      R => '0'
    );
\w_buf_4_load_6_reg_3020_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_4_U_n_2,
      Q => w_buf_4_load_6_reg_3020(5),
      R => '0'
    );
\w_buf_4_load_6_reg_3020_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_4_U_n_1,
      Q => w_buf_4_load_6_reg_3020(6),
      R => '0'
    );
\w_buf_4_load_6_reg_3020_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_4_U_n_0,
      Q => w_buf_4_load_6_reg_3020(7),
      R => '0'
    );
\w_buf_4_load_7_reg_3100_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_4_U_n_15,
      Q => w_buf_4_load_7_reg_3100(0),
      R => '0'
    );
\w_buf_4_load_7_reg_3100_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_4_U_n_14,
      Q => w_buf_4_load_7_reg_3100(1),
      R => '0'
    );
\w_buf_4_load_7_reg_3100_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_4_U_n_13,
      Q => w_buf_4_load_7_reg_3100(2),
      R => '0'
    );
\w_buf_4_load_7_reg_3100_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_4_U_n_12,
      Q => w_buf_4_load_7_reg_3100(3),
      R => '0'
    );
\w_buf_4_load_7_reg_3100_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_4_U_n_11,
      Q => w_buf_4_load_7_reg_3100(4),
      R => '0'
    );
\w_buf_4_load_7_reg_3100_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_4_U_n_10,
      Q => w_buf_4_load_7_reg_3100(5),
      R => '0'
    );
\w_buf_4_load_7_reg_3100_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_4_U_n_9,
      Q => w_buf_4_load_7_reg_3100(6),
      R => '0'
    );
\w_buf_4_load_7_reg_3100_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_4_U_n_8,
      Q => w_buf_4_load_7_reg_3100(7),
      R => '0'
    );
\w_buf_4_load_8_reg_3180_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_4_U_n_7,
      Q => w_buf_4_load_8_reg_3180(0),
      R => '0'
    );
\w_buf_4_load_8_reg_3180_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_4_U_n_6,
      Q => w_buf_4_load_8_reg_3180(1),
      R => '0'
    );
\w_buf_4_load_8_reg_3180_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_4_U_n_5,
      Q => w_buf_4_load_8_reg_3180(2),
      R => '0'
    );
\w_buf_4_load_8_reg_3180_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_4_U_n_4,
      Q => w_buf_4_load_8_reg_3180(3),
      R => '0'
    );
\w_buf_4_load_8_reg_3180_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_4_U_n_3,
      Q => w_buf_4_load_8_reg_3180(4),
      R => '0'
    );
\w_buf_4_load_8_reg_3180_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_4_U_n_2,
      Q => w_buf_4_load_8_reg_3180(5),
      R => '0'
    );
\w_buf_4_load_8_reg_3180_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_4_U_n_1,
      Q => w_buf_4_load_8_reg_3180(6),
      R => '0'
    );
\w_buf_4_load_8_reg_3180_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_4_U_n_0,
      Q => w_buf_4_load_8_reg_3180(7),
      R => '0'
    );
\w_buf_4_load_reg_2055_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_4_U_n_15,
      Q => w_buf_4_load_reg_2055(0),
      R => '0'
    );
\w_buf_4_load_reg_2055_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_4_U_n_14,
      Q => w_buf_4_load_reg_2055(1),
      R => '0'
    );
\w_buf_4_load_reg_2055_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_4_U_n_13,
      Q => w_buf_4_load_reg_2055(2),
      R => '0'
    );
\w_buf_4_load_reg_2055_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_4_U_n_12,
      Q => w_buf_4_load_reg_2055(3),
      R => '0'
    );
\w_buf_4_load_reg_2055_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_4_U_n_11,
      Q => w_buf_4_load_reg_2055(4),
      R => '0'
    );
\w_buf_4_load_reg_2055_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_4_U_n_10,
      Q => w_buf_4_load_reg_2055(5),
      R => '0'
    );
\w_buf_4_load_reg_2055_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_4_U_n_9,
      Q => w_buf_4_load_reg_2055(6),
      R => '0'
    );
\w_buf_4_load_reg_2055_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_4_U_n_8,
      Q => w_buf_4_load_reg_2055(7),
      R => '0'
    );
w_buf_5_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_17
     port map (
      E(0) => w_buf_10_ce1_local,
      Q(0) => ap_CS_fsm_state26,
      ap_clk => ap_clk,
      \p_0_in__4\ => \p_0_in__4\,
      q0(7) => w_buf_5_U_n_8,
      q0(6) => w_buf_5_U_n_9,
      q0(5) => w_buf_5_U_n_10,
      q0(4) => w_buf_5_U_n_11,
      q0(3) => w_buf_5_U_n_12,
      q0(2) => w_buf_5_U_n_13,
      q0(1) => w_buf_5_U_n_14,
      q0(0) => w_buf_5_U_n_15,
      \q0_reg[7]_0\(0) => w_buf_ce0,
      q1(7) => w_buf_5_U_n_0,
      q1(6) => w_buf_5_U_n_1,
      q1(5) => w_buf_5_U_n_2,
      q1(4) => w_buf_5_U_n_3,
      q1(3) => w_buf_5_U_n_4,
      q1(2) => w_buf_5_U_n_5,
      q1(1) => w_buf_5_U_n_6,
      q1(0) => w_buf_5_U_n_7,
      \q1_reg[0]_0\(0) => grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_n_24,
      w_buf_10_address1_local(2 downto 0) => w_buf_10_address1_local(2 downto 0),
      w_buf_address0(2 downto 0) => w_buf_address0(2 downto 0),
      w_buf_d0(7 downto 0) => grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_w_buf_d0(7 downto 0)
    );
\w_buf_5_load_1_reg_2300_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_5_U_n_7,
      Q => w_buf_5_load_1_reg_2300(0),
      R => '0'
    );
\w_buf_5_load_1_reg_2300_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_5_U_n_6,
      Q => w_buf_5_load_1_reg_2300(1),
      R => '0'
    );
\w_buf_5_load_1_reg_2300_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_5_U_n_5,
      Q => w_buf_5_load_1_reg_2300(2),
      R => '0'
    );
\w_buf_5_load_1_reg_2300_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_5_U_n_4,
      Q => w_buf_5_load_1_reg_2300(3),
      R => '0'
    );
\w_buf_5_load_1_reg_2300_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_5_U_n_3,
      Q => w_buf_5_load_1_reg_2300(4),
      R => '0'
    );
\w_buf_5_load_1_reg_2300_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_5_U_n_2,
      Q => w_buf_5_load_1_reg_2300(5),
      R => '0'
    );
\w_buf_5_load_1_reg_2300_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_5_U_n_1,
      Q => w_buf_5_load_1_reg_2300(6),
      R => '0'
    );
\w_buf_5_load_1_reg_2300_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_5_U_n_0,
      Q => w_buf_5_load_1_reg_2300(7),
      R => '0'
    );
\w_buf_5_load_2_reg_2380_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_5_U_n_15,
      Q => w_buf_5_load_2_reg_2380(0),
      R => '0'
    );
\w_buf_5_load_2_reg_2380_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_5_U_n_14,
      Q => w_buf_5_load_2_reg_2380(1),
      R => '0'
    );
\w_buf_5_load_2_reg_2380_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_5_U_n_13,
      Q => w_buf_5_load_2_reg_2380(2),
      R => '0'
    );
\w_buf_5_load_2_reg_2380_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_5_U_n_12,
      Q => w_buf_5_load_2_reg_2380(3),
      R => '0'
    );
\w_buf_5_load_2_reg_2380_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_5_U_n_11,
      Q => w_buf_5_load_2_reg_2380(4),
      R => '0'
    );
\w_buf_5_load_2_reg_2380_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_5_U_n_10,
      Q => w_buf_5_load_2_reg_2380(5),
      R => '0'
    );
\w_buf_5_load_2_reg_2380_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_5_U_n_9,
      Q => w_buf_5_load_2_reg_2380(6),
      R => '0'
    );
\w_buf_5_load_2_reg_2380_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_5_U_n_8,
      Q => w_buf_5_load_2_reg_2380(7),
      R => '0'
    );
\w_buf_5_load_3_reg_2620_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_5_U_n_15,
      Q => w_buf_5_load_3_reg_2620(0),
      R => '0'
    );
\w_buf_5_load_3_reg_2620_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_5_U_n_14,
      Q => w_buf_5_load_3_reg_2620(1),
      R => '0'
    );
\w_buf_5_load_3_reg_2620_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_5_U_n_13,
      Q => w_buf_5_load_3_reg_2620(2),
      R => '0'
    );
\w_buf_5_load_3_reg_2620_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_5_U_n_12,
      Q => w_buf_5_load_3_reg_2620(3),
      R => '0'
    );
\w_buf_5_load_3_reg_2620_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_5_U_n_11,
      Q => w_buf_5_load_3_reg_2620(4),
      R => '0'
    );
\w_buf_5_load_3_reg_2620_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_5_U_n_10,
      Q => w_buf_5_load_3_reg_2620(5),
      R => '0'
    );
\w_buf_5_load_3_reg_2620_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_5_U_n_9,
      Q => w_buf_5_load_3_reg_2620(6),
      R => '0'
    );
\w_buf_5_load_3_reg_2620_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_5_U_n_8,
      Q => w_buf_5_load_3_reg_2620(7),
      R => '0'
    );
\w_buf_5_load_4_reg_2700_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_5_U_n_7,
      Q => w_buf_5_load_4_reg_2700(0),
      R => '0'
    );
\w_buf_5_load_4_reg_2700_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_5_U_n_6,
      Q => w_buf_5_load_4_reg_2700(1),
      R => '0'
    );
\w_buf_5_load_4_reg_2700_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_5_U_n_5,
      Q => w_buf_5_load_4_reg_2700(2),
      R => '0'
    );
\w_buf_5_load_4_reg_2700_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_5_U_n_4,
      Q => w_buf_5_load_4_reg_2700(3),
      R => '0'
    );
\w_buf_5_load_4_reg_2700_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_5_U_n_3,
      Q => w_buf_5_load_4_reg_2700(4),
      R => '0'
    );
\w_buf_5_load_4_reg_2700_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_5_U_n_2,
      Q => w_buf_5_load_4_reg_2700(5),
      R => '0'
    );
\w_buf_5_load_4_reg_2700_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_5_U_n_1,
      Q => w_buf_5_load_4_reg_2700(6),
      R => '0'
    );
\w_buf_5_load_4_reg_2700_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_5_U_n_0,
      Q => w_buf_5_load_4_reg_2700(7),
      R => '0'
    );
\w_buf_5_load_5_reg_2945_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_5_U_n_15,
      Q => w_buf_5_load_5_reg_2945(0),
      R => '0'
    );
\w_buf_5_load_5_reg_2945_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_5_U_n_14,
      Q => w_buf_5_load_5_reg_2945(1),
      R => '0'
    );
\w_buf_5_load_5_reg_2945_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_5_U_n_13,
      Q => w_buf_5_load_5_reg_2945(2),
      R => '0'
    );
\w_buf_5_load_5_reg_2945_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_5_U_n_12,
      Q => w_buf_5_load_5_reg_2945(3),
      R => '0'
    );
\w_buf_5_load_5_reg_2945_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_5_U_n_11,
      Q => w_buf_5_load_5_reg_2945(4),
      R => '0'
    );
\w_buf_5_load_5_reg_2945_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_5_U_n_10,
      Q => w_buf_5_load_5_reg_2945(5),
      R => '0'
    );
\w_buf_5_load_5_reg_2945_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_5_U_n_9,
      Q => w_buf_5_load_5_reg_2945(6),
      R => '0'
    );
\w_buf_5_load_5_reg_2945_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_5_U_n_8,
      Q => w_buf_5_load_5_reg_2945(7),
      R => '0'
    );
\w_buf_5_load_6_reg_3025_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_5_U_n_7,
      Q => w_buf_5_load_6_reg_3025(0),
      R => '0'
    );
\w_buf_5_load_6_reg_3025_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_5_U_n_6,
      Q => w_buf_5_load_6_reg_3025(1),
      R => '0'
    );
\w_buf_5_load_6_reg_3025_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_5_U_n_5,
      Q => w_buf_5_load_6_reg_3025(2),
      R => '0'
    );
\w_buf_5_load_6_reg_3025_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_5_U_n_4,
      Q => w_buf_5_load_6_reg_3025(3),
      R => '0'
    );
\w_buf_5_load_6_reg_3025_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_5_U_n_3,
      Q => w_buf_5_load_6_reg_3025(4),
      R => '0'
    );
\w_buf_5_load_6_reg_3025_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_5_U_n_2,
      Q => w_buf_5_load_6_reg_3025(5),
      R => '0'
    );
\w_buf_5_load_6_reg_3025_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_5_U_n_1,
      Q => w_buf_5_load_6_reg_3025(6),
      R => '0'
    );
\w_buf_5_load_6_reg_3025_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_5_U_n_0,
      Q => w_buf_5_load_6_reg_3025(7),
      R => '0'
    );
\w_buf_5_load_7_reg_3105_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_5_U_n_15,
      Q => w_buf_5_load_7_reg_3105(0),
      R => '0'
    );
\w_buf_5_load_7_reg_3105_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_5_U_n_14,
      Q => w_buf_5_load_7_reg_3105(1),
      R => '0'
    );
\w_buf_5_load_7_reg_3105_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_5_U_n_13,
      Q => w_buf_5_load_7_reg_3105(2),
      R => '0'
    );
\w_buf_5_load_7_reg_3105_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_5_U_n_12,
      Q => w_buf_5_load_7_reg_3105(3),
      R => '0'
    );
\w_buf_5_load_7_reg_3105_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_5_U_n_11,
      Q => w_buf_5_load_7_reg_3105(4),
      R => '0'
    );
\w_buf_5_load_7_reg_3105_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_5_U_n_10,
      Q => w_buf_5_load_7_reg_3105(5),
      R => '0'
    );
\w_buf_5_load_7_reg_3105_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_5_U_n_9,
      Q => w_buf_5_load_7_reg_3105(6),
      R => '0'
    );
\w_buf_5_load_7_reg_3105_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_5_U_n_8,
      Q => w_buf_5_load_7_reg_3105(7),
      R => '0'
    );
\w_buf_5_load_8_reg_3185_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_5_U_n_7,
      Q => w_buf_5_load_8_reg_3185(0),
      R => '0'
    );
\w_buf_5_load_8_reg_3185_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_5_U_n_6,
      Q => w_buf_5_load_8_reg_3185(1),
      R => '0'
    );
\w_buf_5_load_8_reg_3185_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_5_U_n_5,
      Q => w_buf_5_load_8_reg_3185(2),
      R => '0'
    );
\w_buf_5_load_8_reg_3185_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_5_U_n_4,
      Q => w_buf_5_load_8_reg_3185(3),
      R => '0'
    );
\w_buf_5_load_8_reg_3185_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_5_U_n_3,
      Q => w_buf_5_load_8_reg_3185(4),
      R => '0'
    );
\w_buf_5_load_8_reg_3185_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_5_U_n_2,
      Q => w_buf_5_load_8_reg_3185(5),
      R => '0'
    );
\w_buf_5_load_8_reg_3185_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_5_U_n_1,
      Q => w_buf_5_load_8_reg_3185(6),
      R => '0'
    );
\w_buf_5_load_8_reg_3185_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_5_U_n_0,
      Q => w_buf_5_load_8_reg_3185(7),
      R => '0'
    );
\w_buf_5_load_reg_2060_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_5_U_n_15,
      Q => w_buf_5_load_reg_2060(0),
      R => '0'
    );
\w_buf_5_load_reg_2060_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_5_U_n_14,
      Q => w_buf_5_load_reg_2060(1),
      R => '0'
    );
\w_buf_5_load_reg_2060_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_5_U_n_13,
      Q => w_buf_5_load_reg_2060(2),
      R => '0'
    );
\w_buf_5_load_reg_2060_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_5_U_n_12,
      Q => w_buf_5_load_reg_2060(3),
      R => '0'
    );
\w_buf_5_load_reg_2060_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_5_U_n_11,
      Q => w_buf_5_load_reg_2060(4),
      R => '0'
    );
\w_buf_5_load_reg_2060_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_5_U_n_10,
      Q => w_buf_5_load_reg_2060(5),
      R => '0'
    );
\w_buf_5_load_reg_2060_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_5_U_n_9,
      Q => w_buf_5_load_reg_2060(6),
      R => '0'
    );
\w_buf_5_load_reg_2060_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_5_U_n_8,
      Q => w_buf_5_load_reg_2060(7),
      R => '0'
    );
w_buf_6_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_18
     port map (
      E(0) => w_buf_10_ce1_local,
      Q(0) => ap_CS_fsm_state26,
      ap_clk => ap_clk,
      \p_0_in__5\ => \p_0_in__5\,
      q0(7) => w_buf_6_U_n_8,
      q0(6) => w_buf_6_U_n_9,
      q0(5) => w_buf_6_U_n_10,
      q0(4) => w_buf_6_U_n_11,
      q0(3) => w_buf_6_U_n_12,
      q0(2) => w_buf_6_U_n_13,
      q0(1) => w_buf_6_U_n_14,
      q0(0) => w_buf_6_U_n_15,
      \q0_reg[7]_0\(0) => w_buf_ce0,
      q1(7) => w_buf_6_U_n_0,
      q1(6) => w_buf_6_U_n_1,
      q1(5) => w_buf_6_U_n_2,
      q1(4) => w_buf_6_U_n_3,
      q1(3) => w_buf_6_U_n_4,
      q1(2) => w_buf_6_U_n_5,
      q1(1) => w_buf_6_U_n_6,
      q1(0) => w_buf_6_U_n_7,
      \q1_reg[0]_0\(0) => grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_n_24,
      w_buf_10_address1_local(2 downto 0) => w_buf_10_address1_local(2 downto 0),
      w_buf_address0(2 downto 0) => w_buf_address0(2 downto 0),
      w_buf_d0(7 downto 0) => grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_w_buf_d0(7 downto 0)
    );
\w_buf_6_load_1_reg_2305_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_6_U_n_7,
      Q => w_buf_6_load_1_reg_2305(0),
      R => '0'
    );
\w_buf_6_load_1_reg_2305_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_6_U_n_6,
      Q => w_buf_6_load_1_reg_2305(1),
      R => '0'
    );
\w_buf_6_load_1_reg_2305_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_6_U_n_5,
      Q => w_buf_6_load_1_reg_2305(2),
      R => '0'
    );
\w_buf_6_load_1_reg_2305_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_6_U_n_4,
      Q => w_buf_6_load_1_reg_2305(3),
      R => '0'
    );
\w_buf_6_load_1_reg_2305_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_6_U_n_3,
      Q => w_buf_6_load_1_reg_2305(4),
      R => '0'
    );
\w_buf_6_load_1_reg_2305_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_6_U_n_2,
      Q => w_buf_6_load_1_reg_2305(5),
      R => '0'
    );
\w_buf_6_load_1_reg_2305_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_6_U_n_1,
      Q => w_buf_6_load_1_reg_2305(6),
      R => '0'
    );
\w_buf_6_load_1_reg_2305_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_6_U_n_0,
      Q => w_buf_6_load_1_reg_2305(7),
      R => '0'
    );
\w_buf_6_load_2_reg_2385_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_6_U_n_15,
      Q => w_buf_6_load_2_reg_2385(0),
      R => '0'
    );
\w_buf_6_load_2_reg_2385_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_6_U_n_14,
      Q => w_buf_6_load_2_reg_2385(1),
      R => '0'
    );
\w_buf_6_load_2_reg_2385_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_6_U_n_13,
      Q => w_buf_6_load_2_reg_2385(2),
      R => '0'
    );
\w_buf_6_load_2_reg_2385_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_6_U_n_12,
      Q => w_buf_6_load_2_reg_2385(3),
      R => '0'
    );
\w_buf_6_load_2_reg_2385_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_6_U_n_11,
      Q => w_buf_6_load_2_reg_2385(4),
      R => '0'
    );
\w_buf_6_load_2_reg_2385_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_6_U_n_10,
      Q => w_buf_6_load_2_reg_2385(5),
      R => '0'
    );
\w_buf_6_load_2_reg_2385_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_6_U_n_9,
      Q => w_buf_6_load_2_reg_2385(6),
      R => '0'
    );
\w_buf_6_load_2_reg_2385_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_6_U_n_8,
      Q => w_buf_6_load_2_reg_2385(7),
      R => '0'
    );
\w_buf_6_load_3_reg_2625_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_6_U_n_15,
      Q => w_buf_6_load_3_reg_2625(0),
      R => '0'
    );
\w_buf_6_load_3_reg_2625_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_6_U_n_14,
      Q => w_buf_6_load_3_reg_2625(1),
      R => '0'
    );
\w_buf_6_load_3_reg_2625_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_6_U_n_13,
      Q => w_buf_6_load_3_reg_2625(2),
      R => '0'
    );
\w_buf_6_load_3_reg_2625_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_6_U_n_12,
      Q => w_buf_6_load_3_reg_2625(3),
      R => '0'
    );
\w_buf_6_load_3_reg_2625_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_6_U_n_11,
      Q => w_buf_6_load_3_reg_2625(4),
      R => '0'
    );
\w_buf_6_load_3_reg_2625_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_6_U_n_10,
      Q => w_buf_6_load_3_reg_2625(5),
      R => '0'
    );
\w_buf_6_load_3_reg_2625_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_6_U_n_9,
      Q => w_buf_6_load_3_reg_2625(6),
      R => '0'
    );
\w_buf_6_load_3_reg_2625_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_6_U_n_8,
      Q => w_buf_6_load_3_reg_2625(7),
      R => '0'
    );
\w_buf_6_load_4_reg_2705_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_6_U_n_7,
      Q => w_buf_6_load_4_reg_2705(0),
      R => '0'
    );
\w_buf_6_load_4_reg_2705_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_6_U_n_6,
      Q => w_buf_6_load_4_reg_2705(1),
      R => '0'
    );
\w_buf_6_load_4_reg_2705_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_6_U_n_5,
      Q => w_buf_6_load_4_reg_2705(2),
      R => '0'
    );
\w_buf_6_load_4_reg_2705_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_6_U_n_4,
      Q => w_buf_6_load_4_reg_2705(3),
      R => '0'
    );
\w_buf_6_load_4_reg_2705_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_6_U_n_3,
      Q => w_buf_6_load_4_reg_2705(4),
      R => '0'
    );
\w_buf_6_load_4_reg_2705_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_6_U_n_2,
      Q => w_buf_6_load_4_reg_2705(5),
      R => '0'
    );
\w_buf_6_load_4_reg_2705_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_6_U_n_1,
      Q => w_buf_6_load_4_reg_2705(6),
      R => '0'
    );
\w_buf_6_load_4_reg_2705_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_6_U_n_0,
      Q => w_buf_6_load_4_reg_2705(7),
      R => '0'
    );
\w_buf_6_load_5_reg_2950_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_6_U_n_15,
      Q => w_buf_6_load_5_reg_2950(0),
      R => '0'
    );
\w_buf_6_load_5_reg_2950_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_6_U_n_14,
      Q => w_buf_6_load_5_reg_2950(1),
      R => '0'
    );
\w_buf_6_load_5_reg_2950_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_6_U_n_13,
      Q => w_buf_6_load_5_reg_2950(2),
      R => '0'
    );
\w_buf_6_load_5_reg_2950_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_6_U_n_12,
      Q => w_buf_6_load_5_reg_2950(3),
      R => '0'
    );
\w_buf_6_load_5_reg_2950_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_6_U_n_11,
      Q => w_buf_6_load_5_reg_2950(4),
      R => '0'
    );
\w_buf_6_load_5_reg_2950_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_6_U_n_10,
      Q => w_buf_6_load_5_reg_2950(5),
      R => '0'
    );
\w_buf_6_load_5_reg_2950_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_6_U_n_9,
      Q => w_buf_6_load_5_reg_2950(6),
      R => '0'
    );
\w_buf_6_load_5_reg_2950_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_6_U_n_8,
      Q => w_buf_6_load_5_reg_2950(7),
      R => '0'
    );
\w_buf_6_load_6_reg_3030_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_6_U_n_7,
      Q => w_buf_6_load_6_reg_3030(0),
      R => '0'
    );
\w_buf_6_load_6_reg_3030_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_6_U_n_6,
      Q => w_buf_6_load_6_reg_3030(1),
      R => '0'
    );
\w_buf_6_load_6_reg_3030_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_6_U_n_5,
      Q => w_buf_6_load_6_reg_3030(2),
      R => '0'
    );
\w_buf_6_load_6_reg_3030_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_6_U_n_4,
      Q => w_buf_6_load_6_reg_3030(3),
      R => '0'
    );
\w_buf_6_load_6_reg_3030_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_6_U_n_3,
      Q => w_buf_6_load_6_reg_3030(4),
      R => '0'
    );
\w_buf_6_load_6_reg_3030_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_6_U_n_2,
      Q => w_buf_6_load_6_reg_3030(5),
      R => '0'
    );
\w_buf_6_load_6_reg_3030_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_6_U_n_1,
      Q => w_buf_6_load_6_reg_3030(6),
      R => '0'
    );
\w_buf_6_load_6_reg_3030_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_6_U_n_0,
      Q => w_buf_6_load_6_reg_3030(7),
      R => '0'
    );
\w_buf_6_load_7_reg_3110_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_6_U_n_15,
      Q => w_buf_6_load_7_reg_3110(0),
      R => '0'
    );
\w_buf_6_load_7_reg_3110_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_6_U_n_14,
      Q => w_buf_6_load_7_reg_3110(1),
      R => '0'
    );
\w_buf_6_load_7_reg_3110_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_6_U_n_13,
      Q => w_buf_6_load_7_reg_3110(2),
      R => '0'
    );
\w_buf_6_load_7_reg_3110_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_6_U_n_12,
      Q => w_buf_6_load_7_reg_3110(3),
      R => '0'
    );
\w_buf_6_load_7_reg_3110_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_6_U_n_11,
      Q => w_buf_6_load_7_reg_3110(4),
      R => '0'
    );
\w_buf_6_load_7_reg_3110_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_6_U_n_10,
      Q => w_buf_6_load_7_reg_3110(5),
      R => '0'
    );
\w_buf_6_load_7_reg_3110_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_6_U_n_9,
      Q => w_buf_6_load_7_reg_3110(6),
      R => '0'
    );
\w_buf_6_load_7_reg_3110_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_6_U_n_8,
      Q => w_buf_6_load_7_reg_3110(7),
      R => '0'
    );
\w_buf_6_load_8_reg_3190_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_6_U_n_7,
      Q => w_buf_6_load_8_reg_3190(0),
      R => '0'
    );
\w_buf_6_load_8_reg_3190_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_6_U_n_6,
      Q => w_buf_6_load_8_reg_3190(1),
      R => '0'
    );
\w_buf_6_load_8_reg_3190_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_6_U_n_5,
      Q => w_buf_6_load_8_reg_3190(2),
      R => '0'
    );
\w_buf_6_load_8_reg_3190_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_6_U_n_4,
      Q => w_buf_6_load_8_reg_3190(3),
      R => '0'
    );
\w_buf_6_load_8_reg_3190_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_6_U_n_3,
      Q => w_buf_6_load_8_reg_3190(4),
      R => '0'
    );
\w_buf_6_load_8_reg_3190_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_6_U_n_2,
      Q => w_buf_6_load_8_reg_3190(5),
      R => '0'
    );
\w_buf_6_load_8_reg_3190_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_6_U_n_1,
      Q => w_buf_6_load_8_reg_3190(6),
      R => '0'
    );
\w_buf_6_load_8_reg_3190_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_6_U_n_0,
      Q => w_buf_6_load_8_reg_3190(7),
      R => '0'
    );
\w_buf_6_load_reg_2065_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_6_U_n_15,
      Q => w_buf_6_load_reg_2065(0),
      R => '0'
    );
\w_buf_6_load_reg_2065_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_6_U_n_14,
      Q => w_buf_6_load_reg_2065(1),
      R => '0'
    );
\w_buf_6_load_reg_2065_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_6_U_n_13,
      Q => w_buf_6_load_reg_2065(2),
      R => '0'
    );
\w_buf_6_load_reg_2065_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_6_U_n_12,
      Q => w_buf_6_load_reg_2065(3),
      R => '0'
    );
\w_buf_6_load_reg_2065_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_6_U_n_11,
      Q => w_buf_6_load_reg_2065(4),
      R => '0'
    );
\w_buf_6_load_reg_2065_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_6_U_n_10,
      Q => w_buf_6_load_reg_2065(5),
      R => '0'
    );
\w_buf_6_load_reg_2065_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_6_U_n_9,
      Q => w_buf_6_load_reg_2065(6),
      R => '0'
    );
\w_buf_6_load_reg_2065_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_6_U_n_8,
      Q => w_buf_6_load_reg_2065(7),
      R => '0'
    );
w_buf_7_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_19
     port map (
      E(0) => w_buf_10_ce1_local,
      Q(0) => ap_CS_fsm_state26,
      ap_clk => ap_clk,
      \p_0_in__6\ => \p_0_in__6\,
      q0(7) => w_buf_7_U_n_8,
      q0(6) => w_buf_7_U_n_9,
      q0(5) => w_buf_7_U_n_10,
      q0(4) => w_buf_7_U_n_11,
      q0(3) => w_buf_7_U_n_12,
      q0(2) => w_buf_7_U_n_13,
      q0(1) => w_buf_7_U_n_14,
      q0(0) => w_buf_7_U_n_15,
      \q0_reg[7]_0\(0) => w_buf_ce0,
      q1(7) => w_buf_7_U_n_0,
      q1(6) => w_buf_7_U_n_1,
      q1(5) => w_buf_7_U_n_2,
      q1(4) => w_buf_7_U_n_3,
      q1(3) => w_buf_7_U_n_4,
      q1(2) => w_buf_7_U_n_5,
      q1(1) => w_buf_7_U_n_6,
      q1(0) => w_buf_7_U_n_7,
      \q1_reg[0]_0\(0) => grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_n_24,
      w_buf_10_address1_local(2 downto 0) => w_buf_10_address1_local(2 downto 0),
      w_buf_address0(2 downto 0) => w_buf_address0(2 downto 0),
      w_buf_d0(7 downto 0) => grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_w_buf_d0(7 downto 0)
    );
\w_buf_7_load_1_reg_2310_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_7_U_n_7,
      Q => w_buf_7_load_1_reg_2310(0),
      R => '0'
    );
\w_buf_7_load_1_reg_2310_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_7_U_n_6,
      Q => w_buf_7_load_1_reg_2310(1),
      R => '0'
    );
\w_buf_7_load_1_reg_2310_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_7_U_n_5,
      Q => w_buf_7_load_1_reg_2310(2),
      R => '0'
    );
\w_buf_7_load_1_reg_2310_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_7_U_n_4,
      Q => w_buf_7_load_1_reg_2310(3),
      R => '0'
    );
\w_buf_7_load_1_reg_2310_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_7_U_n_3,
      Q => w_buf_7_load_1_reg_2310(4),
      R => '0'
    );
\w_buf_7_load_1_reg_2310_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_7_U_n_2,
      Q => w_buf_7_load_1_reg_2310(5),
      R => '0'
    );
\w_buf_7_load_1_reg_2310_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_7_U_n_1,
      Q => w_buf_7_load_1_reg_2310(6),
      R => '0'
    );
\w_buf_7_load_1_reg_2310_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_7_U_n_0,
      Q => w_buf_7_load_1_reg_2310(7),
      R => '0'
    );
\w_buf_7_load_2_reg_2390_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_7_U_n_15,
      Q => w_buf_7_load_2_reg_2390(0),
      R => '0'
    );
\w_buf_7_load_2_reg_2390_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_7_U_n_14,
      Q => w_buf_7_load_2_reg_2390(1),
      R => '0'
    );
\w_buf_7_load_2_reg_2390_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_7_U_n_13,
      Q => w_buf_7_load_2_reg_2390(2),
      R => '0'
    );
\w_buf_7_load_2_reg_2390_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_7_U_n_12,
      Q => w_buf_7_load_2_reg_2390(3),
      R => '0'
    );
\w_buf_7_load_2_reg_2390_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_7_U_n_11,
      Q => w_buf_7_load_2_reg_2390(4),
      R => '0'
    );
\w_buf_7_load_2_reg_2390_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_7_U_n_10,
      Q => w_buf_7_load_2_reg_2390(5),
      R => '0'
    );
\w_buf_7_load_2_reg_2390_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_7_U_n_9,
      Q => w_buf_7_load_2_reg_2390(6),
      R => '0'
    );
\w_buf_7_load_2_reg_2390_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_7_U_n_8,
      Q => w_buf_7_load_2_reg_2390(7),
      R => '0'
    );
\w_buf_7_load_3_reg_2630_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_7_U_n_15,
      Q => w_buf_7_load_3_reg_2630(0),
      R => '0'
    );
\w_buf_7_load_3_reg_2630_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_7_U_n_14,
      Q => w_buf_7_load_3_reg_2630(1),
      R => '0'
    );
\w_buf_7_load_3_reg_2630_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_7_U_n_13,
      Q => w_buf_7_load_3_reg_2630(2),
      R => '0'
    );
\w_buf_7_load_3_reg_2630_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_7_U_n_12,
      Q => w_buf_7_load_3_reg_2630(3),
      R => '0'
    );
\w_buf_7_load_3_reg_2630_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_7_U_n_11,
      Q => w_buf_7_load_3_reg_2630(4),
      R => '0'
    );
\w_buf_7_load_3_reg_2630_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_7_U_n_10,
      Q => w_buf_7_load_3_reg_2630(5),
      R => '0'
    );
\w_buf_7_load_3_reg_2630_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_7_U_n_9,
      Q => w_buf_7_load_3_reg_2630(6),
      R => '0'
    );
\w_buf_7_load_3_reg_2630_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_7_U_n_8,
      Q => w_buf_7_load_3_reg_2630(7),
      R => '0'
    );
\w_buf_7_load_4_reg_2710_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_7_U_n_7,
      Q => w_buf_7_load_4_reg_2710(0),
      R => '0'
    );
\w_buf_7_load_4_reg_2710_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_7_U_n_6,
      Q => w_buf_7_load_4_reg_2710(1),
      R => '0'
    );
\w_buf_7_load_4_reg_2710_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_7_U_n_5,
      Q => w_buf_7_load_4_reg_2710(2),
      R => '0'
    );
\w_buf_7_load_4_reg_2710_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_7_U_n_4,
      Q => w_buf_7_load_4_reg_2710(3),
      R => '0'
    );
\w_buf_7_load_4_reg_2710_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_7_U_n_3,
      Q => w_buf_7_load_4_reg_2710(4),
      R => '0'
    );
\w_buf_7_load_4_reg_2710_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_7_U_n_2,
      Q => w_buf_7_load_4_reg_2710(5),
      R => '0'
    );
\w_buf_7_load_4_reg_2710_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_7_U_n_1,
      Q => w_buf_7_load_4_reg_2710(6),
      R => '0'
    );
\w_buf_7_load_4_reg_2710_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_7_U_n_0,
      Q => w_buf_7_load_4_reg_2710(7),
      R => '0'
    );
\w_buf_7_load_5_reg_2955_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_7_U_n_15,
      Q => w_buf_7_load_5_reg_2955(0),
      R => '0'
    );
\w_buf_7_load_5_reg_2955_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_7_U_n_14,
      Q => w_buf_7_load_5_reg_2955(1),
      R => '0'
    );
\w_buf_7_load_5_reg_2955_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_7_U_n_13,
      Q => w_buf_7_load_5_reg_2955(2),
      R => '0'
    );
\w_buf_7_load_5_reg_2955_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_7_U_n_12,
      Q => w_buf_7_load_5_reg_2955(3),
      R => '0'
    );
\w_buf_7_load_5_reg_2955_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_7_U_n_11,
      Q => w_buf_7_load_5_reg_2955(4),
      R => '0'
    );
\w_buf_7_load_5_reg_2955_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_7_U_n_10,
      Q => w_buf_7_load_5_reg_2955(5),
      R => '0'
    );
\w_buf_7_load_5_reg_2955_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_7_U_n_9,
      Q => w_buf_7_load_5_reg_2955(6),
      R => '0'
    );
\w_buf_7_load_5_reg_2955_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_7_U_n_8,
      Q => w_buf_7_load_5_reg_2955(7),
      R => '0'
    );
\w_buf_7_load_6_reg_3035_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_7_U_n_7,
      Q => w_buf_7_load_6_reg_3035(0),
      R => '0'
    );
\w_buf_7_load_6_reg_3035_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_7_U_n_6,
      Q => w_buf_7_load_6_reg_3035(1),
      R => '0'
    );
\w_buf_7_load_6_reg_3035_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_7_U_n_5,
      Q => w_buf_7_load_6_reg_3035(2),
      R => '0'
    );
\w_buf_7_load_6_reg_3035_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_7_U_n_4,
      Q => w_buf_7_load_6_reg_3035(3),
      R => '0'
    );
\w_buf_7_load_6_reg_3035_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_7_U_n_3,
      Q => w_buf_7_load_6_reg_3035(4),
      R => '0'
    );
\w_buf_7_load_6_reg_3035_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_7_U_n_2,
      Q => w_buf_7_load_6_reg_3035(5),
      R => '0'
    );
\w_buf_7_load_6_reg_3035_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_7_U_n_1,
      Q => w_buf_7_load_6_reg_3035(6),
      R => '0'
    );
\w_buf_7_load_6_reg_3035_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_7_U_n_0,
      Q => w_buf_7_load_6_reg_3035(7),
      R => '0'
    );
\w_buf_7_load_7_reg_3115_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_7_U_n_15,
      Q => w_buf_7_load_7_reg_3115(0),
      R => '0'
    );
\w_buf_7_load_7_reg_3115_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_7_U_n_14,
      Q => w_buf_7_load_7_reg_3115(1),
      R => '0'
    );
\w_buf_7_load_7_reg_3115_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_7_U_n_13,
      Q => w_buf_7_load_7_reg_3115(2),
      R => '0'
    );
\w_buf_7_load_7_reg_3115_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_7_U_n_12,
      Q => w_buf_7_load_7_reg_3115(3),
      R => '0'
    );
\w_buf_7_load_7_reg_3115_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_7_U_n_11,
      Q => w_buf_7_load_7_reg_3115(4),
      R => '0'
    );
\w_buf_7_load_7_reg_3115_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_7_U_n_10,
      Q => w_buf_7_load_7_reg_3115(5),
      R => '0'
    );
\w_buf_7_load_7_reg_3115_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_7_U_n_9,
      Q => w_buf_7_load_7_reg_3115(6),
      R => '0'
    );
\w_buf_7_load_7_reg_3115_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_7_U_n_8,
      Q => w_buf_7_load_7_reg_3115(7),
      R => '0'
    );
\w_buf_7_load_8_reg_3195_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_7_U_n_7,
      Q => w_buf_7_load_8_reg_3195(0),
      R => '0'
    );
\w_buf_7_load_8_reg_3195_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_7_U_n_6,
      Q => w_buf_7_load_8_reg_3195(1),
      R => '0'
    );
\w_buf_7_load_8_reg_3195_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_7_U_n_5,
      Q => w_buf_7_load_8_reg_3195(2),
      R => '0'
    );
\w_buf_7_load_8_reg_3195_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_7_U_n_4,
      Q => w_buf_7_load_8_reg_3195(3),
      R => '0'
    );
\w_buf_7_load_8_reg_3195_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_7_U_n_3,
      Q => w_buf_7_load_8_reg_3195(4),
      R => '0'
    );
\w_buf_7_load_8_reg_3195_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_7_U_n_2,
      Q => w_buf_7_load_8_reg_3195(5),
      R => '0'
    );
\w_buf_7_load_8_reg_3195_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_7_U_n_1,
      Q => w_buf_7_load_8_reg_3195(6),
      R => '0'
    );
\w_buf_7_load_8_reg_3195_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_7_U_n_0,
      Q => w_buf_7_load_8_reg_3195(7),
      R => '0'
    );
\w_buf_7_load_reg_2070_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_7_U_n_15,
      Q => w_buf_7_load_reg_2070(0),
      R => '0'
    );
\w_buf_7_load_reg_2070_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_7_U_n_14,
      Q => w_buf_7_load_reg_2070(1),
      R => '0'
    );
\w_buf_7_load_reg_2070_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_7_U_n_13,
      Q => w_buf_7_load_reg_2070(2),
      R => '0'
    );
\w_buf_7_load_reg_2070_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_7_U_n_12,
      Q => w_buf_7_load_reg_2070(3),
      R => '0'
    );
\w_buf_7_load_reg_2070_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_7_U_n_11,
      Q => w_buf_7_load_reg_2070(4),
      R => '0'
    );
\w_buf_7_load_reg_2070_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_7_U_n_10,
      Q => w_buf_7_load_reg_2070(5),
      R => '0'
    );
\w_buf_7_load_reg_2070_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_7_U_n_9,
      Q => w_buf_7_load_reg_2070(6),
      R => '0'
    );
\w_buf_7_load_reg_2070_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_7_U_n_8,
      Q => w_buf_7_load_reg_2070(7),
      R => '0'
    );
w_buf_8_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_20
     port map (
      E(0) => w_buf_10_ce1_local,
      Q(0) => ap_CS_fsm_state26,
      ap_clk => ap_clk,
      \p_0_in__7\ => \p_0_in__7\,
      q0(7) => w_buf_8_U_n_8,
      q0(6) => w_buf_8_U_n_9,
      q0(5) => w_buf_8_U_n_10,
      q0(4) => w_buf_8_U_n_11,
      q0(3) => w_buf_8_U_n_12,
      q0(2) => w_buf_8_U_n_13,
      q0(1) => w_buf_8_U_n_14,
      q0(0) => w_buf_8_U_n_15,
      \q0_reg[7]_0\(0) => w_buf_ce0,
      q1(7) => w_buf_8_U_n_0,
      q1(6) => w_buf_8_U_n_1,
      q1(5) => w_buf_8_U_n_2,
      q1(4) => w_buf_8_U_n_3,
      q1(3) => w_buf_8_U_n_4,
      q1(2) => w_buf_8_U_n_5,
      q1(1) => w_buf_8_U_n_6,
      q1(0) => w_buf_8_U_n_7,
      \q1_reg[0]_0\(0) => grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_n_24,
      w_buf_10_address1_local(2 downto 0) => w_buf_10_address1_local(2 downto 0),
      w_buf_address0(2 downto 0) => w_buf_address0(2 downto 0),
      w_buf_d0(7 downto 0) => grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_w_buf_d0(7 downto 0)
    );
\w_buf_8_load_1_reg_2315_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_8_U_n_7,
      Q => w_buf_8_load_1_reg_2315(0),
      R => '0'
    );
\w_buf_8_load_1_reg_2315_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_8_U_n_6,
      Q => w_buf_8_load_1_reg_2315(1),
      R => '0'
    );
\w_buf_8_load_1_reg_2315_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_8_U_n_5,
      Q => w_buf_8_load_1_reg_2315(2),
      R => '0'
    );
\w_buf_8_load_1_reg_2315_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_8_U_n_4,
      Q => w_buf_8_load_1_reg_2315(3),
      R => '0'
    );
\w_buf_8_load_1_reg_2315_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_8_U_n_3,
      Q => w_buf_8_load_1_reg_2315(4),
      R => '0'
    );
\w_buf_8_load_1_reg_2315_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_8_U_n_2,
      Q => w_buf_8_load_1_reg_2315(5),
      R => '0'
    );
\w_buf_8_load_1_reg_2315_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_8_U_n_1,
      Q => w_buf_8_load_1_reg_2315(6),
      R => '0'
    );
\w_buf_8_load_1_reg_2315_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_8_U_n_0,
      Q => w_buf_8_load_1_reg_2315(7),
      R => '0'
    );
\w_buf_8_load_2_reg_2395_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_8_U_n_15,
      Q => w_buf_8_load_2_reg_2395(0),
      R => '0'
    );
\w_buf_8_load_2_reg_2395_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_8_U_n_14,
      Q => w_buf_8_load_2_reg_2395(1),
      R => '0'
    );
\w_buf_8_load_2_reg_2395_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_8_U_n_13,
      Q => w_buf_8_load_2_reg_2395(2),
      R => '0'
    );
\w_buf_8_load_2_reg_2395_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_8_U_n_12,
      Q => w_buf_8_load_2_reg_2395(3),
      R => '0'
    );
\w_buf_8_load_2_reg_2395_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_8_U_n_11,
      Q => w_buf_8_load_2_reg_2395(4),
      R => '0'
    );
\w_buf_8_load_2_reg_2395_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_8_U_n_10,
      Q => w_buf_8_load_2_reg_2395(5),
      R => '0'
    );
\w_buf_8_load_2_reg_2395_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_8_U_n_9,
      Q => w_buf_8_load_2_reg_2395(6),
      R => '0'
    );
\w_buf_8_load_2_reg_2395_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_8_U_n_8,
      Q => w_buf_8_load_2_reg_2395(7),
      R => '0'
    );
\w_buf_8_load_3_reg_2635_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_8_U_n_15,
      Q => w_buf_8_load_3_reg_2635(0),
      R => '0'
    );
\w_buf_8_load_3_reg_2635_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_8_U_n_14,
      Q => w_buf_8_load_3_reg_2635(1),
      R => '0'
    );
\w_buf_8_load_3_reg_2635_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_8_U_n_13,
      Q => w_buf_8_load_3_reg_2635(2),
      R => '0'
    );
\w_buf_8_load_3_reg_2635_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_8_U_n_12,
      Q => w_buf_8_load_3_reg_2635(3),
      R => '0'
    );
\w_buf_8_load_3_reg_2635_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_8_U_n_11,
      Q => w_buf_8_load_3_reg_2635(4),
      R => '0'
    );
\w_buf_8_load_3_reg_2635_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_8_U_n_10,
      Q => w_buf_8_load_3_reg_2635(5),
      R => '0'
    );
\w_buf_8_load_3_reg_2635_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_8_U_n_9,
      Q => w_buf_8_load_3_reg_2635(6),
      R => '0'
    );
\w_buf_8_load_3_reg_2635_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_8_U_n_8,
      Q => w_buf_8_load_3_reg_2635(7),
      R => '0'
    );
\w_buf_8_load_4_reg_2715_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_8_U_n_7,
      Q => w_buf_8_load_4_reg_2715(0),
      R => '0'
    );
\w_buf_8_load_4_reg_2715_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_8_U_n_6,
      Q => w_buf_8_load_4_reg_2715(1),
      R => '0'
    );
\w_buf_8_load_4_reg_2715_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_8_U_n_5,
      Q => w_buf_8_load_4_reg_2715(2),
      R => '0'
    );
\w_buf_8_load_4_reg_2715_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_8_U_n_4,
      Q => w_buf_8_load_4_reg_2715(3),
      R => '0'
    );
\w_buf_8_load_4_reg_2715_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_8_U_n_3,
      Q => w_buf_8_load_4_reg_2715(4),
      R => '0'
    );
\w_buf_8_load_4_reg_2715_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_8_U_n_2,
      Q => w_buf_8_load_4_reg_2715(5),
      R => '0'
    );
\w_buf_8_load_4_reg_2715_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_8_U_n_1,
      Q => w_buf_8_load_4_reg_2715(6),
      R => '0'
    );
\w_buf_8_load_4_reg_2715_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_8_U_n_0,
      Q => w_buf_8_load_4_reg_2715(7),
      R => '0'
    );
\w_buf_8_load_5_reg_2960_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_8_U_n_15,
      Q => w_buf_8_load_5_reg_2960(0),
      R => '0'
    );
\w_buf_8_load_5_reg_2960_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_8_U_n_14,
      Q => w_buf_8_load_5_reg_2960(1),
      R => '0'
    );
\w_buf_8_load_5_reg_2960_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_8_U_n_13,
      Q => w_buf_8_load_5_reg_2960(2),
      R => '0'
    );
\w_buf_8_load_5_reg_2960_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_8_U_n_12,
      Q => w_buf_8_load_5_reg_2960(3),
      R => '0'
    );
\w_buf_8_load_5_reg_2960_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_8_U_n_11,
      Q => w_buf_8_load_5_reg_2960(4),
      R => '0'
    );
\w_buf_8_load_5_reg_2960_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_8_U_n_10,
      Q => w_buf_8_load_5_reg_2960(5),
      R => '0'
    );
\w_buf_8_load_5_reg_2960_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_8_U_n_9,
      Q => w_buf_8_load_5_reg_2960(6),
      R => '0'
    );
\w_buf_8_load_5_reg_2960_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_8_U_n_8,
      Q => w_buf_8_load_5_reg_2960(7),
      R => '0'
    );
\w_buf_8_load_6_reg_3040_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_8_U_n_7,
      Q => w_buf_8_load_6_reg_3040(0),
      R => '0'
    );
\w_buf_8_load_6_reg_3040_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_8_U_n_6,
      Q => w_buf_8_load_6_reg_3040(1),
      R => '0'
    );
\w_buf_8_load_6_reg_3040_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_8_U_n_5,
      Q => w_buf_8_load_6_reg_3040(2),
      R => '0'
    );
\w_buf_8_load_6_reg_3040_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_8_U_n_4,
      Q => w_buf_8_load_6_reg_3040(3),
      R => '0'
    );
\w_buf_8_load_6_reg_3040_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_8_U_n_3,
      Q => w_buf_8_load_6_reg_3040(4),
      R => '0'
    );
\w_buf_8_load_6_reg_3040_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_8_U_n_2,
      Q => w_buf_8_load_6_reg_3040(5),
      R => '0'
    );
\w_buf_8_load_6_reg_3040_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_8_U_n_1,
      Q => w_buf_8_load_6_reg_3040(6),
      R => '0'
    );
\w_buf_8_load_6_reg_3040_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_8_U_n_0,
      Q => w_buf_8_load_6_reg_3040(7),
      R => '0'
    );
\w_buf_8_load_7_reg_3120_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_8_U_n_15,
      Q => w_buf_8_load_7_reg_3120(0),
      R => '0'
    );
\w_buf_8_load_7_reg_3120_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_8_U_n_14,
      Q => w_buf_8_load_7_reg_3120(1),
      R => '0'
    );
\w_buf_8_load_7_reg_3120_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_8_U_n_13,
      Q => w_buf_8_load_7_reg_3120(2),
      R => '0'
    );
\w_buf_8_load_7_reg_3120_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_8_U_n_12,
      Q => w_buf_8_load_7_reg_3120(3),
      R => '0'
    );
\w_buf_8_load_7_reg_3120_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_8_U_n_11,
      Q => w_buf_8_load_7_reg_3120(4),
      R => '0'
    );
\w_buf_8_load_7_reg_3120_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_8_U_n_10,
      Q => w_buf_8_load_7_reg_3120(5),
      R => '0'
    );
\w_buf_8_load_7_reg_3120_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_8_U_n_9,
      Q => w_buf_8_load_7_reg_3120(6),
      R => '0'
    );
\w_buf_8_load_7_reg_3120_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_8_U_n_8,
      Q => w_buf_8_load_7_reg_3120(7),
      R => '0'
    );
\w_buf_8_load_8_reg_3200_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_8_U_n_7,
      Q => w_buf_8_load_8_reg_3200(0),
      R => '0'
    );
\w_buf_8_load_8_reg_3200_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_8_U_n_6,
      Q => w_buf_8_load_8_reg_3200(1),
      R => '0'
    );
\w_buf_8_load_8_reg_3200_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_8_U_n_5,
      Q => w_buf_8_load_8_reg_3200(2),
      R => '0'
    );
\w_buf_8_load_8_reg_3200_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_8_U_n_4,
      Q => w_buf_8_load_8_reg_3200(3),
      R => '0'
    );
\w_buf_8_load_8_reg_3200_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_8_U_n_3,
      Q => w_buf_8_load_8_reg_3200(4),
      R => '0'
    );
\w_buf_8_load_8_reg_3200_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_8_U_n_2,
      Q => w_buf_8_load_8_reg_3200(5),
      R => '0'
    );
\w_buf_8_load_8_reg_3200_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_8_U_n_1,
      Q => w_buf_8_load_8_reg_3200(6),
      R => '0'
    );
\w_buf_8_load_8_reg_3200_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_8_U_n_0,
      Q => w_buf_8_load_8_reg_3200(7),
      R => '0'
    );
\w_buf_8_load_reg_2075_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_8_U_n_15,
      Q => w_buf_8_load_reg_2075(0),
      R => '0'
    );
\w_buf_8_load_reg_2075_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_8_U_n_14,
      Q => w_buf_8_load_reg_2075(1),
      R => '0'
    );
\w_buf_8_load_reg_2075_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_8_U_n_13,
      Q => w_buf_8_load_reg_2075(2),
      R => '0'
    );
\w_buf_8_load_reg_2075_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_8_U_n_12,
      Q => w_buf_8_load_reg_2075(3),
      R => '0'
    );
\w_buf_8_load_reg_2075_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_8_U_n_11,
      Q => w_buf_8_load_reg_2075(4),
      R => '0'
    );
\w_buf_8_load_reg_2075_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_8_U_n_10,
      Q => w_buf_8_load_reg_2075(5),
      R => '0'
    );
\w_buf_8_load_reg_2075_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_8_U_n_9,
      Q => w_buf_8_load_reg_2075(6),
      R => '0'
    );
\w_buf_8_load_reg_2075_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_8_U_n_8,
      Q => w_buf_8_load_reg_2075(7),
      R => '0'
    );
w_buf_9_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_21
     port map (
      E(0) => w_buf_10_ce1_local,
      Q(0) => ap_CS_fsm_state26,
      ap_clk => ap_clk,
      \p_0_in__8\ => \p_0_in__8\,
      q0(7) => w_buf_9_U_n_8,
      q0(6) => w_buf_9_U_n_9,
      q0(5) => w_buf_9_U_n_10,
      q0(4) => w_buf_9_U_n_11,
      q0(3) => w_buf_9_U_n_12,
      q0(2) => w_buf_9_U_n_13,
      q0(1) => w_buf_9_U_n_14,
      q0(0) => w_buf_9_U_n_15,
      \q0_reg[7]_0\(0) => w_buf_ce0,
      q1(7) => w_buf_9_U_n_0,
      q1(6) => w_buf_9_U_n_1,
      q1(5) => w_buf_9_U_n_2,
      q1(4) => w_buf_9_U_n_3,
      q1(3) => w_buf_9_U_n_4,
      q1(2) => w_buf_9_U_n_5,
      q1(1) => w_buf_9_U_n_6,
      q1(0) => w_buf_9_U_n_7,
      \q1_reg[0]_0\(0) => grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_n_24,
      w_buf_10_address1_local(2 downto 0) => w_buf_10_address1_local(2 downto 0),
      w_buf_address0(2 downto 0) => w_buf_address0(2 downto 0),
      w_buf_d0(7 downto 0) => grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_w_buf_d0(7 downto 0)
    );
\w_buf_9_load_1_reg_2320_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_9_U_n_7,
      Q => w_buf_9_load_1_reg_2320(0),
      R => '0'
    );
\w_buf_9_load_1_reg_2320_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_9_U_n_6,
      Q => w_buf_9_load_1_reg_2320(1),
      R => '0'
    );
\w_buf_9_load_1_reg_2320_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_9_U_n_5,
      Q => w_buf_9_load_1_reg_2320(2),
      R => '0'
    );
\w_buf_9_load_1_reg_2320_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_9_U_n_4,
      Q => w_buf_9_load_1_reg_2320(3),
      R => '0'
    );
\w_buf_9_load_1_reg_2320_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_9_U_n_3,
      Q => w_buf_9_load_1_reg_2320(4),
      R => '0'
    );
\w_buf_9_load_1_reg_2320_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_9_U_n_2,
      Q => w_buf_9_load_1_reg_2320(5),
      R => '0'
    );
\w_buf_9_load_1_reg_2320_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_9_U_n_1,
      Q => w_buf_9_load_1_reg_2320(6),
      R => '0'
    );
\w_buf_9_load_1_reg_2320_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_9_U_n_0,
      Q => w_buf_9_load_1_reg_2320(7),
      R => '0'
    );
\w_buf_9_load_2_reg_2400_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_9_U_n_15,
      Q => w_buf_9_load_2_reg_2400(0),
      R => '0'
    );
\w_buf_9_load_2_reg_2400_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_9_U_n_14,
      Q => w_buf_9_load_2_reg_2400(1),
      R => '0'
    );
\w_buf_9_load_2_reg_2400_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_9_U_n_13,
      Q => w_buf_9_load_2_reg_2400(2),
      R => '0'
    );
\w_buf_9_load_2_reg_2400_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_9_U_n_12,
      Q => w_buf_9_load_2_reg_2400(3),
      R => '0'
    );
\w_buf_9_load_2_reg_2400_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_9_U_n_11,
      Q => w_buf_9_load_2_reg_2400(4),
      R => '0'
    );
\w_buf_9_load_2_reg_2400_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_9_U_n_10,
      Q => w_buf_9_load_2_reg_2400(5),
      R => '0'
    );
\w_buf_9_load_2_reg_2400_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_9_U_n_9,
      Q => w_buf_9_load_2_reg_2400(6),
      R => '0'
    );
\w_buf_9_load_2_reg_2400_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => w_buf_9_U_n_8,
      Q => w_buf_9_load_2_reg_2400(7),
      R => '0'
    );
\w_buf_9_load_3_reg_2640_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_9_U_n_15,
      Q => w_buf_9_load_3_reg_2640(0),
      R => '0'
    );
\w_buf_9_load_3_reg_2640_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_9_U_n_14,
      Q => w_buf_9_load_3_reg_2640(1),
      R => '0'
    );
\w_buf_9_load_3_reg_2640_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_9_U_n_13,
      Q => w_buf_9_load_3_reg_2640(2),
      R => '0'
    );
\w_buf_9_load_3_reg_2640_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_9_U_n_12,
      Q => w_buf_9_load_3_reg_2640(3),
      R => '0'
    );
\w_buf_9_load_3_reg_2640_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_9_U_n_11,
      Q => w_buf_9_load_3_reg_2640(4),
      R => '0'
    );
\w_buf_9_load_3_reg_2640_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_9_U_n_10,
      Q => w_buf_9_load_3_reg_2640(5),
      R => '0'
    );
\w_buf_9_load_3_reg_2640_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_9_U_n_9,
      Q => w_buf_9_load_3_reg_2640(6),
      R => '0'
    );
\w_buf_9_load_3_reg_2640_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_9_U_n_8,
      Q => w_buf_9_load_3_reg_2640(7),
      R => '0'
    );
\w_buf_9_load_4_reg_2720_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_9_U_n_7,
      Q => w_buf_9_load_4_reg_2720(0),
      R => '0'
    );
\w_buf_9_load_4_reg_2720_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_9_U_n_6,
      Q => w_buf_9_load_4_reg_2720(1),
      R => '0'
    );
\w_buf_9_load_4_reg_2720_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_9_U_n_5,
      Q => w_buf_9_load_4_reg_2720(2),
      R => '0'
    );
\w_buf_9_load_4_reg_2720_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_9_U_n_4,
      Q => w_buf_9_load_4_reg_2720(3),
      R => '0'
    );
\w_buf_9_load_4_reg_2720_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_9_U_n_3,
      Q => w_buf_9_load_4_reg_2720(4),
      R => '0'
    );
\w_buf_9_load_4_reg_2720_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_9_U_n_2,
      Q => w_buf_9_load_4_reg_2720(5),
      R => '0'
    );
\w_buf_9_load_4_reg_2720_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_9_U_n_1,
      Q => w_buf_9_load_4_reg_2720(6),
      R => '0'
    );
\w_buf_9_load_4_reg_2720_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => w_buf_9_U_n_0,
      Q => w_buf_9_load_4_reg_2720(7),
      R => '0'
    );
\w_buf_9_load_5_reg_2965_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_9_U_n_15,
      Q => w_buf_9_load_5_reg_2965(0),
      R => '0'
    );
\w_buf_9_load_5_reg_2965_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_9_U_n_14,
      Q => w_buf_9_load_5_reg_2965(1),
      R => '0'
    );
\w_buf_9_load_5_reg_2965_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_9_U_n_13,
      Q => w_buf_9_load_5_reg_2965(2),
      R => '0'
    );
\w_buf_9_load_5_reg_2965_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_9_U_n_12,
      Q => w_buf_9_load_5_reg_2965(3),
      R => '0'
    );
\w_buf_9_load_5_reg_2965_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_9_U_n_11,
      Q => w_buf_9_load_5_reg_2965(4),
      R => '0'
    );
\w_buf_9_load_5_reg_2965_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_9_U_n_10,
      Q => w_buf_9_load_5_reg_2965(5),
      R => '0'
    );
\w_buf_9_load_5_reg_2965_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_9_U_n_9,
      Q => w_buf_9_load_5_reg_2965(6),
      R => '0'
    );
\w_buf_9_load_5_reg_2965_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_9_U_n_8,
      Q => w_buf_9_load_5_reg_2965(7),
      R => '0'
    );
\w_buf_9_load_6_reg_3045_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_9_U_n_7,
      Q => w_buf_9_load_6_reg_3045(0),
      R => '0'
    );
\w_buf_9_load_6_reg_3045_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_9_U_n_6,
      Q => w_buf_9_load_6_reg_3045(1),
      R => '0'
    );
\w_buf_9_load_6_reg_3045_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_9_U_n_5,
      Q => w_buf_9_load_6_reg_3045(2),
      R => '0'
    );
\w_buf_9_load_6_reg_3045_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_9_U_n_4,
      Q => w_buf_9_load_6_reg_3045(3),
      R => '0'
    );
\w_buf_9_load_6_reg_3045_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_9_U_n_3,
      Q => w_buf_9_load_6_reg_3045(4),
      R => '0'
    );
\w_buf_9_load_6_reg_3045_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_9_U_n_2,
      Q => w_buf_9_load_6_reg_3045(5),
      R => '0'
    );
\w_buf_9_load_6_reg_3045_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_9_U_n_1,
      Q => w_buf_9_load_6_reg_3045(6),
      R => '0'
    );
\w_buf_9_load_6_reg_3045_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => w_buf_9_U_n_0,
      Q => w_buf_9_load_6_reg_3045(7),
      R => '0'
    );
\w_buf_9_load_7_reg_3125_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_9_U_n_15,
      Q => w_buf_9_load_7_reg_3125(0),
      R => '0'
    );
\w_buf_9_load_7_reg_3125_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_9_U_n_14,
      Q => w_buf_9_load_7_reg_3125(1),
      R => '0'
    );
\w_buf_9_load_7_reg_3125_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_9_U_n_13,
      Q => w_buf_9_load_7_reg_3125(2),
      R => '0'
    );
\w_buf_9_load_7_reg_3125_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_9_U_n_12,
      Q => w_buf_9_load_7_reg_3125(3),
      R => '0'
    );
\w_buf_9_load_7_reg_3125_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_9_U_n_11,
      Q => w_buf_9_load_7_reg_3125(4),
      R => '0'
    );
\w_buf_9_load_7_reg_3125_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_9_U_n_10,
      Q => w_buf_9_load_7_reg_3125(5),
      R => '0'
    );
\w_buf_9_load_7_reg_3125_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_9_U_n_9,
      Q => w_buf_9_load_7_reg_3125(6),
      R => '0'
    );
\w_buf_9_load_7_reg_3125_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_9_U_n_8,
      Q => w_buf_9_load_7_reg_3125(7),
      R => '0'
    );
\w_buf_9_load_8_reg_3205_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_9_U_n_7,
      Q => w_buf_9_load_8_reg_3205(0),
      R => '0'
    );
\w_buf_9_load_8_reg_3205_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_9_U_n_6,
      Q => w_buf_9_load_8_reg_3205(1),
      R => '0'
    );
\w_buf_9_load_8_reg_3205_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_9_U_n_5,
      Q => w_buf_9_load_8_reg_3205(2),
      R => '0'
    );
\w_buf_9_load_8_reg_3205_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_9_U_n_4,
      Q => w_buf_9_load_8_reg_3205(3),
      R => '0'
    );
\w_buf_9_load_8_reg_3205_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_9_U_n_3,
      Q => w_buf_9_load_8_reg_3205(4),
      R => '0'
    );
\w_buf_9_load_8_reg_3205_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_9_U_n_2,
      Q => w_buf_9_load_8_reg_3205(5),
      R => '0'
    );
\w_buf_9_load_8_reg_3205_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_9_U_n_1,
      Q => w_buf_9_load_8_reg_3205(6),
      R => '0'
    );
\w_buf_9_load_8_reg_3205_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => w_buf_9_U_n_0,
      Q => w_buf_9_load_8_reg_3205(7),
      R => '0'
    );
\w_buf_9_load_reg_2080_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_9_U_n_15,
      Q => w_buf_9_load_reg_2080(0),
      R => '0'
    );
\w_buf_9_load_reg_2080_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_9_U_n_14,
      Q => w_buf_9_load_reg_2080(1),
      R => '0'
    );
\w_buf_9_load_reg_2080_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_9_U_n_13,
      Q => w_buf_9_load_reg_2080(2),
      R => '0'
    );
\w_buf_9_load_reg_2080_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_9_U_n_12,
      Q => w_buf_9_load_reg_2080(3),
      R => '0'
    );
\w_buf_9_load_reg_2080_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_9_U_n_11,
      Q => w_buf_9_load_reg_2080(4),
      R => '0'
    );
\w_buf_9_load_reg_2080_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_9_U_n_10,
      Q => w_buf_9_load_reg_2080(5),
      R => '0'
    );
\w_buf_9_load_reg_2080_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_9_U_n_9,
      Q => w_buf_9_load_reg_2080(6),
      R => '0'
    );
\w_buf_9_load_reg_2080_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => w_buf_9_U_n_8,
      Q => w_buf_9_load_reg_2080(7),
      R => '0'
    );
w_buf_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_22
     port map (
      E(0) => w_buf_10_ce1_local,
      Q(0) => ap_CS_fsm_state26,
      ap_clk => ap_clk,
      p_0_in => p_0_in,
      q0(7 downto 0) => q0(7 downto 0),
      \q0_reg[7]_0\(0) => w_buf_ce0,
      q1(7 downto 0) => q1(7 downto 0),
      \q1_reg[0]_0\(0) => grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_n_24,
      w_buf_10_address1_local(2 downto 0) => w_buf_10_address1_local(2 downto 0),
      w_buf_address0(2 downto 0) => w_buf_address0(2 downto 0),
      w_buf_d0(7 downto 0) => grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_w_buf_d0(7 downto 0)
    );
\w_buf_load_1_reg_2275_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => q1(0),
      Q => w_buf_load_1_reg_2275(0),
      R => '0'
    );
\w_buf_load_1_reg_2275_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => q1(1),
      Q => w_buf_load_1_reg_2275(1),
      R => '0'
    );
\w_buf_load_1_reg_2275_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => q1(2),
      Q => w_buf_load_1_reg_2275(2),
      R => '0'
    );
\w_buf_load_1_reg_2275_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => q1(3),
      Q => w_buf_load_1_reg_2275(3),
      R => '0'
    );
\w_buf_load_1_reg_2275_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => q1(4),
      Q => w_buf_load_1_reg_2275(4),
      R => '0'
    );
\w_buf_load_1_reg_2275_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => q1(5),
      Q => w_buf_load_1_reg_2275(5),
      R => '0'
    );
\w_buf_load_1_reg_2275_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => q1(6),
      Q => w_buf_load_1_reg_2275(6),
      R => '0'
    );
\w_buf_load_1_reg_2275_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => q1(7),
      Q => w_buf_load_1_reg_2275(7),
      R => '0'
    );
\w_buf_load_2_reg_2355_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => q0(0),
      Q => w_buf_load_2_reg_2355(0),
      R => '0'
    );
\w_buf_load_2_reg_2355_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => q0(1),
      Q => w_buf_load_2_reg_2355(1),
      R => '0'
    );
\w_buf_load_2_reg_2355_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => q0(2),
      Q => w_buf_load_2_reg_2355(2),
      R => '0'
    );
\w_buf_load_2_reg_2355_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => q0(3),
      Q => w_buf_load_2_reg_2355(3),
      R => '0'
    );
\w_buf_load_2_reg_2355_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => q0(4),
      Q => w_buf_load_2_reg_2355(4),
      R => '0'
    );
\w_buf_load_2_reg_2355_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => q0(5),
      Q => w_buf_load_2_reg_2355(5),
      R => '0'
    );
\w_buf_load_2_reg_2355_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => q0(6),
      Q => w_buf_load_2_reg_2355(6),
      R => '0'
    );
\w_buf_load_2_reg_2355_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => q0(7),
      Q => w_buf_load_2_reg_2355(7),
      R => '0'
    );
\w_buf_load_3_reg_2595_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => q0(0),
      Q => w_buf_load_3_reg_2595(0),
      R => '0'
    );
\w_buf_load_3_reg_2595_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => q0(1),
      Q => w_buf_load_3_reg_2595(1),
      R => '0'
    );
\w_buf_load_3_reg_2595_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => q0(2),
      Q => w_buf_load_3_reg_2595(2),
      R => '0'
    );
\w_buf_load_3_reg_2595_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => q0(3),
      Q => w_buf_load_3_reg_2595(3),
      R => '0'
    );
\w_buf_load_3_reg_2595_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => q0(4),
      Q => w_buf_load_3_reg_2595(4),
      R => '0'
    );
\w_buf_load_3_reg_2595_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => q0(5),
      Q => w_buf_load_3_reg_2595(5),
      R => '0'
    );
\w_buf_load_3_reg_2595_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => q0(6),
      Q => w_buf_load_3_reg_2595(6),
      R => '0'
    );
\w_buf_load_3_reg_2595_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => q0(7),
      Q => w_buf_load_3_reg_2595(7),
      R => '0'
    );
\w_buf_load_4_reg_2675_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => q1(0),
      Q => w_buf_load_4_reg_2675(0),
      R => '0'
    );
\w_buf_load_4_reg_2675_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => q1(1),
      Q => w_buf_load_4_reg_2675(1),
      R => '0'
    );
\w_buf_load_4_reg_2675_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => q1(2),
      Q => w_buf_load_4_reg_2675(2),
      R => '0'
    );
\w_buf_load_4_reg_2675_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => q1(3),
      Q => w_buf_load_4_reg_2675(3),
      R => '0'
    );
\w_buf_load_4_reg_2675_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => q1(4),
      Q => w_buf_load_4_reg_2675(4),
      R => '0'
    );
\w_buf_load_4_reg_2675_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => q1(5),
      Q => w_buf_load_4_reg_2675(5),
      R => '0'
    );
\w_buf_load_4_reg_2675_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => q1(6),
      Q => w_buf_load_4_reg_2675(6),
      R => '0'
    );
\w_buf_load_4_reg_2675_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => q1(7),
      Q => w_buf_load_4_reg_2675(7),
      R => '0'
    );
\w_buf_load_5_reg_2920_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => q0(0),
      Q => w_buf_load_5_reg_2920(0),
      R => '0'
    );
\w_buf_load_5_reg_2920_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => q0(1),
      Q => w_buf_load_5_reg_2920(1),
      R => '0'
    );
\w_buf_load_5_reg_2920_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => q0(2),
      Q => w_buf_load_5_reg_2920(2),
      R => '0'
    );
\w_buf_load_5_reg_2920_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => q0(3),
      Q => w_buf_load_5_reg_2920(3),
      R => '0'
    );
\w_buf_load_5_reg_2920_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => q0(4),
      Q => w_buf_load_5_reg_2920(4),
      R => '0'
    );
\w_buf_load_5_reg_2920_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => q0(5),
      Q => w_buf_load_5_reg_2920(5),
      R => '0'
    );
\w_buf_load_5_reg_2920_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => q0(6),
      Q => w_buf_load_5_reg_2920(6),
      R => '0'
    );
\w_buf_load_5_reg_2920_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => q0(7),
      Q => w_buf_load_5_reg_2920(7),
      R => '0'
    );
\w_buf_load_6_reg_3000_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => q1(0),
      Q => w_buf_load_6_reg_3000(0),
      R => '0'
    );
\w_buf_load_6_reg_3000_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => q1(1),
      Q => w_buf_load_6_reg_3000(1),
      R => '0'
    );
\w_buf_load_6_reg_3000_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => q1(2),
      Q => w_buf_load_6_reg_3000(2),
      R => '0'
    );
\w_buf_load_6_reg_3000_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => q1(3),
      Q => w_buf_load_6_reg_3000(3),
      R => '0'
    );
\w_buf_load_6_reg_3000_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => q1(4),
      Q => w_buf_load_6_reg_3000(4),
      R => '0'
    );
\w_buf_load_6_reg_3000_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => q1(5),
      Q => w_buf_load_6_reg_3000(5),
      R => '0'
    );
\w_buf_load_6_reg_3000_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => q1(6),
      Q => w_buf_load_6_reg_3000(6),
      R => '0'
    );
\w_buf_load_6_reg_3000_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => q1(7),
      Q => w_buf_load_6_reg_3000(7),
      R => '0'
    );
\w_buf_load_7_reg_3080_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => q0(0),
      Q => w_buf_load_7_reg_3080(0),
      R => '0'
    );
\w_buf_load_7_reg_3080_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => q0(1),
      Q => w_buf_load_7_reg_3080(1),
      R => '0'
    );
\w_buf_load_7_reg_3080_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => q0(2),
      Q => w_buf_load_7_reg_3080(2),
      R => '0'
    );
\w_buf_load_7_reg_3080_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => q0(3),
      Q => w_buf_load_7_reg_3080(3),
      R => '0'
    );
\w_buf_load_7_reg_3080_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => q0(4),
      Q => w_buf_load_7_reg_3080(4),
      R => '0'
    );
\w_buf_load_7_reg_3080_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => q0(5),
      Q => w_buf_load_7_reg_3080(5),
      R => '0'
    );
\w_buf_load_7_reg_3080_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => q0(6),
      Q => w_buf_load_7_reg_3080(6),
      R => '0'
    );
\w_buf_load_7_reg_3080_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => q0(7),
      Q => w_buf_load_7_reg_3080(7),
      R => '0'
    );
\w_buf_load_8_reg_3160_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => q1(0),
      Q => w_buf_load_8_reg_3160(0),
      R => '0'
    );
\w_buf_load_8_reg_3160_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => q1(1),
      Q => w_buf_load_8_reg_3160(1),
      R => '0'
    );
\w_buf_load_8_reg_3160_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => q1(2),
      Q => w_buf_load_8_reg_3160(2),
      R => '0'
    );
\w_buf_load_8_reg_3160_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => q1(3),
      Q => w_buf_load_8_reg_3160(3),
      R => '0'
    );
\w_buf_load_8_reg_3160_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => q1(4),
      Q => w_buf_load_8_reg_3160(4),
      R => '0'
    );
\w_buf_load_8_reg_3160_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => q1(5),
      Q => w_buf_load_8_reg_3160(5),
      R => '0'
    );
\w_buf_load_8_reg_3160_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => q1(6),
      Q => w_buf_load_8_reg_3160(6),
      R => '0'
    );
\w_buf_load_8_reg_3160_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => q1(7),
      Q => w_buf_load_8_reg_3160(7),
      R => '0'
    );
\w_buf_load_reg_2035_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => q0(0),
      Q => w_buf_load_reg_2035(0),
      R => '0'
    );
\w_buf_load_reg_2035_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => q0(1),
      Q => w_buf_load_reg_2035(1),
      R => '0'
    );
\w_buf_load_reg_2035_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => q0(2),
      Q => w_buf_load_reg_2035(2),
      R => '0'
    );
\w_buf_load_reg_2035_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => q0(3),
      Q => w_buf_load_reg_2035(3),
      R => '0'
    );
\w_buf_load_reg_2035_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => q0(4),
      Q => w_buf_load_reg_2035(4),
      R => '0'
    );
\w_buf_load_reg_2035_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => q0(5),
      Q => w_buf_load_reg_2035(5),
      R => '0'
    );
\w_buf_load_reg_2035_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => q0(6),
      Q => w_buf_load_reg_2035(6),
      R => '0'
    );
\w_buf_load_reg_2035_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => q0(7),
      Q => w_buf_load_reg_2035(7),
      R => '0'
    );
\weights_read_reg_1773_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(0),
      Q => weights_read_reg_1773(0),
      R => '0'
    );
\weights_read_reg_1773_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(10),
      Q => weights_read_reg_1773(10),
      R => '0'
    );
\weights_read_reg_1773_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(11),
      Q => weights_read_reg_1773(11),
      R => '0'
    );
\weights_read_reg_1773_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(12),
      Q => weights_read_reg_1773(12),
      R => '0'
    );
\weights_read_reg_1773_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(13),
      Q => weights_read_reg_1773(13),
      R => '0'
    );
\weights_read_reg_1773_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(14),
      Q => weights_read_reg_1773(14),
      R => '0'
    );
\weights_read_reg_1773_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(15),
      Q => weights_read_reg_1773(15),
      R => '0'
    );
\weights_read_reg_1773_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(16),
      Q => weights_read_reg_1773(16),
      R => '0'
    );
\weights_read_reg_1773_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(17),
      Q => weights_read_reg_1773(17),
      R => '0'
    );
\weights_read_reg_1773_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(18),
      Q => weights_read_reg_1773(18),
      R => '0'
    );
\weights_read_reg_1773_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(19),
      Q => weights_read_reg_1773(19),
      R => '0'
    );
\weights_read_reg_1773_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(1),
      Q => weights_read_reg_1773(1),
      R => '0'
    );
\weights_read_reg_1773_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(20),
      Q => weights_read_reg_1773(20),
      R => '0'
    );
\weights_read_reg_1773_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(21),
      Q => weights_read_reg_1773(21),
      R => '0'
    );
\weights_read_reg_1773_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(22),
      Q => weights_read_reg_1773(22),
      R => '0'
    );
\weights_read_reg_1773_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(23),
      Q => weights_read_reg_1773(23),
      R => '0'
    );
\weights_read_reg_1773_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(24),
      Q => weights_read_reg_1773(24),
      R => '0'
    );
\weights_read_reg_1773_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(25),
      Q => weights_read_reg_1773(25),
      R => '0'
    );
\weights_read_reg_1773_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(26),
      Q => weights_read_reg_1773(26),
      R => '0'
    );
\weights_read_reg_1773_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(27),
      Q => weights_read_reg_1773(27),
      R => '0'
    );
\weights_read_reg_1773_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(28),
      Q => weights_read_reg_1773(28),
      R => '0'
    );
\weights_read_reg_1773_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(29),
      Q => weights_read_reg_1773(29),
      R => '0'
    );
\weights_read_reg_1773_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(2),
      Q => weights_read_reg_1773(2),
      R => '0'
    );
\weights_read_reg_1773_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(30),
      Q => weights_read_reg_1773(30),
      R => '0'
    );
\weights_read_reg_1773_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(31),
      Q => weights_read_reg_1773(31),
      R => '0'
    );
\weights_read_reg_1773_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(32),
      Q => weights_read_reg_1773(32),
      R => '0'
    );
\weights_read_reg_1773_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(33),
      Q => weights_read_reg_1773(33),
      R => '0'
    );
\weights_read_reg_1773_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(34),
      Q => weights_read_reg_1773(34),
      R => '0'
    );
\weights_read_reg_1773_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(35),
      Q => weights_read_reg_1773(35),
      R => '0'
    );
\weights_read_reg_1773_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(36),
      Q => weights_read_reg_1773(36),
      R => '0'
    );
\weights_read_reg_1773_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(37),
      Q => weights_read_reg_1773(37),
      R => '0'
    );
\weights_read_reg_1773_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(38),
      Q => weights_read_reg_1773(38),
      R => '0'
    );
\weights_read_reg_1773_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(39),
      Q => weights_read_reg_1773(39),
      R => '0'
    );
\weights_read_reg_1773_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(3),
      Q => weights_read_reg_1773(3),
      R => '0'
    );
\weights_read_reg_1773_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(40),
      Q => weights_read_reg_1773(40),
      R => '0'
    );
\weights_read_reg_1773_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(41),
      Q => weights_read_reg_1773(41),
      R => '0'
    );
\weights_read_reg_1773_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(42),
      Q => weights_read_reg_1773(42),
      R => '0'
    );
\weights_read_reg_1773_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(43),
      Q => weights_read_reg_1773(43),
      R => '0'
    );
\weights_read_reg_1773_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(44),
      Q => weights_read_reg_1773(44),
      R => '0'
    );
\weights_read_reg_1773_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(45),
      Q => weights_read_reg_1773(45),
      R => '0'
    );
\weights_read_reg_1773_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(46),
      Q => weights_read_reg_1773(46),
      R => '0'
    );
\weights_read_reg_1773_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(47),
      Q => weights_read_reg_1773(47),
      R => '0'
    );
\weights_read_reg_1773_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(48),
      Q => weights_read_reg_1773(48),
      R => '0'
    );
\weights_read_reg_1773_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(49),
      Q => weights_read_reg_1773(49),
      R => '0'
    );
\weights_read_reg_1773_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(4),
      Q => weights_read_reg_1773(4),
      R => '0'
    );
\weights_read_reg_1773_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(50),
      Q => weights_read_reg_1773(50),
      R => '0'
    );
\weights_read_reg_1773_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(51),
      Q => weights_read_reg_1773(51),
      R => '0'
    );
\weights_read_reg_1773_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(52),
      Q => weights_read_reg_1773(52),
      R => '0'
    );
\weights_read_reg_1773_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(53),
      Q => weights_read_reg_1773(53),
      R => '0'
    );
\weights_read_reg_1773_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(54),
      Q => weights_read_reg_1773(54),
      R => '0'
    );
\weights_read_reg_1773_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(55),
      Q => weights_read_reg_1773(55),
      R => '0'
    );
\weights_read_reg_1773_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(56),
      Q => weights_read_reg_1773(56),
      R => '0'
    );
\weights_read_reg_1773_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(57),
      Q => weights_read_reg_1773(57),
      R => '0'
    );
\weights_read_reg_1773_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(58),
      Q => weights_read_reg_1773(58),
      R => '0'
    );
\weights_read_reg_1773_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(59),
      Q => weights_read_reg_1773(59),
      R => '0'
    );
\weights_read_reg_1773_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(5),
      Q => weights_read_reg_1773(5),
      R => '0'
    );
\weights_read_reg_1773_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(60),
      Q => weights_read_reg_1773(60),
      R => '0'
    );
\weights_read_reg_1773_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(61),
      Q => weights_read_reg_1773(61),
      R => '0'
    );
\weights_read_reg_1773_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(62),
      Q => weights_read_reg_1773(62),
      R => '0'
    );
\weights_read_reg_1773_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(63),
      Q => weights_read_reg_1773(63),
      R => '0'
    );
\weights_read_reg_1773_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(6),
      Q => weights_read_reg_1773(6),
      R => '0'
    );
\weights_read_reg_1773_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(7),
      Q => weights_read_reg_1773(7),
      R => '0'
    );
\weights_read_reg_1773_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(8),
      Q => weights_read_reg_1773(8),
      R => '0'
    );
\weights_read_reg_1773_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weights(9),
      Q => weights_read_reg_1773(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_r_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_r_ARREADY : out STD_LOGIC;
    s_axi_control_r_ARVALID : in STD_LOGIC;
    s_axi_control_r_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_r_AWREADY : out STD_LOGIC;
    s_axi_control_r_AWVALID : in STD_LOGIC;
    s_axi_control_r_BREADY : in STD_LOGIC;
    s_axi_control_r_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_r_BVALID : out STD_LOGIC;
    s_axi_control_r_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_r_RREADY : in STD_LOGIC;
    s_axi_control_r_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_r_RVALID : out STD_LOGIC;
    s_axi_control_r_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_r_WREADY : out STD_LOGIC;
    s_axi_control_r_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_r_WVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    m_axi_gmem_ARADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARREADY : in STD_LOGIC;
    m_axi_gmem_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_ARVALID : out STD_LOGIC;
    m_axi_gmem_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWREADY : in STD_LOGIC;
    m_axi_gmem_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_AWVALID : out STD_LOGIC;
    m_axi_gmem_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_BREADY : out STD_LOGIC;
    m_axi_gmem_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_BVALID : in STD_LOGIC;
    m_axi_gmem_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_RLAST : in STD_LOGIC;
    m_axi_gmem_RREADY : out STD_LOGIC;
    m_axi_gmem_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_RVALID : in STD_LOGIC;
    m_axi_gmem_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_WLAST : out STD_LOGIC;
    m_axi_gmem_WREADY : in STD_LOGIC;
    m_axi_gmem_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_WVALID : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "mobilenet_bd_depthwise_conv_0_0,depthwise_conv,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "depthwise_conv,Vivado 2025.1";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^m_axi_gmem_araddr\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^m_axi_gmem_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_gmem_awaddr\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^m_axi_gmem_awlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^s_axi_control_rdata\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_control_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_control_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal NLW_inst_s_axi_control_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_control_r_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_control_r_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_GMEM_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM_ADDR_WIDTH of inst : label is 64;
  attribute C_M_AXI_GMEM_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_ARUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_AWUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_BUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM_CACHE_VALUE : string;
  attribute C_M_AXI_GMEM_CACHE_VALUE of inst : label is "4'b0011";
  attribute C_M_AXI_GMEM_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_GMEM_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM_ID_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM_PROT_VALUE : string;
  attribute C_M_AXI_GMEM_PROT_VALUE of inst : label is "3'b000";
  attribute C_M_AXI_GMEM_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_RUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM_USER_VALUE : integer;
  attribute C_M_AXI_GMEM_USER_VALUE of inst : label is 0;
  attribute C_M_AXI_GMEM_WSTRB_WIDTH : integer;
  attribute C_M_AXI_GMEM_WSTRB_WIDTH of inst : label is 4;
  attribute C_M_AXI_GMEM_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_WUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_WSTRB_WIDTH : integer;
  attribute C_M_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of inst : label is 4;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CONTROL_R_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_R_ADDR_WIDTH of inst : label is 6;
  attribute C_S_AXI_CONTROL_R_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_R_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CONTROL_R_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_R_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute SDX_KERNEL : string;
  attribute SDX_KERNEL of inst : label is "true";
  attribute SDX_KERNEL_SYNTH_INST : string;
  attribute SDX_KERNEL_SYNTH_INST of inst : label is "inst";
  attribute SDX_KERNEL_TYPE : string;
  attribute SDX_KERNEL_TYPE of inst : label is "hls";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "33'b000000000000000000000000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of inst : label is "33'b000000000000000000000001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of inst : label is "33'b000000000000000000000010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of inst : label is "33'b000000000000000000000100000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of inst : label is "33'b000000000000000000001000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of inst : label is "33'b000000000000000000010000000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of inst : label is "33'b000000000000000000100000000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of inst : label is "33'b000000000000000001000000000000000";
  attribute ap_ST_fsm_state17 : string;
  attribute ap_ST_fsm_state17 of inst : label is "33'b000000000000000010000000000000000";
  attribute ap_ST_fsm_state18 : string;
  attribute ap_ST_fsm_state18 of inst : label is "33'b000000000000000100000000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of inst : label is "33'b000000000000001000000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "33'b000000000000000000000000000000010";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of inst : label is "33'b000000000000010000000000000000000";
  attribute ap_ST_fsm_state21 : string;
  attribute ap_ST_fsm_state21 of inst : label is "33'b000000000000100000000000000000000";
  attribute ap_ST_fsm_state22 : string;
  attribute ap_ST_fsm_state22 of inst : label is "33'b000000000001000000000000000000000";
  attribute ap_ST_fsm_state23 : string;
  attribute ap_ST_fsm_state23 of inst : label is "33'b000000000010000000000000000000000";
  attribute ap_ST_fsm_state24 : string;
  attribute ap_ST_fsm_state24 of inst : label is "33'b000000000100000000000000000000000";
  attribute ap_ST_fsm_state25 : string;
  attribute ap_ST_fsm_state25 of inst : label is "33'b000000001000000000000000000000000";
  attribute ap_ST_fsm_state26 : string;
  attribute ap_ST_fsm_state26 of inst : label is "33'b000000010000000000000000000000000";
  attribute ap_ST_fsm_state27 : string;
  attribute ap_ST_fsm_state27 of inst : label is "33'b000000100000000000000000000000000";
  attribute ap_ST_fsm_state28 : string;
  attribute ap_ST_fsm_state28 of inst : label is "33'b000001000000000000000000000000000";
  attribute ap_ST_fsm_state29 : string;
  attribute ap_ST_fsm_state29 of inst : label is "33'b000010000000000000000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "33'b000000000000000000000000000000100";
  attribute ap_ST_fsm_state30 : string;
  attribute ap_ST_fsm_state30 of inst : label is "33'b000100000000000000000000000000000";
  attribute ap_ST_fsm_state31 : string;
  attribute ap_ST_fsm_state31 of inst : label is "33'b001000000000000000000000000000000";
  attribute ap_ST_fsm_state32 : string;
  attribute ap_ST_fsm_state32 of inst : label is "33'b010000000000000000000000000000000";
  attribute ap_ST_fsm_state33 : string;
  attribute ap_ST_fsm_state33 of inst : label is "33'b100000000000000000000000000000000";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "33'b000000000000000000000000000001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of inst : label is "33'b000000000000000000000000000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of inst : label is "33'b000000000000000000000000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of inst : label is "33'b000000000000000000000000001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of inst : label is "33'b000000000000000000000000010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of inst : label is "33'b000000000000000000000000100000000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of ap_clk : signal is "slave";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:s_axi_control_r:m_axi_gmem, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN mobilenet_bd_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_MODE of ap_rst_n : signal is "slave";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_MODE of interrupt : signal is "master";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem_BREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem BREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem_BVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem BVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem_RLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem_RREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem_RVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem_WLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem_WREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem_WVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WVALID";
  attribute X_INTERFACE_INFO of s_axi_control_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY";
  attribute X_INTERFACE_INFO of s_axi_control_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID";
  attribute X_INTERFACE_INFO of s_axi_control_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY";
  attribute X_INTERFACE_INFO of s_axi_control_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID";
  attribute X_INTERFACE_INFO of s_axi_control_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BREADY";
  attribute X_INTERFACE_INFO of s_axi_control_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BVALID";
  attribute X_INTERFACE_INFO of s_axi_control_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RREADY";
  attribute X_INTERFACE_INFO of s_axi_control_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RVALID";
  attribute X_INTERFACE_INFO of s_axi_control_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WREADY";
  attribute X_INTERFACE_INFO of s_axi_control_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WVALID";
  attribute X_INTERFACE_INFO of s_axi_control_r_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r ARREADY";
  attribute X_INTERFACE_INFO of s_axi_control_r_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r ARVALID";
  attribute X_INTERFACE_INFO of s_axi_control_r_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r AWREADY";
  attribute X_INTERFACE_INFO of s_axi_control_r_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r AWVALID";
  attribute X_INTERFACE_INFO of s_axi_control_r_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r BREADY";
  attribute X_INTERFACE_INFO of s_axi_control_r_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r BVALID";
  attribute X_INTERFACE_INFO of s_axi_control_r_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r RREADY";
  attribute X_INTERFACE_INFO of s_axi_control_r_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r RVALID";
  attribute X_INTERFACE_INFO of s_axi_control_r_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r WREADY";
  attribute X_INTERFACE_INFO of s_axi_control_r_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r WVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARADDR";
  attribute X_INTERFACE_MODE of m_axi_gmem_ARADDR : signal is "master";
  attribute X_INTERFACE_PARAMETER of m_axi_gmem_ARADDR : signal is "XIL_INTERFACENAME m_axi_gmem, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, ADDR_WIDTH 64, DATA_WIDTH 32, FREQ_HZ 50000000, ID_WIDTH 1, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN mobilenet_bd_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARID";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWADDR";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWID";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem_BID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem BID";
  attribute X_INTERFACE_INFO of m_axi_gmem_BRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem BRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem_RDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem_RID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RID";
  attribute X_INTERFACE_INFO of m_axi_gmem_RRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem_WDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem_WID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WID";
  attribute X_INTERFACE_INFO of m_axi_gmem_WSTRB : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WSTRB";
  attribute X_INTERFACE_INFO of s_axi_control_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR";
  attribute X_INTERFACE_MODE of s_axi_control_ARADDR : signal is "slave";
  attribute X_INTERFACE_PARAMETER of s_axi_control_ARADDR : signal is "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 4, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 50000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN mobilenet_bd_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_control_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR";
  attribute X_INTERFACE_INFO of s_axi_control_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BRESP";
  attribute X_INTERFACE_INFO of s_axi_control_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RDATA";
  attribute X_INTERFACE_INFO of s_axi_control_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RRESP";
  attribute X_INTERFACE_INFO of s_axi_control_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WDATA";
  attribute X_INTERFACE_INFO of s_axi_control_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB";
  attribute X_INTERFACE_INFO of s_axi_control_r_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r ARADDR";
  attribute X_INTERFACE_MODE of s_axi_control_r_ARADDR : signal is "slave";
  attribute X_INTERFACE_PARAMETER of s_axi_control_r_ARADDR : signal is "XIL_INTERFACENAME s_axi_control_r, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 50000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN mobilenet_bd_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_control_r_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r AWADDR";
  attribute X_INTERFACE_INFO of s_axi_control_r_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r BRESP";
  attribute X_INTERFACE_INFO of s_axi_control_r_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r RDATA";
  attribute X_INTERFACE_INFO of s_axi_control_r_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r RRESP";
  attribute X_INTERFACE_INFO of s_axi_control_r_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r WDATA";
  attribute X_INTERFACE_INFO of s_axi_control_r_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r WSTRB";
begin
  m_axi_gmem_ARADDR(63 downto 2) <= \^m_axi_gmem_araddr\(63 downto 2);
  m_axi_gmem_ARADDR(1) <= \<const0>\;
  m_axi_gmem_ARADDR(0) <= \<const0>\;
  m_axi_gmem_ARBURST(1) <= \<const0>\;
  m_axi_gmem_ARBURST(0) <= \<const1>\;
  m_axi_gmem_ARCACHE(3) <= \<const0>\;
  m_axi_gmem_ARCACHE(2) <= \<const0>\;
  m_axi_gmem_ARCACHE(1) <= \<const1>\;
  m_axi_gmem_ARCACHE(0) <= \<const1>\;
  m_axi_gmem_ARID(0) <= \<const0>\;
  m_axi_gmem_ARLEN(7) <= \<const0>\;
  m_axi_gmem_ARLEN(6) <= \<const0>\;
  m_axi_gmem_ARLEN(5) <= \<const0>\;
  m_axi_gmem_ARLEN(4) <= \<const0>\;
  m_axi_gmem_ARLEN(3 downto 0) <= \^m_axi_gmem_arlen\(3 downto 0);
  m_axi_gmem_ARLOCK(1) <= \<const0>\;
  m_axi_gmem_ARLOCK(0) <= \<const0>\;
  m_axi_gmem_ARPROT(2) <= \<const0>\;
  m_axi_gmem_ARPROT(1) <= \<const0>\;
  m_axi_gmem_ARPROT(0) <= \<const0>\;
  m_axi_gmem_ARQOS(3) <= \<const0>\;
  m_axi_gmem_ARQOS(2) <= \<const0>\;
  m_axi_gmem_ARQOS(1) <= \<const0>\;
  m_axi_gmem_ARQOS(0) <= \<const0>\;
  m_axi_gmem_ARREGION(3) <= \<const0>\;
  m_axi_gmem_ARREGION(2) <= \<const0>\;
  m_axi_gmem_ARREGION(1) <= \<const0>\;
  m_axi_gmem_ARREGION(0) <= \<const0>\;
  m_axi_gmem_ARSIZE(2) <= \<const0>\;
  m_axi_gmem_ARSIZE(1) <= \<const1>\;
  m_axi_gmem_ARSIZE(0) <= \<const0>\;
  m_axi_gmem_AWADDR(63 downto 2) <= \^m_axi_gmem_awaddr\(63 downto 2);
  m_axi_gmem_AWADDR(1) <= \<const0>\;
  m_axi_gmem_AWADDR(0) <= \<const0>\;
  m_axi_gmem_AWBURST(1) <= \<const0>\;
  m_axi_gmem_AWBURST(0) <= \<const1>\;
  m_axi_gmem_AWCACHE(3) <= \<const0>\;
  m_axi_gmem_AWCACHE(2) <= \<const0>\;
  m_axi_gmem_AWCACHE(1) <= \<const1>\;
  m_axi_gmem_AWCACHE(0) <= \<const1>\;
  m_axi_gmem_AWID(0) <= \<const0>\;
  m_axi_gmem_AWLEN(7) <= \<const0>\;
  m_axi_gmem_AWLEN(6) <= \<const0>\;
  m_axi_gmem_AWLEN(5) <= \<const0>\;
  m_axi_gmem_AWLEN(4) <= \<const0>\;
  m_axi_gmem_AWLEN(3 downto 0) <= \^m_axi_gmem_awlen\(3 downto 0);
  m_axi_gmem_AWLOCK(1) <= \<const0>\;
  m_axi_gmem_AWLOCK(0) <= \<const0>\;
  m_axi_gmem_AWPROT(2) <= \<const0>\;
  m_axi_gmem_AWPROT(1) <= \<const0>\;
  m_axi_gmem_AWPROT(0) <= \<const0>\;
  m_axi_gmem_AWQOS(3) <= \<const0>\;
  m_axi_gmem_AWQOS(2) <= \<const0>\;
  m_axi_gmem_AWQOS(1) <= \<const0>\;
  m_axi_gmem_AWQOS(0) <= \<const0>\;
  m_axi_gmem_AWREGION(3) <= \<const0>\;
  m_axi_gmem_AWREGION(2) <= \<const0>\;
  m_axi_gmem_AWREGION(1) <= \<const0>\;
  m_axi_gmem_AWREGION(0) <= \<const0>\;
  m_axi_gmem_AWSIZE(2) <= \<const0>\;
  m_axi_gmem_AWSIZE(1) <= \<const1>\;
  m_axi_gmem_AWSIZE(0) <= \<const0>\;
  m_axi_gmem_WID(0) <= \<const0>\;
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RDATA(31) <= \<const0>\;
  s_axi_control_RDATA(30) <= \<const0>\;
  s_axi_control_RDATA(29) <= \<const0>\;
  s_axi_control_RDATA(28) <= \<const0>\;
  s_axi_control_RDATA(27) <= \<const0>\;
  s_axi_control_RDATA(26) <= \<const0>\;
  s_axi_control_RDATA(25) <= \<const0>\;
  s_axi_control_RDATA(24) <= \<const0>\;
  s_axi_control_RDATA(23) <= \<const0>\;
  s_axi_control_RDATA(22) <= \<const0>\;
  s_axi_control_RDATA(21) <= \<const0>\;
  s_axi_control_RDATA(20) <= \<const0>\;
  s_axi_control_RDATA(19) <= \<const0>\;
  s_axi_control_RDATA(18) <= \<const0>\;
  s_axi_control_RDATA(17) <= \<const0>\;
  s_axi_control_RDATA(16) <= \<const0>\;
  s_axi_control_RDATA(15) <= \<const0>\;
  s_axi_control_RDATA(14) <= \<const0>\;
  s_axi_control_RDATA(13) <= \<const0>\;
  s_axi_control_RDATA(12) <= \<const0>\;
  s_axi_control_RDATA(11) <= \<const0>\;
  s_axi_control_RDATA(10) <= \<const0>\;
  s_axi_control_RDATA(9) <= \^s_axi_control_rdata\(9);
  s_axi_control_RDATA(8) <= \<const0>\;
  s_axi_control_RDATA(7) <= \^s_axi_control_rdata\(7);
  s_axi_control_RDATA(6) <= \<const0>\;
  s_axi_control_RDATA(5) <= \<const0>\;
  s_axi_control_RDATA(4) <= \<const0>\;
  s_axi_control_RDATA(3 downto 0) <= \^s_axi_control_rdata\(3 downto 0);
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
  s_axi_control_r_BRESP(1) <= \<const0>\;
  s_axi_control_r_BRESP(0) <= \<const0>\;
  s_axi_control_r_RRESP(1) <= \<const0>\;
  s_axi_control_r_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      interrupt => interrupt,
      m_axi_gmem_ARADDR(63 downto 2) => \^m_axi_gmem_araddr\(63 downto 2),
      m_axi_gmem_ARADDR(1 downto 0) => NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED(1 downto 0),
      m_axi_gmem_ARBURST(1 downto 0) => NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED(1 downto 0),
      m_axi_gmem_ARCACHE(3 downto 0) => NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED(3 downto 0),
      m_axi_gmem_ARID(0) => NLW_inst_m_axi_gmem_ARID_UNCONNECTED(0),
      m_axi_gmem_ARLEN(7 downto 4) => NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED(7 downto 4),
      m_axi_gmem_ARLEN(3 downto 0) => \^m_axi_gmem_arlen\(3 downto 0),
      m_axi_gmem_ARLOCK(1 downto 0) => NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED(1 downto 0),
      m_axi_gmem_ARPROT(2 downto 0) => NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED(2 downto 0),
      m_axi_gmem_ARQOS(3 downto 0) => NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED(3 downto 0),
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      m_axi_gmem_ARREGION(3 downto 0) => NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED(3 downto 0),
      m_axi_gmem_ARSIZE(2 downto 0) => NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED(2 downto 0),
      m_axi_gmem_ARUSER(0) => NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED(0),
      m_axi_gmem_ARVALID => m_axi_gmem_ARVALID,
      m_axi_gmem_AWADDR(63 downto 2) => \^m_axi_gmem_awaddr\(63 downto 2),
      m_axi_gmem_AWADDR(1 downto 0) => NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED(1 downto 0),
      m_axi_gmem_AWBURST(1 downto 0) => NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED(1 downto 0),
      m_axi_gmem_AWCACHE(3 downto 0) => NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED(3 downto 0),
      m_axi_gmem_AWID(0) => NLW_inst_m_axi_gmem_AWID_UNCONNECTED(0),
      m_axi_gmem_AWLEN(7 downto 4) => NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED(7 downto 4),
      m_axi_gmem_AWLEN(3 downto 0) => \^m_axi_gmem_awlen\(3 downto 0),
      m_axi_gmem_AWLOCK(1 downto 0) => NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED(1 downto 0),
      m_axi_gmem_AWPROT(2 downto 0) => NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED(2 downto 0),
      m_axi_gmem_AWQOS(3 downto 0) => NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED(3 downto 0),
      m_axi_gmem_AWREADY => m_axi_gmem_AWREADY,
      m_axi_gmem_AWREGION(3 downto 0) => NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED(3 downto 0),
      m_axi_gmem_AWSIZE(2 downto 0) => NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED(2 downto 0),
      m_axi_gmem_AWUSER(0) => NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED(0),
      m_axi_gmem_AWVALID => m_axi_gmem_AWVALID,
      m_axi_gmem_BID(0) => '0',
      m_axi_gmem_BREADY => m_axi_gmem_BREADY,
      m_axi_gmem_BRESP(1 downto 0) => B"00",
      m_axi_gmem_BUSER(0) => '0',
      m_axi_gmem_BVALID => m_axi_gmem_BVALID,
      m_axi_gmem_RDATA(31 downto 0) => m_axi_gmem_RDATA(31 downto 0),
      m_axi_gmem_RID(0) => '0',
      m_axi_gmem_RLAST => m_axi_gmem_RLAST,
      m_axi_gmem_RREADY => m_axi_gmem_RREADY,
      m_axi_gmem_RRESP(1 downto 0) => B"00",
      m_axi_gmem_RUSER(0) => '0',
      m_axi_gmem_RVALID => m_axi_gmem_RVALID,
      m_axi_gmem_WDATA(31 downto 0) => m_axi_gmem_WDATA(31 downto 0),
      m_axi_gmem_WID(0) => NLW_inst_m_axi_gmem_WID_UNCONNECTED(0),
      m_axi_gmem_WLAST => m_axi_gmem_WLAST,
      m_axi_gmem_WREADY => m_axi_gmem_WREADY,
      m_axi_gmem_WSTRB(3 downto 0) => m_axi_gmem_WSTRB(3 downto 0),
      m_axi_gmem_WUSER(0) => NLW_inst_m_axi_gmem_WUSER_UNCONNECTED(0),
      m_axi_gmem_WVALID => m_axi_gmem_WVALID,
      s_axi_control_ARADDR(3 downto 0) => s_axi_control_ARADDR(3 downto 0),
      s_axi_control_ARREADY => s_axi_control_ARREADY,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(3 downto 2) => s_axi_control_AWADDR(3 downto 2),
      s_axi_control_AWADDR(1 downto 0) => B"00",
      s_axi_control_AWREADY => s_axi_control_AWREADY,
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BRESP(1 downto 0) => NLW_inst_s_axi_control_BRESP_UNCONNECTED(1 downto 0),
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 10) => NLW_inst_s_axi_control_RDATA_UNCONNECTED(31 downto 10),
      s_axi_control_RDATA(9) => \^s_axi_control_rdata\(9),
      s_axi_control_RDATA(8) => NLW_inst_s_axi_control_RDATA_UNCONNECTED(8),
      s_axi_control_RDATA(7) => \^s_axi_control_rdata\(7),
      s_axi_control_RDATA(6 downto 4) => NLW_inst_s_axi_control_RDATA_UNCONNECTED(6 downto 4),
      s_axi_control_RDATA(3 downto 0) => \^s_axi_control_rdata\(3 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RRESP(1 downto 0) => NLW_inst_s_axi_control_RRESP_UNCONNECTED(1 downto 0),
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(31 downto 8) => B"000000000000000000000000",
      s_axi_control_WDATA(7) => s_axi_control_WDATA(7),
      s_axi_control_WDATA(6 downto 2) => B"00000",
      s_axi_control_WDATA(1 downto 0) => s_axi_control_WDATA(1 downto 0),
      s_axi_control_WREADY => s_axi_control_WREADY,
      s_axi_control_WSTRB(3 downto 1) => B"000",
      s_axi_control_WSTRB(0) => s_axi_control_WSTRB(0),
      s_axi_control_WVALID => s_axi_control_WVALID,
      s_axi_control_r_ARADDR(5 downto 0) => s_axi_control_r_ARADDR(5 downto 0),
      s_axi_control_r_ARREADY => s_axi_control_r_ARREADY,
      s_axi_control_r_ARVALID => s_axi_control_r_ARVALID,
      s_axi_control_r_AWADDR(5 downto 2) => s_axi_control_r_AWADDR(5 downto 2),
      s_axi_control_r_AWADDR(1 downto 0) => B"00",
      s_axi_control_r_AWREADY => s_axi_control_r_AWREADY,
      s_axi_control_r_AWVALID => s_axi_control_r_AWVALID,
      s_axi_control_r_BREADY => s_axi_control_r_BREADY,
      s_axi_control_r_BRESP(1 downto 0) => NLW_inst_s_axi_control_r_BRESP_UNCONNECTED(1 downto 0),
      s_axi_control_r_BVALID => s_axi_control_r_BVALID,
      s_axi_control_r_RDATA(31 downto 0) => s_axi_control_r_RDATA(31 downto 0),
      s_axi_control_r_RREADY => s_axi_control_r_RREADY,
      s_axi_control_r_RRESP(1 downto 0) => NLW_inst_s_axi_control_r_RRESP_UNCONNECTED(1 downto 0),
      s_axi_control_r_RVALID => s_axi_control_r_RVALID,
      s_axi_control_r_WDATA(31 downto 0) => s_axi_control_r_WDATA(31 downto 0),
      s_axi_control_r_WREADY => s_axi_control_r_WREADY,
      s_axi_control_r_WSTRB(3 downto 0) => s_axi_control_r_WSTRB(3 downto 0),
      s_axi_control_r_WVALID => s_axi_control_r_WVALID
    );
end STRUCTURE;
