* Z:\mnt\design.r\spice\examples\4350.asc
R1 IN2 N026 274K
R2 IN2 N027 43.2K
R3 N026 0 121K
R4 N027 0 12.1K
C1 N026 0 0.1
C2 N028 0 0.1
R5 N033 0 34K
C3 N034 0 1000p
R6 N031 N035 150
C4 N035 0 4.7
R7 N022 N024 100
C5 N024 0 0.1
R8 IN2 N023 51
C6 N023 0 0.1
Rsense2 N021 OUT 10m
R10 OUT N025 37.4K
R11 N025 0 12.1K
C7 OUT 0 100
Rload OUT 0 1
R13 N029 0 100
R15 IN1 N008 274K
R16 IN1 N009 43.2K
R17 N008 0 121K
R18 N009 0 12.1K
C8 N008 0 0.1
C9 N011 0 0.1
R19 N016 0 34K
C10 N017 0 1000p
R20 N014 N018 150
C11 N018 0 4.7
M2 IN1 N004 N003 N003 SUD40N04-10A
R21 N004 N006 100
C12 N006 0 0.1
R22 IN1 N005 51
C13 N005 0 0.1
Rsense1 N003 OUT 10m
R24 OUT N007 37.4K
R25 N007 0 12.1K
R26 N012 0 100
Bdc1 N002 N013 V=(2.350-V(Vea1+))
Bdc2 N020 N030 V=(2.350-V(Vea2+))
XU1 N008 N009 N011 N016 N014 N017 N010 0 N007 N012 N001 OUT N003 N006 Status1 N005 LTC4350
XU2 N026 N027 N028 N033 N031 N034 N010 0 N025 N029 N019 OUT N021 N024 Status2 N023 LTC4350
R28 IN1 Status1 10K
R29 IN2 Status2 10K
M1 IN2 N022 N021 N021 SUD40N04-10A
R30 N002 N001 100
R31 N001 Vea1+ 10K
R32 Vea1+ N015 10K
R33 N015 0 27
R35 N020 N019 100
R36 N019 Vea2+ 10K
R37 Vea2+ N032 10K
R38 N032 0 27
V1 N013 0 PWL(0 0 2m 5.1)
V2 N030 0 PWL(0 0 2m 5)
V3 IN1 N002 PULSE(0 0.75 300m 10u 10u 50m 200m 2)
V4 IN2 N020 PULSE(0 0.75 500m 10u 10u 50m 200m 2)
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1
.lib LTC4350.sub
.backanno
.end
