/* 8012DBA8 0012AAE8  94 21 FF F0 */ stwu r1, -0x10(r1)
/* 8012DBAC 0012AAEC  7C 08 02 A6 */ mflr r0
/* 8012DBB0 0012AAF0  90 01 00 14 */ stw r0, 0x14(r1)
/* 8012DBB4 0012AAF4  93 E1 00 0C */ stw r31, 0xc(r1)
/* 8012DBB8 0012AAF8  7C 7F 1B 78 */ mr r31, r3
/* 8012DBBC 0012AAFC  38 80 00 F6 */ li r4, 0xf6
/* 8012DBC0 0012AB00  4B F9 51 E5 */ bl commonProcInit__9daAlink_cFQ29daAlink_c12daAlink_PROCNotSameProc
/* 8012DBC4 0012AB04  2C 03 00 00 */ cmpwi r3, 0
/* 8012DBC8 0012AB08  40 82 00 0C */ bne lbl_8012DBD4
/* 8012DBCC 0012AB0C  38 60 00 00 */ li r3, 0
/* 8012DBD0 0012AB10  48 00 00 60 */ b lbl_8012DC30
lbl_8012DBD4:
/* 8012DBD4 0012AB14  7F E3 FB 78 */ mr r3, r31
/* 8012DBD8 0012AB18  4B F8 5D 2D */ bl checkZeroSpeedF__9daAlink_cCFv
/* 8012DBDC 0012AB1C  54 60 06 3F */ clrlwi. r0, r3, 0x18
/* 8012DBE0 0012AB20  41 82 00 10 */ beq lbl_8012DBF0
/* 8012DBE4 0012AB24  80 1F 31 A0 */ lwz r0, 0x31a0(r31)
/* 8012DBE8 0012AB28  60 00 00 01 */ ori r0, r0, 1
/* 8012DBEC 0012AB2C  90 1F 31 A0 */ stw r0, 0x31a0(r31)
lbl_8012DBF0:
/* 8012DBF0 0012AB30  7F E3 FB 78 */ mr r3, r31
/* 8012DBF4 0012AB34  4B FF B3 69 */ bl setWolfAtnMoveDirection__9daAlink_cFv
/* 8012DBF8 0012AB38  7F E3 FB 78 */ mr r3, r31
/* 8012DBFC 0012AB3C  3C 80 80 39 */ lis r4, lbl_8038EE28@ha
/* 8012DC00 0012AB40  38 84 EE 28 */ addi r4, r4, lbl_8038EE28@l
/* 8012DC04 0012AB44  C0 24 00 94 */ lfs f1, 0x94(r4)
/* 8012DC08 0012AB48  4B FF B5 0D */ bl setBlendWolfAtnMoveAnime__9daAlink_cFf
/* 8012DC0C 0012AB4C  7F E3 FB 78 */ mr r3, r31
/* 8012DC10 0012AB50  4B FF AB 89 */ bl checkWolfAtnWait__9daAlink_cFv
/* 8012DC14 0012AB54  2C 03 00 00 */ cmpwi r3, 0
/* 8012DC18 0012AB58  41 82 00 14 */ beq lbl_8012DC2C
/* 8012DC1C 0012AB5C  7F E3 FB 78 */ mr r3, r31
/* 8012DC20 0012AB60  3C 80 00 01 */ lis r4, 0x00010037@ha
/* 8012DC24 0012AB64  38 84 00 37 */ addi r4, r4, 0x00010037@l
/* 8012DC28 0012AB68  4B F9 14 91 */ bl voiceStartLevel__9daAlink_cFUl
lbl_8012DC2C:
/* 8012DC2C 0012AB6C  38 60 00 01 */ li r3, 1
lbl_8012DC30:
/* 8012DC30 0012AB70  83 E1 00 0C */ lwz r31, 0xc(r1)
/* 8012DC34 0012AB74  80 01 00 14 */ lwz r0, 0x14(r1)
/* 8012DC38 0012AB78  7C 08 03 A6 */ mtlr r0
/* 8012DC3C 0012AB7C  38 21 00 10 */ addi r1, r1, 0x10
/* 8012DC40 0012AB80  4E 80 00 20 */ blr