

================================================================
== Vitis HLS Report for 'load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l'
================================================================
* Date:           Wed Jul 31 16:57:39 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   147466|   147466|  1.475 ms|  1.475 ms|  147466|  147466|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                 Loop Name                                 |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- _ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out  |   147464|   147464|        25|         16|          1|  9216|       yes|
        +---------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 26


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 1
  Pipeline-0 : II = 16, D = 26, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%dim_out = alloca i32 1"   --->   Operation 28 'alloca' 'dim_out' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%dim_out_offset = alloca i32 1"   --->   Operation 29 'alloca' 'dim_out_offset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%weights_cache_7_3 = alloca i32 1"   --->   Operation 30 'alloca' 'weights_cache_7_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%dim_out_1 = alloca i32 1"   --->   Operation 31 'alloca' 'dim_out_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 32 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 33 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten22 = alloca i32 1"   --->   Operation 34 'alloca' 'indvar_flatten22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%channel = alloca i32 1"   --->   Operation 35 'alloca' 'channel' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten56 = alloca i32 1"   --->   Operation 36 'alloca' 'indvar_flatten56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln29_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln29"   --->   Operation 37 'read' 'zext_ln29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln38_14_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln38_14"   --->   Operation 38 'read' 'zext_ln38_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln38_13_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln38_13"   --->   Operation 39 'read' 'zext_ln38_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln38_12_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln38_12"   --->   Operation 40 'read' 'zext_ln38_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln38_11_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln38_11"   --->   Operation 41 'read' 'zext_ln38_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln38_10_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln38_10"   --->   Operation 42 'read' 'zext_ln38_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln38_9_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln38_9"   --->   Operation 43 'read' 'zext_ln38_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln38_8_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln38_8"   --->   Operation 44 'read' 'zext_ln38_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln38_7_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln38_7"   --->   Operation 45 'read' 'zext_ln38_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln38_6_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln38_6"   --->   Operation 46 'read' 'zext_ln38_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln38_5_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln38_5"   --->   Operation 47 'read' 'zext_ln38_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln38_4_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln38_4"   --->   Operation 48 'read' 'zext_ln38_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln38_3_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln38_3"   --->   Operation 49 'read' 'zext_ln38_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln38_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln38_2"   --->   Operation 50 'read' 'zext_ln38_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln38_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln38_1"   --->   Operation 51 'read' 'zext_ln38_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln38_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln38"   --->   Operation 52 'read' 'zext_ln38_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%patch_embed_weights_load_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %patch_embed_weights_load"   --->   Operation 53 'read' 'patch_embed_weights_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln29_cast = zext i8 %zext_ln29_read"   --->   Operation 54 'zext' 'zext_ln29_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln38_14_cast = zext i8 %zext_ln38_14_read"   --->   Operation 55 'zext' 'zext_ln38_14_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln38_13_cast = zext i8 %zext_ln38_13_read"   --->   Operation 56 'zext' 'zext_ln38_13_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln38_12_cast = zext i8 %zext_ln38_12_read"   --->   Operation 57 'zext' 'zext_ln38_12_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln38_11_cast = zext i8 %zext_ln38_11_read"   --->   Operation 58 'zext' 'zext_ln38_11_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln38_10_cast = zext i8 %zext_ln38_10_read"   --->   Operation 59 'zext' 'zext_ln38_10_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln38_9_cast = zext i8 %zext_ln38_9_read"   --->   Operation 60 'zext' 'zext_ln38_9_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln38_8_cast = zext i8 %zext_ln38_8_read"   --->   Operation 61 'zext' 'zext_ln38_8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln38_7_cast = zext i8 %zext_ln38_7_read"   --->   Operation 62 'zext' 'zext_ln38_7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln38_6_cast = zext i8 %zext_ln38_6_read"   --->   Operation 63 'zext' 'zext_ln38_6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln38_5_cast = zext i8 %zext_ln38_5_read"   --->   Operation 64 'zext' 'zext_ln38_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln38_4_cast = zext i8 %zext_ln38_4_read"   --->   Operation 65 'zext' 'zext_ln38_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln38_3_cast = zext i8 %zext_ln38_3_read"   --->   Operation 66 'zext' 'zext_ln38_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln38_2_cast = zext i8 %zext_ln38_2_read"   --->   Operation 67 'zext' 'zext_ln38_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln38_1_cast = zext i8 %zext_ln38_1_read"   --->   Operation 68 'zext' 'zext_ln38_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln38_cast = zext i8 %zext_ln38_read"   --->   Operation 69 'zext' 'zext_ln38_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %weights, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_11, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.42ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten56"   --->   Operation 71 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %channel"   --->   Operation 72 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 73 [1/1] (0.42ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten22"   --->   Operation 73 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 74 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %y"   --->   Operation 74 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten"   --->   Operation 75 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 76 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %dim_out_1"   --->   Operation 76 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 77 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %dim_out_offset"   --->   Operation 77 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 78 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %dim_out"   --->   Operation 78 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body35"   --->   Operation 79 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.14>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%dim_out_base = load i8 %dim_out_1" [Deit_cpp/src/ViT.cpp:31]   --->   Operation 80 'load' 'dim_out_base' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [Deit_cpp/src/ViT.cpp:33]   --->   Operation 81 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%y_1 = load i5 %y"   --->   Operation 82 'load' 'y_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%indvar_flatten22_load = load i13 %indvar_flatten22" [Deit_cpp/src/ViT.cpp:31]   --->   Operation 83 'load' 'indvar_flatten22_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%indvar_flatten56_load = load i14 %indvar_flatten56" [Deit_cpp/src/ViT.cpp:29]   --->   Operation 84 'load' 'indvar_flatten56_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%empty = trunc i5 %y_1"   --->   Operation 85 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_466 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %empty, i5 0"   --->   Operation 86 'bitconcatenate' 'tmp_466' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_467 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %dim_out_base, i32 3, i32 7" [Deit_cpp/src/ViT.cpp:31]   --->   Operation 87 'partselect' 'tmp_467' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (1.03ns)   --->   "%icmp_ln29 = icmp_eq  i14 %indvar_flatten56_load, i14 9216" [Deit_cpp/src/ViT.cpp:29]   --->   Operation 88 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.83ns)   --->   "%add_ln29 = add i14 %indvar_flatten56_load, i14 1" [Deit_cpp/src/ViT.cpp:29]   --->   Operation 89 'add' 'add_ln29' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %for.inc83, void %for.end85.exitStub" [Deit_cpp/src/ViT.cpp:29]   --->   Operation 90 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%dim_out_load = load i8 %dim_out" [Deit_cpp/src/ViT.cpp:31]   --->   Operation 91 'load' 'dim_out_load' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%dim_out_offset_load = load i4 %dim_out_offset" [Deit_cpp/src/ViT.cpp:33]   --->   Operation 92 'load' 'dim_out_offset_load' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%channel_load = load i2 %channel" [Deit_cpp/src/ViT.cpp:29]   --->   Operation 93 'load' 'channel_load' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.54ns)   --->   "%add_ln29_1 = add i2 %channel_load, i2 1" [Deit_cpp/src/ViT.cpp:29]   --->   Operation 94 'add' 'add_ln29_1' <Predicate = (!icmp_ln29)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (1.00ns)   --->   "%icmp_ln31 = icmp_eq  i13 %indvar_flatten22_load, i13 3072" [Deit_cpp/src/ViT.cpp:31]   --->   Operation 95 'icmp' 'icmp_ln31' <Predicate = (!icmp_ln29)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.41ns)   --->   "%select_ln29 = select i1 %icmp_ln31, i5 0, i5 %y_1" [Deit_cpp/src/ViT.cpp:29]   --->   Operation 96 'select' 'select_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.17ns)   --->   "%select_ln29_1 = select i1 %icmp_ln31, i2 %add_ln29_1, i2 %channel_load" [Deit_cpp/src/ViT.cpp:29]   --->   Operation 97 'select' 'select_ln29_1' <Predicate = (!icmp_ln29)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%select_ln29_2_cast = zext i2 %select_ln29_1" [Deit_cpp/src/ViT.cpp:29]   --->   Operation 98 'zext' 'select_ln29_2_cast' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln31_3)   --->   "%select_ln29_2 = select i1 %icmp_ln31, i9 0, i9 %tmp_466" [Deit_cpp/src/ViT.cpp:29]   --->   Operation 99 'select' 'select_ln29_2' <Predicate = (!icmp_ln29)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.28ns)   --->   "%xor_ln29 = xor i1 %icmp_ln31, i1 1" [Deit_cpp/src/ViT.cpp:29]   --->   Operation 100 'xor' 'xor_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.72ns)   --->   "%icmp_ln35 = icmp_eq  i4 %dim_out_offset_load, i4 8" [Deit_cpp/src/ViT.cpp:35]   --->   Operation 101 'icmp' 'icmp_ln35' <Predicate = (!icmp_ln29)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln31)   --->   "%and_ln29 = and i1 %icmp_ln35, i1 %xor_ln29" [Deit_cpp/src/ViT.cpp:29]   --->   Operation 102 'and' 'and_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.88ns)   --->   "%icmp_ln33 = icmp_eq  i9 %indvar_flatten_load, i9 192" [Deit_cpp/src/ViT.cpp:33]   --->   Operation 103 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln29)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.28ns)   --->   "%and_ln29_1 = and i1 %icmp_ln33, i1 %xor_ln29" [Deit_cpp/src/ViT.cpp:29]   --->   Operation 104 'and' 'and_ln29_1' <Predicate = (!icmp_ln29)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.78ns)   --->   "%add_ln31 = add i5 %select_ln29, i5 1" [Deit_cpp/src/ViT.cpp:31]   --->   Operation 105 'add' 'add_ln31' <Predicate = (!icmp_ln29)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.28ns)   --->   "%or_ln31 = or i1 %and_ln29_1, i1 %icmp_ln31" [Deit_cpp/src/ViT.cpp:31]   --->   Operation 106 'or' 'or_ln31' <Predicate = (!icmp_ln29)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.39ns)   --->   "%select_ln31 = select i1 %or_ln31, i8 0, i8 %dim_out_base" [Deit_cpp/src/ViT.cpp:31]   --->   Operation 107 'select' 'select_ln31' <Predicate = (!icmp_ln29)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_1)   --->   "%select_ln31_1 = select i1 %or_ln31, i8 0, i8 %dim_out_load" [Deit_cpp/src/ViT.cpp:31]   --->   Operation 108 'select' 'select_ln31_1' <Predicate = (!icmp_ln29)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.41ns)   --->   "%select_ln31_2 = select i1 %and_ln29_1, i5 %add_ln31, i5 %select_ln29" [Deit_cpp/src/ViT.cpp:31]   --->   Operation 109 'select' 'select_ln31_2' <Predicate = (!icmp_ln29)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%select_ln31_2_cast = zext i5 %select_ln31_2" [Deit_cpp/src/ViT.cpp:31]   --->   Operation 110 'zext' 'select_ln31_2_cast' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln31_3)   --->   "%empty_196 = trunc i5 %add_ln31" [Deit_cpp/src/ViT.cpp:31]   --->   Operation 111 'trunc' 'empty_196' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln31_3)   --->   "%p_mid = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %empty_196, i5 0" [Deit_cpp/src/ViT.cpp:31]   --->   Operation 112 'bitconcatenate' 'p_mid' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln31_3 = select i1 %and_ln29_1, i9 %p_mid, i9 %select_ln29_2" [Deit_cpp/src/ViT.cpp:31]   --->   Operation 113 'select' 'select_ln31_3' <Predicate = (!icmp_ln29)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_2)   --->   "%select_ln31_4 = select i1 %or_ln31, i5 0, i5 %tmp_467" [Deit_cpp/src/ViT.cpp:31]   --->   Operation 114 'select' 'select_ln31_4' <Predicate = (!icmp_ln29)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node and_ln31)   --->   "%xor_ln31 = xor i1 %icmp_ln33, i1 1" [Deit_cpp/src/ViT.cpp:31]   --->   Operation 115 'xor' 'xor_ln31' <Predicate = (!icmp_ln29)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node and_ln31)   --->   "%or_ln31_1 = or i1 %icmp_ln31, i1 %xor_ln31" [Deit_cpp/src/ViT.cpp:31]   --->   Operation 116 'or' 'or_ln31_1' <Predicate = (!icmp_ln29)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln31 = and i1 %and_ln29, i1 %or_ln31_1" [Deit_cpp/src/ViT.cpp:31]   --->   Operation 117 'and' 'and_ln31' <Predicate = (!icmp_ln29)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.76ns)   --->   "%add_ln33 = add i8 %select_ln31, i8 8" [Deit_cpp/src/ViT.cpp:33]   --->   Operation 118 'add' 'add_ln33' <Predicate = (!icmp_ln29)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln33)   --->   "%or_ln33 = or i1 %and_ln31, i1 %and_ln29_1" [Deit_cpp/src/ViT.cpp:33]   --->   Operation 119 'or' 'or_ln33' <Predicate = (!icmp_ln29)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln33)   --->   "%or_ln33_1 = or i1 %or_ln33, i1 %icmp_ln31" [Deit_cpp/src/ViT.cpp:33]   --->   Operation 120 'or' 'or_ln33_1' <Predicate = (!icmp_ln29)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln33 = select i1 %or_ln33_1, i4 0, i4 %dim_out_offset_load" [Deit_cpp/src/ViT.cpp:33]   --->   Operation 121 'select' 'select_ln33' <Predicate = (!icmp_ln29)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln33_1 = select i1 %and_ln31, i8 %add_ln33, i8 %select_ln31_1" [Deit_cpp/src/ViT.cpp:33]   --->   Operation 122 'select' 'select_ln33_1' <Predicate = (!icmp_ln29)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_2)   --->   "%p_mid1 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %add_ln33, i32 3, i32 7" [Deit_cpp/src/ViT.cpp:33]   --->   Operation 123 'partselect' 'p_mid1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln33_2 = select i1 %and_ln31, i5 %p_mid1, i5 %select_ln31_4" [Deit_cpp/src/ViT.cpp:33]   --->   Operation 124 'select' 'select_ln33_2' <Predicate = (!icmp_ln29)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%select_ln33_2_cast = zext i5 %select_ln33_2" [Deit_cpp/src/ViT.cpp:33]   --->   Operation 125 'zext' 'select_ln33_2_cast' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %select_ln33_2, i2 0" [Deit_cpp/src/ViT.cpp:33]   --->   Operation 126 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_197 = sub i7 %tmp, i7 %select_ln33_2_cast" [Deit_cpp/src/ViT.cpp:33]   --->   Operation 127 'sub' 'empty_197' <Predicate = (!icmp_ln29)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 128 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%empty_198 = add i7 %empty_197, i7 %select_ln29_2_cast" [Deit_cpp/src/ViT.cpp:33]   --->   Operation 128 'add' 'empty_198' <Predicate = (!icmp_ln29)> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_468 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %empty_198, i4 0" [Deit_cpp/src/ViT.cpp:33]   --->   Operation 129 'bitconcatenate' 'tmp_468' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.79ns)   --->   "%empty_199 = add i11 %tmp_468, i11 %select_ln31_2_cast" [Deit_cpp/src/ViT.cpp:33]   --->   Operation 130 'add' 'empty_199' <Predicate = (!icmp_ln29)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.39ns)   --->   "%select_ln33_3 = select i1 %and_ln31, i8 %add_ln33, i8 %select_ln31" [Deit_cpp/src/ViT.cpp:33]   --->   Operation 131 'select' 'select_ln33_3' <Predicate = (!icmp_ln29)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i8.i11, i8 %select_ln33_1, i11 0" [Deit_cpp/src/ViT.cpp:33]   --->   Operation 132 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i19 %p_shl" [Deit_cpp/src/ViT.cpp:33]   --->   Operation 133 'zext' 'p_shl_cast' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i8.i9, i8 %select_ln33_1, i9 0" [Deit_cpp/src/ViT.cpp:33]   --->   Operation 134 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i17 %p_shl1" [Deit_cpp/src/ViT.cpp:33]   --->   Operation 135 'zext' 'p_shl1_cast' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.88ns)   --->   "%empty_200 = sub i20 %p_shl_cast, i20 %p_shl1_cast" [Deit_cpp/src/ViT.cpp:33]   --->   Operation 136 'sub' 'empty_200' <Predicate = (!icmp_ln29)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%p_cast20 = sext i20 %empty_200" [Deit_cpp/src/ViT.cpp:33]   --->   Operation 137 'sext' 'p_cast20' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%tmp3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i2.i9, i2 %select_ln29_1, i9 %select_ln31_3" [Deit_cpp/src/ViT.cpp:29]   --->   Operation 138 'bitconcatenate' 'tmp3' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%tmp3_cast = zext i11 %tmp3" [Deit_cpp/src/ViT.cpp:29]   --->   Operation 139 'zext' 'tmp3_cast' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i64 %p_cast20, i64 %patch_embed_weights_load_read" [Deit_cpp/src/ViT.cpp:33]   --->   Operation 140 'add' 'tmp2' <Predicate = (!icmp_ln29)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 141 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%empty_201 = add i64 %tmp2, i64 %tmp3_cast" [Deit_cpp/src/ViT.cpp:33]   --->   Operation 141 'add' 'empty_201' <Predicate = (!icmp_ln29)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln38_s = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %empty_201, i32 5, i32 63" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 142 'partselect' 'trunc_ln38_s' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln38_31 = trunc i4 %select_ln33" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 143 'trunc' 'trunc_ln38_31' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.58ns)   --->   "%icmp_ln38 = icmp_eq  i3 %trunc_ln38_31, i3 7" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 144 'icmp' 'icmp_ln38' <Predicate = (!icmp_ln29)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.72ns)   --->   "%icmp_ln39 = icmp_eq  i4 %select_ln33, i4 7" [Deit_cpp/src/ViT.cpp:39]   --->   Operation 145 'icmp' 'icmp_ln39' <Predicate = (!icmp_ln29)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %for.inc72, void %for.inc66.7" [Deit_cpp/src/ViT.cpp:39]   --->   Operation 146 'br' 'br_ln39' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.79ns)   --->   "%add_ln35 = add i4 %select_ln33, i4 1" [Deit_cpp/src/ViT.cpp:35]   --->   Operation 147 'add' 'add_ln35' <Predicate = (!icmp_ln29)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.76ns)   --->   "%add_ln35_1 = add i8 %select_ln33_1, i8 1" [Deit_cpp/src/ViT.cpp:35]   --->   Operation 148 'add' 'add_ln35_1' <Predicate = (!icmp_ln29)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.77ns)   --->   "%add_ln33_31 = add i9 %indvar_flatten_load, i9 1" [Deit_cpp/src/ViT.cpp:33]   --->   Operation 149 'add' 'add_ln33_31' <Predicate = (!icmp_ln29)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.39ns)   --->   "%select_ln33_4 = select i1 %or_ln31, i9 1, i9 %add_ln33_31" [Deit_cpp/src/ViT.cpp:33]   --->   Operation 150 'select' 'select_ln33_4' <Predicate = (!icmp_ln29)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.82ns)   --->   "%add_ln31_1 = add i13 %indvar_flatten22_load, i13 1" [Deit_cpp/src/ViT.cpp:31]   --->   Operation 151 'add' 'add_ln31_1' <Predicate = (!icmp_ln29)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.30ns)   --->   "%select_ln31_5 = select i1 %icmp_ln31, i13 1, i13 %add_ln31_1" [Deit_cpp/src/ViT.cpp:31]   --->   Operation 152 'select' 'select_ln31_5' <Predicate = (!icmp_ln29)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.42ns)   --->   "%store_ln35 = store i14 %add_ln29, i14 %indvar_flatten56" [Deit_cpp/src/ViT.cpp:35]   --->   Operation 153 'store' 'store_ln35' <Predicate = (!icmp_ln29)> <Delay = 0.42>
ST_2 : Operation 154 [1/1] (0.42ns)   --->   "%store_ln35 = store i2 %select_ln29_1, i2 %channel" [Deit_cpp/src/ViT.cpp:35]   --->   Operation 154 'store' 'store_ln35' <Predicate = (!icmp_ln29)> <Delay = 0.42>
ST_2 : Operation 155 [1/1] (0.42ns)   --->   "%store_ln35 = store i13 %select_ln31_5, i13 %indvar_flatten22" [Deit_cpp/src/ViT.cpp:35]   --->   Operation 155 'store' 'store_ln35' <Predicate = (!icmp_ln29)> <Delay = 0.42>
ST_2 : Operation 156 [1/1] (0.42ns)   --->   "%store_ln35 = store i5 %select_ln31_2, i5 %y" [Deit_cpp/src/ViT.cpp:35]   --->   Operation 156 'store' 'store_ln35' <Predicate = (!icmp_ln29)> <Delay = 0.42>
ST_2 : Operation 157 [1/1] (0.42ns)   --->   "%store_ln35 = store i9 %select_ln33_4, i9 %indvar_flatten" [Deit_cpp/src/ViT.cpp:35]   --->   Operation 157 'store' 'store_ln35' <Predicate = (!icmp_ln29)> <Delay = 0.42>
ST_2 : Operation 158 [1/1] (0.42ns)   --->   "%store_ln35 = store i8 %select_ln33_3, i8 %dim_out_1" [Deit_cpp/src/ViT.cpp:35]   --->   Operation 158 'store' 'store_ln35' <Predicate = (!icmp_ln29)> <Delay = 0.42>
ST_2 : Operation 159 [1/1] (0.42ns)   --->   "%store_ln35 = store i4 %add_ln35, i4 %dim_out_offset" [Deit_cpp/src/ViT.cpp:35]   --->   Operation 159 'store' 'store_ln35' <Predicate = (!icmp_ln29)> <Delay = 0.42>
ST_2 : Operation 160 [1/1] (0.42ns)   --->   "%store_ln35 = store i8 %add_ln35_1, i8 %dim_out" [Deit_cpp/src/ViT.cpp:35]   --->   Operation 160 'store' 'store_ln35' <Predicate = (!icmp_ln29)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i59 %trunc_ln38_s" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 161 'sext' 'sext_ln38' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%weights_addr = getelementptr i256 %weights, i64 %sext_ln38" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 162 'getelementptr' 'weights_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 163 [7/7] (7.30ns)   --->   "%weights_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 163 'readreq' 'weights_load_8_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 164 [1/1] (1.08ns)   --->   "%add_ln38 = add i64 %empty_201, i64 2" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 164 'add' 'add_ln38' <Predicate = (!icmp_ln29)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln38_1 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln38, i32 5, i32 63" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 165 'partselect' 'trunc_ln38_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 166 [6/7] (7.30ns)   --->   "%weights_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 166 'readreq' 'weights_load_8_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln38_1 = sext i59 %trunc_ln38_1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 167 'sext' 'sext_ln38_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%weights_addr_1 = getelementptr i256 %weights, i64 %sext_ln38_1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 168 'getelementptr' 'weights_addr_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 169 [7/7] (7.30ns)   --->   "%weights_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_1, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 169 'readreq' 'weights_load_9_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 170 [1/1] (1.08ns)   --->   "%add_ln38_1 = add i64 %empty_201, i64 4" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 170 'add' 'add_ln38_1' <Predicate = (!icmp_ln29)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln38_3 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln38_1, i32 5, i32 63" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 171 'partselect' 'trunc_ln38_3' <Predicate = (!icmp_ln29)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 172 [5/7] (7.30ns)   --->   "%weights_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 172 'readreq' 'weights_load_8_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 173 [6/7] (7.30ns)   --->   "%weights_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_1, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 173 'readreq' 'weights_load_9_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln38_2 = sext i59 %trunc_ln38_3" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 174 'sext' 'sext_ln38_2' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%weights_addr_2 = getelementptr i256 %weights, i64 %sext_ln38_2" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 175 'getelementptr' 'weights_addr_2' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 176 [7/7] (7.30ns)   --->   "%weights_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_2, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 176 'readreq' 'weights_load_10_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 177 [1/1] (1.08ns)   --->   "%add_ln38_2 = add i64 %empty_201, i64 6" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 177 'add' 'add_ln38_2' <Predicate = (!icmp_ln29)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln38_5 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln38_2, i32 5, i32 63" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 178 'partselect' 'trunc_ln38_5' <Predicate = (!icmp_ln29)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 179 [4/7] (7.30ns)   --->   "%weights_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 179 'readreq' 'weights_load_8_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 180 [5/7] (7.30ns)   --->   "%weights_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_1, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 180 'readreq' 'weights_load_9_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 181 [6/7] (7.30ns)   --->   "%weights_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_2, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 181 'readreq' 'weights_load_10_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln38_3 = sext i59 %trunc_ln38_5" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 182 'sext' 'sext_ln38_3' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%weights_addr_3 = getelementptr i256 %weights, i64 %sext_ln38_3" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 183 'getelementptr' 'weights_addr_3' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_6 : Operation 184 [7/7] (7.30ns)   --->   "%weights_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_3, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 184 'readreq' 'weights_load_11_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 185 [1/1] (1.08ns)   --->   "%add_ln38_3 = add i64 %empty_201, i64 8" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 185 'add' 'add_ln38_3' <Predicate = (!icmp_ln29)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln38_7 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln38_3, i32 5, i32 63" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 186 'partselect' 'trunc_ln38_7' <Predicate = (!icmp_ln29)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 187 [3/7] (7.30ns)   --->   "%weights_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 187 'readreq' 'weights_load_8_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 188 [4/7] (7.30ns)   --->   "%weights_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_1, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 188 'readreq' 'weights_load_9_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 189 [5/7] (7.30ns)   --->   "%weights_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_2, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 189 'readreq' 'weights_load_10_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 190 [6/7] (7.30ns)   --->   "%weights_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_3, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 190 'readreq' 'weights_load_11_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln38_4 = sext i59 %trunc_ln38_7" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 191 'sext' 'sext_ln38_4' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (0.00ns)   --->   "%weights_addr_4 = getelementptr i256 %weights, i64 %sext_ln38_4" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 192 'getelementptr' 'weights_addr_4' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_7 : Operation 193 [7/7] (7.30ns)   --->   "%weights_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_4, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 193 'readreq' 'weights_load_12_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 194 [1/1] (1.08ns)   --->   "%add_ln38_4 = add i64 %empty_201, i64 10" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 194 'add' 'add_ln38_4' <Predicate = (!icmp_ln29)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln38_9 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln38_4, i32 5, i32 63" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 195 'partselect' 'trunc_ln38_9' <Predicate = (!icmp_ln29)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 196 [2/7] (7.30ns)   --->   "%weights_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 196 'readreq' 'weights_load_8_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 197 [3/7] (7.30ns)   --->   "%weights_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_1, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 197 'readreq' 'weights_load_9_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 198 [4/7] (7.30ns)   --->   "%weights_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_2, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 198 'readreq' 'weights_load_10_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 199 [5/7] (7.30ns)   --->   "%weights_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_3, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 199 'readreq' 'weights_load_11_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 200 [6/7] (7.30ns)   --->   "%weights_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_4, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 200 'readreq' 'weights_load_12_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln38_5 = sext i59 %trunc_ln38_9" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 201 'sext' 'sext_ln38_5' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_8 : Operation 202 [1/1] (0.00ns)   --->   "%weights_addr_5 = getelementptr i256 %weights, i64 %sext_ln38_5" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 202 'getelementptr' 'weights_addr_5' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_8 : Operation 203 [7/7] (7.30ns)   --->   "%weights_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_5, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 203 'readreq' 'weights_load_13_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 204 [1/1] (1.08ns)   --->   "%add_ln38_5 = add i64 %empty_201, i64 12" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 204 'add' 'add_ln38_5' <Predicate = (!icmp_ln29)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln38_11 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln38_5, i32 5, i32 63" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 205 'partselect' 'trunc_ln38_11' <Predicate = (!icmp_ln29)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 206 [1/7] (7.30ns)   --->   "%weights_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 206 'readreq' 'weights_load_8_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 207 [2/7] (7.30ns)   --->   "%weights_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_1, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 207 'readreq' 'weights_load_9_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 208 [3/7] (7.30ns)   --->   "%weights_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_2, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 208 'readreq' 'weights_load_10_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 209 [4/7] (7.30ns)   --->   "%weights_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_3, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 209 'readreq' 'weights_load_11_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 210 [5/7] (7.30ns)   --->   "%weights_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_4, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 210 'readreq' 'weights_load_12_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 211 [6/7] (7.30ns)   --->   "%weights_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_5, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 211 'readreq' 'weights_load_13_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln38_6 = sext i59 %trunc_ln38_11" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 212 'sext' 'sext_ln38_6' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_9 : Operation 213 [1/1] (0.00ns)   --->   "%weights_addr_6 = getelementptr i256 %weights, i64 %sext_ln38_6" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 213 'getelementptr' 'weights_addr_6' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_9 : Operation 214 [7/7] (7.30ns)   --->   "%weights_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_6, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 214 'readreq' 'weights_load_14_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 215 [1/1] (1.08ns)   --->   "%add_ln38_6 = add i64 %empty_201, i64 14" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 215 'add' 'add_ln38_6' <Predicate = (!icmp_ln29)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln38_13 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln38_6, i32 5, i32 63" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 216 'partselect' 'trunc_ln38_13' <Predicate = (!icmp_ln29)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 217 [1/1] (7.30ns)   --->   "%weights_addr_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 217 'read' 'weights_addr_read' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 218 [1/7] (7.30ns)   --->   "%weights_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_1, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 218 'readreq' 'weights_load_9_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 219 [2/7] (7.30ns)   --->   "%weights_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_2, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 219 'readreq' 'weights_load_10_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 220 [3/7] (7.30ns)   --->   "%weights_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_3, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 220 'readreq' 'weights_load_11_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 221 [4/7] (7.30ns)   --->   "%weights_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_4, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 221 'readreq' 'weights_load_12_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 222 [5/7] (7.30ns)   --->   "%weights_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_5, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 222 'readreq' 'weights_load_13_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 223 [6/7] (7.30ns)   --->   "%weights_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_6, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 223 'readreq' 'weights_load_14_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln38_7 = sext i59 %trunc_ln38_13" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 224 'sext' 'sext_ln38_7' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_10 : Operation 225 [1/1] (0.00ns)   --->   "%weights_addr_7 = getelementptr i256 %weights, i64 %sext_ln38_7" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 225 'getelementptr' 'weights_addr_7' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_10 : Operation 226 [7/7] (7.30ns)   --->   "%weights_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_7, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 226 'readreq' 'weights_load_15_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 227 [1/1] (1.08ns)   --->   "%add_ln38_7 = add i64 %empty_201, i64 16" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 227 'add' 'add_ln38_7' <Predicate = (!icmp_ln29)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 228 [1/1] (0.00ns)   --->   "%trunc_ln38_15 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln38_7, i32 5, i32 63" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 228 'partselect' 'trunc_ln38_15' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_10 : Operation 399 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 399 'ret' 'ret_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 229 [1/1] (7.30ns)   --->   "%weights_addr_1_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 229 'read' 'weights_addr_1_read' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 230 [1/7] (7.30ns)   --->   "%weights_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_2, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 230 'readreq' 'weights_load_10_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 231 [2/7] (7.30ns)   --->   "%weights_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_3, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 231 'readreq' 'weights_load_11_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 232 [3/7] (7.30ns)   --->   "%weights_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_4, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 232 'readreq' 'weights_load_12_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 233 [4/7] (7.30ns)   --->   "%weights_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_5, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 233 'readreq' 'weights_load_13_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 234 [5/7] (7.30ns)   --->   "%weights_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_6, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 234 'readreq' 'weights_load_14_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 235 [6/7] (7.30ns)   --->   "%weights_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_7, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 235 'readreq' 'weights_load_15_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln38_8 = sext i59 %trunc_ln38_15" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 236 'sext' 'sext_ln38_8' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_11 : Operation 237 [1/1] (0.00ns)   --->   "%weights_addr_8 = getelementptr i256 %weights, i64 %sext_ln38_8" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 237 'getelementptr' 'weights_addr_8' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_11 : Operation 238 [7/7] (7.30ns)   --->   "%weights_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_8, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 238 'readreq' 'weights_load_16_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 239 [1/1] (1.08ns)   --->   "%add_ln38_8 = add i64 %empty_201, i64 18" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 239 'add' 'add_ln38_8' <Predicate = (!icmp_ln29)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln38_17 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln38_8, i32 5, i32 63" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 240 'partselect' 'trunc_ln38_17' <Predicate = (!icmp_ln29)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 241 [1/1] (7.30ns)   --->   "%weights_addr_2_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_2" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 241 'read' 'weights_addr_2_read' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 242 [1/7] (7.30ns)   --->   "%weights_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_3, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 242 'readreq' 'weights_load_11_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 243 [2/7] (7.30ns)   --->   "%weights_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_4, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 243 'readreq' 'weights_load_12_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 244 [3/7] (7.30ns)   --->   "%weights_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_5, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 244 'readreq' 'weights_load_13_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 245 [4/7] (7.30ns)   --->   "%weights_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_6, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 245 'readreq' 'weights_load_14_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 246 [5/7] (7.30ns)   --->   "%weights_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_7, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 246 'readreq' 'weights_load_15_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 247 [6/7] (7.30ns)   --->   "%weights_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_8, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 247 'readreq' 'weights_load_16_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln38_9 = sext i59 %trunc_ln38_17" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 248 'sext' 'sext_ln38_9' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_12 : Operation 249 [1/1] (0.00ns)   --->   "%weights_addr_9 = getelementptr i256 %weights, i64 %sext_ln38_9" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 249 'getelementptr' 'weights_addr_9' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_12 : Operation 250 [7/7] (7.30ns)   --->   "%weights_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_9, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 250 'readreq' 'weights_load_17_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 251 [1/1] (1.08ns)   --->   "%add_ln38_9 = add i64 %empty_201, i64 20" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 251 'add' 'add_ln38_9' <Predicate = (!icmp_ln29)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln38_19 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln38_9, i32 5, i32 63" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 252 'partselect' 'trunc_ln38_19' <Predicate = (!icmp_ln29)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 253 [1/1] (7.30ns)   --->   "%weights_addr_3_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_3" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 253 'read' 'weights_addr_3_read' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 254 [1/7] (7.30ns)   --->   "%weights_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_4, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 254 'readreq' 'weights_load_12_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 255 [2/7] (7.30ns)   --->   "%weights_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_5, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 255 'readreq' 'weights_load_13_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 256 [3/7] (7.30ns)   --->   "%weights_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_6, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 256 'readreq' 'weights_load_14_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 257 [4/7] (7.30ns)   --->   "%weights_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_7, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 257 'readreq' 'weights_load_15_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 258 [5/7] (7.30ns)   --->   "%weights_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_8, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 258 'readreq' 'weights_load_16_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 259 [6/7] (7.30ns)   --->   "%weights_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_9, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 259 'readreq' 'weights_load_17_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln38_10 = sext i59 %trunc_ln38_19" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 260 'sext' 'sext_ln38_10' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_13 : Operation 261 [1/1] (0.00ns)   --->   "%weights_addr_10 = getelementptr i256 %weights, i64 %sext_ln38_10" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 261 'getelementptr' 'weights_addr_10' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_13 : Operation 262 [7/7] (7.30ns)   --->   "%weights_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_10, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 262 'readreq' 'weights_load_18_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 263 [1/1] (1.08ns)   --->   "%add_ln38_10 = add i64 %empty_201, i64 22" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 263 'add' 'add_ln38_10' <Predicate = (!icmp_ln29)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln38_21 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln38_10, i32 5, i32 63" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 264 'partselect' 'trunc_ln38_21' <Predicate = (!icmp_ln29)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 265 [1/1] (7.30ns)   --->   "%weights_addr_4_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_4" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 265 'read' 'weights_addr_4_read' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 266 [1/7] (7.30ns)   --->   "%weights_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_5, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 266 'readreq' 'weights_load_13_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 267 [2/7] (7.30ns)   --->   "%weights_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_6, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 267 'readreq' 'weights_load_14_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 268 [3/7] (7.30ns)   --->   "%weights_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_7, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 268 'readreq' 'weights_load_15_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 269 [4/7] (7.30ns)   --->   "%weights_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_8, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 269 'readreq' 'weights_load_16_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 270 [5/7] (7.30ns)   --->   "%weights_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_9, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 270 'readreq' 'weights_load_17_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 271 [6/7] (7.30ns)   --->   "%weights_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_10, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 271 'readreq' 'weights_load_18_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln38_11 = sext i59 %trunc_ln38_21" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 272 'sext' 'sext_ln38_11' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_14 : Operation 273 [1/1] (0.00ns)   --->   "%weights_addr_11 = getelementptr i256 %weights, i64 %sext_ln38_11" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 273 'getelementptr' 'weights_addr_11' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_14 : Operation 274 [7/7] (7.30ns)   --->   "%weights_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_11, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 274 'readreq' 'weights_load_19_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 275 [1/1] (1.08ns)   --->   "%add_ln38_11 = add i64 %empty_201, i64 24" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 275 'add' 'add_ln38_11' <Predicate = (!icmp_ln29)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln38_23 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln38_11, i32 5, i32 63" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 276 'partselect' 'trunc_ln38_23' <Predicate = (!icmp_ln29)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 277 [1/1] (7.30ns)   --->   "%weights_addr_5_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_5" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 277 'read' 'weights_addr_5_read' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 278 [1/7] (7.30ns)   --->   "%weights_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_6, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 278 'readreq' 'weights_load_14_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 279 [2/7] (7.30ns)   --->   "%weights_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_7, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 279 'readreq' 'weights_load_15_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 280 [3/7] (7.30ns)   --->   "%weights_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_8, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 280 'readreq' 'weights_load_16_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 281 [4/7] (7.30ns)   --->   "%weights_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_9, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 281 'readreq' 'weights_load_17_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 282 [5/7] (7.30ns)   --->   "%weights_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_10, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 282 'readreq' 'weights_load_18_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 283 [6/7] (7.30ns)   --->   "%weights_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_11, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 283 'readreq' 'weights_load_19_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln38_12 = sext i59 %trunc_ln38_23" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 284 'sext' 'sext_ln38_12' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_15 : Operation 285 [1/1] (0.00ns)   --->   "%weights_addr_12 = getelementptr i256 %weights, i64 %sext_ln38_12" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 285 'getelementptr' 'weights_addr_12' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_15 : Operation 286 [7/7] (7.30ns)   --->   "%weights_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_12, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 286 'readreq' 'weights_load_20_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 287 [1/1] (1.08ns)   --->   "%add_ln38_12 = add i64 %empty_201, i64 26" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 287 'add' 'add_ln38_12' <Predicate = (!icmp_ln29)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 288 [1/1] (0.00ns)   --->   "%trunc_ln38_25 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln38_12, i32 5, i32 63" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 288 'partselect' 'trunc_ln38_25' <Predicate = (!icmp_ln29)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 289 [1/1] (7.30ns)   --->   "%weights_addr_6_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_6" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 289 'read' 'weights_addr_6_read' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 290 [1/7] (7.30ns)   --->   "%weights_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_7, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 290 'readreq' 'weights_load_15_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 291 [2/7] (7.30ns)   --->   "%weights_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_8, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 291 'readreq' 'weights_load_16_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 292 [3/7] (7.30ns)   --->   "%weights_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_9, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 292 'readreq' 'weights_load_17_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 293 [4/7] (7.30ns)   --->   "%weights_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_10, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 293 'readreq' 'weights_load_18_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 294 [5/7] (7.30ns)   --->   "%weights_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_11, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 294 'readreq' 'weights_load_19_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 295 [6/7] (7.30ns)   --->   "%weights_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_12, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 295 'readreq' 'weights_load_20_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln38_13 = sext i59 %trunc_ln38_25" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 296 'sext' 'sext_ln38_13' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_16 : Operation 297 [1/1] (0.00ns)   --->   "%weights_addr_13 = getelementptr i256 %weights, i64 %sext_ln38_13" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 297 'getelementptr' 'weights_addr_13' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_16 : Operation 298 [7/7] (7.30ns)   --->   "%weights_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_13, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 298 'readreq' 'weights_load_21_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 299 [1/1] (1.08ns)   --->   "%add_ln38_13 = add i64 %empty_201, i64 28" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 299 'add' 'add_ln38_13' <Predicate = (!icmp_ln29)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 300 [1/1] (0.00ns)   --->   "%trunc_ln38_27 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln38_13, i32 5, i32 63" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 300 'partselect' 'trunc_ln38_27' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_16 : Operation 301 [1/1] (1.08ns)   --->   "%add_ln38_14 = add i64 %empty_201, i64 30" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 301 'add' 'add_ln38_14' <Predicate = (!icmp_ln29)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 302 [1/1] (0.00ns)   --->   "%trunc_ln38_29 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln38_14, i32 5, i32 63" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 302 'partselect' 'trunc_ln38_29' <Predicate = (!icmp_ln29)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 303 [1/1] (7.30ns)   --->   "%weights_addr_7_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_7" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 303 'read' 'weights_addr_7_read' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 304 [1/7] (7.30ns)   --->   "%weights_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_8, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 304 'readreq' 'weights_load_16_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 305 [2/7] (7.30ns)   --->   "%weights_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_9, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 305 'readreq' 'weights_load_17_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 306 [3/7] (7.30ns)   --->   "%weights_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_10, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 306 'readreq' 'weights_load_18_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 307 [4/7] (7.30ns)   --->   "%weights_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_11, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 307 'readreq' 'weights_load_19_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 308 [5/7] (7.30ns)   --->   "%weights_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_12, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 308 'readreq' 'weights_load_20_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 309 [6/7] (7.30ns)   --->   "%weights_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_13, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 309 'readreq' 'weights_load_21_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln38_14 = sext i59 %trunc_ln38_27" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 310 'sext' 'sext_ln38_14' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_17 : Operation 311 [1/1] (0.00ns)   --->   "%weights_addr_14 = getelementptr i256 %weights, i64 %sext_ln38_14" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 311 'getelementptr' 'weights_addr_14' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_17 : Operation 312 [7/7] (7.30ns)   --->   "%weights_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_14, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 312 'readreq' 'weights_load_22_req' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 313 [1/1] (7.30ns)   --->   "%weights_addr_8_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_8" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 313 'read' 'weights_addr_8_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 314 [1/7] (7.30ns)   --->   "%weights_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_9, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 314 'readreq' 'weights_load_17_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 315 [2/7] (7.30ns)   --->   "%weights_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_10, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 315 'readreq' 'weights_load_18_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 316 [3/7] (7.30ns)   --->   "%weights_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_11, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 316 'readreq' 'weights_load_19_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 317 [4/7] (7.30ns)   --->   "%weights_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_12, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 317 'readreq' 'weights_load_20_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 318 [5/7] (7.30ns)   --->   "%weights_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_13, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 318 'readreq' 'weights_load_21_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 319 [6/7] (7.30ns)   --->   "%weights_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_14, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 319 'readreq' 'weights_load_22_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln38_15 = sext i59 %trunc_ln38_29" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 320 'sext' 'sext_ln38_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 321 [1/1] (0.00ns)   --->   "%weights_addr_15 = getelementptr i256 %weights, i64 %sext_ln38_15" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 321 'getelementptr' 'weights_addr_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 322 [7/7] (7.30ns)   --->   "%weights_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_15, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 322 'readreq' 'weights_load_23_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 323 [1/1] (7.30ns)   --->   "%weights_addr_9_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_9" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 323 'read' 'weights_addr_9_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 324 [1/7] (7.30ns)   --->   "%weights_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_10, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 324 'readreq' 'weights_load_18_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 325 [2/7] (7.30ns)   --->   "%weights_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_11, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 325 'readreq' 'weights_load_19_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 326 [3/7] (7.30ns)   --->   "%weights_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_12, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 326 'readreq' 'weights_load_20_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 327 [4/7] (7.30ns)   --->   "%weights_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_13, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 327 'readreq' 'weights_load_21_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 328 [5/7] (7.30ns)   --->   "%weights_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_14, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 328 'readreq' 'weights_load_22_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 329 [6/7] (7.30ns)   --->   "%weights_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_15, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 329 'readreq' 'weights_load_23_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 330 [1/1] (7.30ns)   --->   "%weights_addr_10_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_10" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 330 'read' 'weights_addr_10_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 331 [1/7] (7.30ns)   --->   "%weights_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_11, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 331 'readreq' 'weights_load_19_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 332 [2/7] (7.30ns)   --->   "%weights_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_12, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 332 'readreq' 'weights_load_20_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 333 [3/7] (7.30ns)   --->   "%weights_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_13, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 333 'readreq' 'weights_load_21_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 334 [4/7] (7.30ns)   --->   "%weights_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_14, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 334 'readreq' 'weights_load_22_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 335 [5/7] (7.30ns)   --->   "%weights_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_15, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 335 'readreq' 'weights_load_23_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 336 [1/1] (7.30ns)   --->   "%weights_addr_11_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_11" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 336 'read' 'weights_addr_11_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 337 [1/7] (7.30ns)   --->   "%weights_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_12, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 337 'readreq' 'weights_load_20_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 338 [2/7] (7.30ns)   --->   "%weights_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_13, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 338 'readreq' 'weights_load_21_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 339 [3/7] (7.30ns)   --->   "%weights_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_14, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 339 'readreq' 'weights_load_22_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 340 [4/7] (7.30ns)   --->   "%weights_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_15, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 340 'readreq' 'weights_load_23_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 341 [1/1] (7.30ns)   --->   "%weights_addr_12_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_12" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 341 'read' 'weights_addr_12_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 342 [1/7] (7.30ns)   --->   "%weights_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_13, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 342 'readreq' 'weights_load_21_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 343 [2/7] (7.30ns)   --->   "%weights_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_14, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 343 'readreq' 'weights_load_22_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 344 [3/7] (7.30ns)   --->   "%weights_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_15, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 344 'readreq' 'weights_load_23_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 345 [1/1] (7.30ns)   --->   "%weights_addr_13_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_13" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 345 'read' 'weights_addr_13_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 346 [1/7] (7.30ns)   --->   "%weights_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_14, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 346 'readreq' 'weights_load_22_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 347 [2/7] (7.30ns)   --->   "%weights_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_15, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 347 'readreq' 'weights_load_23_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 348 [1/1] (7.30ns)   --->   "%weights_addr_14_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_14" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 348 'read' 'weights_addr_14_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 349 [1/7] (7.30ns)   --->   "%weights_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_15, i32 1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 349 'readreq' 'weights_load_23_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 350 [1/1] (7.30ns)   --->   "%weights_addr_15_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_15" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 350 'read' 'weights_addr_15_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 2.77>
ST_26 : Operation 351 [1/1] (0.00ns)   --->   "%weights_cache_7_3_load = load i256 %weights_cache_7_3" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 351 'load' 'weights_cache_7_3_load' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 352 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @p_ln29_for_each_channel_ln33_for_block_dim_out_ln35_for_offset_dim_out_str"   --->   Operation 352 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 353 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9216, i64 9216, i64 9216"   --->   Operation 353 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 354 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @p_ln31_for_each_y_ln33_for_block_dim_out_ln35_for_offset_dim_out_str"   --->   Operation 354 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 355 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @p_ln33_for_block_dim_out_ln35_for_offset_dim_out_str"   --->   Operation 355 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 356 [1/1] (0.00ns)   --->   "%p_cast2 = zext i11 %empty_199" [Deit_cpp/src/ViT.cpp:33]   --->   Operation 356 'zext' 'p_cast2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 357 [1/1] (0.00ns)   --->   "%patch_embed_weights_addr = getelementptr i2048 %patch_embed_weights, i64 0, i64 %p_cast2" [Deit_cpp/src/ViT.cpp:33]   --->   Operation 357 'getelementptr' 'patch_embed_weights_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 358 [1/1] (0.00ns)   --->   "%specpipeline_ln37 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24" [Deit_cpp/src/ViT.cpp:37]   --->   Operation 358 'specpipeline' 'specpipeline_ln37' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 359 [1/1] (0.00ns)   --->   "%specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_75" [Deit_cpp/src/ViT.cpp:35]   --->   Operation 359 'specloopname' 'specloopname_ln35' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node select_ln38)   --->   "%lshr_ln38 = lshr i256 %weights_addr_read, i256 %zext_ln38_cast" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 360 'lshr' 'lshr_ln38' <Predicate = (icmp_ln38)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node select_ln38)   --->   "%trunc_ln38 = trunc i256 %lshr_ln38" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 361 'trunc' 'trunc_ln38' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node select_ln38)   --->   "%lshr_ln38_1 = lshr i256 %weights_addr_1_read, i256 %zext_ln38_1_cast" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 362 'lshr' 'lshr_ln38_1' <Predicate = (icmp_ln38)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node select_ln38)   --->   "%trunc_ln38_2 = trunc i256 %lshr_ln38_1" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 363 'trunc' 'trunc_ln38_2' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node select_ln38)   --->   "%lshr_ln38_2 = lshr i256 %weights_addr_2_read, i256 %zext_ln38_2_cast" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 364 'lshr' 'lshr_ln38_2' <Predicate = (icmp_ln38)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node select_ln38)   --->   "%trunc_ln38_4 = trunc i256 %lshr_ln38_2" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 365 'trunc' 'trunc_ln38_4' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node select_ln38)   --->   "%lshr_ln38_3 = lshr i256 %weights_addr_3_read, i256 %zext_ln38_3_cast" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 366 'lshr' 'lshr_ln38_3' <Predicate = (icmp_ln38)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node select_ln38)   --->   "%trunc_ln38_6 = trunc i256 %lshr_ln38_3" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 367 'trunc' 'trunc_ln38_6' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node select_ln38)   --->   "%lshr_ln38_4 = lshr i256 %weights_addr_4_read, i256 %zext_ln38_4_cast" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 368 'lshr' 'lshr_ln38_4' <Predicate = (icmp_ln38)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node select_ln38)   --->   "%trunc_ln38_8 = trunc i256 %lshr_ln38_4" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 369 'trunc' 'trunc_ln38_8' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node select_ln38)   --->   "%lshr_ln38_5 = lshr i256 %weights_addr_5_read, i256 %zext_ln38_5_cast" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 370 'lshr' 'lshr_ln38_5' <Predicate = (icmp_ln38)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node select_ln38)   --->   "%trunc_ln38_10 = trunc i256 %lshr_ln38_5" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 371 'trunc' 'trunc_ln38_10' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node select_ln38)   --->   "%lshr_ln38_6 = lshr i256 %weights_addr_6_read, i256 %zext_ln38_6_cast" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 372 'lshr' 'lshr_ln38_6' <Predicate = (icmp_ln38)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node select_ln38)   --->   "%trunc_ln38_12 = trunc i256 %lshr_ln38_6" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 373 'trunc' 'trunc_ln38_12' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node select_ln38)   --->   "%lshr_ln38_7 = lshr i256 %weights_addr_7_read, i256 %zext_ln38_7_cast" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 374 'lshr' 'lshr_ln38_7' <Predicate = (icmp_ln38)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node select_ln38)   --->   "%trunc_ln38_14 = trunc i256 %lshr_ln38_7" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 375 'trunc' 'trunc_ln38_14' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node select_ln38)   --->   "%lshr_ln38_8 = lshr i256 %weights_addr_8_read, i256 %zext_ln38_8_cast" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 376 'lshr' 'lshr_ln38_8' <Predicate = (icmp_ln38)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node select_ln38)   --->   "%trunc_ln38_16 = trunc i256 %lshr_ln38_8" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 377 'trunc' 'trunc_ln38_16' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node select_ln38)   --->   "%lshr_ln38_9 = lshr i256 %weights_addr_9_read, i256 %zext_ln38_9_cast" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 378 'lshr' 'lshr_ln38_9' <Predicate = (icmp_ln38)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node select_ln38)   --->   "%trunc_ln38_18 = trunc i256 %lshr_ln38_9" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 379 'trunc' 'trunc_ln38_18' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node select_ln38)   --->   "%lshr_ln38_10 = lshr i256 %weights_addr_10_read, i256 %zext_ln38_10_cast" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 380 'lshr' 'lshr_ln38_10' <Predicate = (icmp_ln38)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node select_ln38)   --->   "%trunc_ln38_20 = trunc i256 %lshr_ln38_10" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 381 'trunc' 'trunc_ln38_20' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node select_ln38)   --->   "%lshr_ln38_11 = lshr i256 %weights_addr_11_read, i256 %zext_ln38_11_cast" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 382 'lshr' 'lshr_ln38_11' <Predicate = (icmp_ln38)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node select_ln38)   --->   "%trunc_ln38_22 = trunc i256 %lshr_ln38_11" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 383 'trunc' 'trunc_ln38_22' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node select_ln38)   --->   "%lshr_ln38_12 = lshr i256 %weights_addr_12_read, i256 %zext_ln38_12_cast" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 384 'lshr' 'lshr_ln38_12' <Predicate = (icmp_ln38)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node select_ln38)   --->   "%trunc_ln38_24 = trunc i256 %lshr_ln38_12" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 385 'trunc' 'trunc_ln38_24' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node select_ln38)   --->   "%lshr_ln38_13 = lshr i256 %weights_addr_13_read, i256 %zext_ln38_13_cast" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 386 'lshr' 'lshr_ln38_13' <Predicate = (icmp_ln38)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node select_ln38)   --->   "%trunc_ln38_26 = trunc i256 %lshr_ln38_13" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 387 'trunc' 'trunc_ln38_26' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node select_ln38)   --->   "%lshr_ln38_14 = lshr i256 %weights_addr_14_read, i256 %zext_ln38_14_cast" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 388 'lshr' 'lshr_ln38_14' <Predicate = (icmp_ln38)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node select_ln38)   --->   "%trunc_ln38_28 = trunc i256 %lshr_ln38_14" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 389 'trunc' 'trunc_ln38_28' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node select_ln38)   --->   "%lshr_ln38_15 = lshr i256 %weights_addr_15_read, i256 %zext_ln29_cast" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 390 'lshr' 'lshr_ln38_15' <Predicate = (icmp_ln38)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node select_ln38)   --->   "%trunc_ln38_30 = trunc i256 %lshr_ln38_15" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 391 'trunc' 'trunc_ln38_30' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node select_ln38)   --->   "%or_ln38_s = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i16 %trunc_ln38_30, i16 %trunc_ln38_28, i16 %trunc_ln38_26, i16 %trunc_ln38_24, i16 %trunc_ln38_22, i16 %trunc_ln38_20, i16 %trunc_ln38_18, i16 %trunc_ln38_16, i16 %trunc_ln38_14, i16 %trunc_ln38_12, i16 %trunc_ln38_10, i16 %trunc_ln38_8, i16 %trunc_ln38_6, i16 %trunc_ln38_4, i16 %trunc_ln38_2, i16 %trunc_ln38" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 392 'bitconcatenate' 'or_ln38_s' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 393 [1/1] (1.53ns) (out node of the LUT)   --->   "%select_ln38 = select i1 %icmp_ln38, i256 %or_ln38_s, i256 %weights_cache_7_3_load" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 393 'select' 'select_ln38' <Predicate = true> <Delay = 1.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i2048 @_ssdm_op_BitConcatenate.i2048.i256.i256.i256.i256.i256.i256.i256.i256, i256 %select_ln38, i256 %select_ln38, i256 %select_ln38, i256 %select_ln38, i256 %select_ln38, i256 %select_ln38, i256 %select_ln38, i256 %select_ln38" [Deit_cpp/src/ViT.cpp:48]   --->   Operation 394 'bitconcatenate' 'tmp_s' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_26 : Operation 395 [1/1] (1.23ns)   --->   "%store_ln48 = store i2048 %tmp_s, i11 %patch_embed_weights_addr" [Deit_cpp/src/ViT.cpp:48]   --->   Operation 395 'store' 'store_ln48' <Predicate = (icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2048> <Depth = 1152> <RAM>
ST_26 : Operation 396 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc72" [Deit_cpp/src/ViT.cpp:52]   --->   Operation 396 'br' 'br_ln52' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_26 : Operation 397 [1/1] (0.00ns)   --->   "%store_ln35 = store i256 %select_ln38, i256 %weights_cache_7_3" [Deit_cpp/src/ViT.cpp:35]   --->   Operation 397 'store' 'store_ln35' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 398 [1/1] (0.00ns)   --->   "%br_ln35 = br void %for.body35" [Deit_cpp/src/ViT.cpp:35]   --->   Operation 398 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten56') [28]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten56' [63]  (0.427 ns)

 <State 2>: 5.14ns
The critical path consists of the following:
	'load' operation ('indvar_flatten22_load', Deit_cpp/src/ViT.cpp:31) on local variable 'indvar_flatten22' [76]  (0 ns)
	'icmp' operation ('icmp_ln31', Deit_cpp/src/ViT.cpp:31) [92]  (1.01 ns)
	'xor' operation ('xor_ln29', Deit_cpp/src/ViT.cpp:29) [97]  (0.287 ns)
	'and' operation ('and_ln29_1', Deit_cpp/src/ViT.cpp:29) [101]  (0.287 ns)
	'or' operation ('or_ln31', Deit_cpp/src/ViT.cpp:31) [104]  (0.287 ns)
	'select' operation ('select_ln31', Deit_cpp/src/ViT.cpp:31) [105]  (0.393 ns)
	'add' operation ('add_ln33', Deit_cpp/src/ViT.cpp:33) [116]  (0.765 ns)
	'select' operation ('select_ln33_2', Deit_cpp/src/ViT.cpp:33) [123]  (0.414 ns)
	'sub' operation ('empty_197', Deit_cpp/src/ViT.cpp:33) [126]  (0 ns)
	'add' operation ('empty_198', Deit_cpp/src/ViT.cpp:33) [127]  (0.905 ns)
	'add' operation ('empty_199', Deit_cpp/src/ViT.cpp:33) [129]  (0.798 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('weights_addr', Deit_cpp/src/ViT.cpp:38) [147]  (0 ns)
	bus request operation ('weights_load_8_req', Deit_cpp/src/ViT.cpp:38) on port 'weights' (Deit_cpp/src/ViT.cpp:38) [148]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request operation ('weights_load_8_req', Deit_cpp/src/ViT.cpp:38) on port 'weights' (Deit_cpp/src/ViT.cpp:38) [148]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('weights_load_8_req', Deit_cpp/src/ViT.cpp:38) on port 'weights' (Deit_cpp/src/ViT.cpp:38) [148]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('weights_load_8_req', Deit_cpp/src/ViT.cpp:38) on port 'weights' (Deit_cpp/src/ViT.cpp:38) [148]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('weights_load_8_req', Deit_cpp/src/ViT.cpp:38) on port 'weights' (Deit_cpp/src/ViT.cpp:38) [148]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('weights_load_8_req', Deit_cpp/src/ViT.cpp:38) on port 'weights' (Deit_cpp/src/ViT.cpp:38) [148]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request operation ('weights_load_8_req', Deit_cpp/src/ViT.cpp:38) on port 'weights' (Deit_cpp/src/ViT.cpp:38) [148]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus read operation ('weights_addr_read', Deit_cpp/src/ViT.cpp:38) on port 'weights' (Deit_cpp/src/ViT.cpp:38) [149]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus read operation ('weights_addr_1_read', Deit_cpp/src/ViT.cpp:38) on port 'weights' (Deit_cpp/src/ViT.cpp:38) [157]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus read operation ('weights_addr_2_read', Deit_cpp/src/ViT.cpp:38) on port 'weights' (Deit_cpp/src/ViT.cpp:38) [165]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus read operation ('weights_addr_3_read', Deit_cpp/src/ViT.cpp:38) on port 'weights' (Deit_cpp/src/ViT.cpp:38) [173]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus read operation ('weights_addr_4_read', Deit_cpp/src/ViT.cpp:38) on port 'weights' (Deit_cpp/src/ViT.cpp:38) [181]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus read operation ('weights_addr_5_read', Deit_cpp/src/ViT.cpp:38) on port 'weights' (Deit_cpp/src/ViT.cpp:38) [189]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus read operation ('weights_addr_6_read', Deit_cpp/src/ViT.cpp:38) on port 'weights' (Deit_cpp/src/ViT.cpp:38) [197]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus read operation ('weights_addr_7_read', Deit_cpp/src/ViT.cpp:38) on port 'weights' (Deit_cpp/src/ViT.cpp:38) [205]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus read operation ('weights_addr_8_read', Deit_cpp/src/ViT.cpp:38) on port 'weights' (Deit_cpp/src/ViT.cpp:38) [213]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus read operation ('weights_addr_9_read', Deit_cpp/src/ViT.cpp:38) on port 'weights' (Deit_cpp/src/ViT.cpp:38) [221]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus read operation ('weights_addr_10_read', Deit_cpp/src/ViT.cpp:38) on port 'weights' (Deit_cpp/src/ViT.cpp:38) [229]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus read operation ('weights_addr_11_read', Deit_cpp/src/ViT.cpp:38) on port 'weights' (Deit_cpp/src/ViT.cpp:38) [237]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus read operation ('weights_addr_12_read', Deit_cpp/src/ViT.cpp:38) on port 'weights' (Deit_cpp/src/ViT.cpp:38) [245]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus read operation ('weights_addr_13_read', Deit_cpp/src/ViT.cpp:38) on port 'weights' (Deit_cpp/src/ViT.cpp:38) [253]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus read operation ('weights_addr_14_read', Deit_cpp/src/ViT.cpp:38) on port 'weights' (Deit_cpp/src/ViT.cpp:38) [261]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus read operation ('weights_addr_15_read', Deit_cpp/src/ViT.cpp:38) on port 'weights' (Deit_cpp/src/ViT.cpp:38) [269]  (7.3 ns)

 <State 26>: 2.77ns
The critical path consists of the following:
	'load' operation ('weights_cache_7_3_load', Deit_cpp/src/ViT.cpp:38) on local variable 'weights_cache_7_3' [87]  (0 ns)
	'select' operation ('select_ln38', Deit_cpp/src/ViT.cpp:38) [275]  (1.53 ns)
	'store' operation ('store_ln48', Deit_cpp/src/ViT.cpp:48) of variable 'tmp_s', Deit_cpp/src/ViT.cpp:48 on array 'patch_embed_weights' [280]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
