module rca8_dataflow(
  input  [7:0] A, B,
  input        Cin,
  output [7:0] Sum,
  output       Cout
);

  wire [7:0] carry;

  assign carry[0] = (A[0] & B[0]) | (B[0] & Cin) | (A[0] & Cin);
  assign Sum[0] = A[0] ^ B[0] ^ Cin;

  genvar i;
  generate
    for (i = 1; i < 8; i = i + 1) begin : adder_loop
      assign Sum[i] = A[i] ^ B[i] ^ carry[i-1];
      assign carry[i] = (A[i] & B[i]) | (B[i] & carry[i-1]) | (A[i] & carry[i-1]);
    end
  endgenerate

  assign Cout = carry[7];

endmodule
