

================================================================
== Vivado HLS Report for 'top_module'
================================================================
* Date:           Wed Apr 27 12:06:21 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        integerize_convolution
* Solution:       solution2
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.429|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1491721|  1491721|  1491721|  1491721|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  1491720|  1491720|     12030|          -|          -|   124|    no    |
        | + Loop 1.1          |    12028|    12028|        97|          -|          -|   124|    no    |
        |  ++ Loop 1.1.1      |       85|       85|        17|          -|          -|     5|    no    |
        |   +++ Loop 1.1.1.1  |       15|       15|         3|          -|          -|     5|    no    |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      1|      -|      -|    -|
|Expression       |        -|      -|      0|    506|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      3|    482|    513|    -|
|Memory           |        -|      -|      -|      -|    -|
|Multiplexer      |        -|      -|      -|    161|    -|
|Register         |        -|      -|    286|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|      4|    768|   1180|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      100|     90|  41600|  20800|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|      4|      1|      5|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |top_module_fmul_3bkb_U1  |top_module_fmul_3bkb  |        0|      3|  143|  140|    0|
    |top_module_sitofpcud_U2  |top_module_sitofpcud  |        0|      0|  339|  373|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      3|  482|  513|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |top_module_mac_mudEe_U3  |top_module_mac_mudEe  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+-----+------------+------------+
    |add_ln215_1_fu_352_p2  |     +    |      0|  0|   15|           6|           6|
    |add_ln215_fu_309_p2    |     +    |      0|  0|   15|           6|           6|
    |add_ln26_fu_366_p2     |     +    |      0|  0|   23|          16|          16|
    |add_ln32_fu_331_p2     |     +    |      0|  0|   22|          15|          15|
    |add_ln339_fu_416_p2    |     +    |      0|  0|   16|           8|           9|
    |i_fu_229_p2            |     +    |      0|  0|   15|           7|           1|
    |j_fu_275_p2            |     +    |      0|  0|   15|           7|           1|
    |k_fu_287_p2            |     +    |      0|  0|   12|           3|           1|
    |l_fu_342_p2            |     +    |      0|  0|   12|           3|           1|
    |x_1_fu_382_p2          |     +    |      0|  0|   15|           8|           1|
    |y_2_fu_376_p2          |     +    |      0|  0|   15|           8|           1|
    |sub_ln1311_fu_430_p2   |     -    |      0|  0|   15|           7|           8|
    |sub_ln32_fu_259_p2     |     -    |      0|  0|   22|          15|          15|
    |icmp_ln11_fu_223_p2    |   icmp   |      0|  0|   11|           7|           4|
    |icmp_ln13_fu_269_p2    |   icmp   |      0|  0|   11|           7|           4|
    |icmp_ln20_fu_281_p2    |   icmp   |      0|  0|    9|           3|           3|
    |icmp_ln22_fu_336_p2    |   icmp   |      0|  0|    9|           3|           3|
    |r_V_fu_470_p2          |   lshr   |      0|  0|   73|          25|          25|
    |output_r_d0            |  select  |      0|  0|    8|           1|           8|
    |ush_fu_452_p3          |  select  |      0|  0|    9|           1|           9|
    |r_V_1_fu_476_p2        |    shl   |      0|  0|  164|          55|          55|
    +-----------------------+----------+-------+---+-----+------------+------------+
    |Total                  |          |      0|  0|  506|         211|         192|
    +-----------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  89|         18|    1|         18|
    |convolute_2_reg_146  |   9|          2|   32|         64|
    |convolute_3_reg_179  |   9|          2|   32|         64|
    |k_0_reg_168          |   9|          2|    3|          6|
    |l_0_reg_200          |   9|          2|    3|          6|
    |x_0_reg_158          |   9|          2|    8|         16|
    |x_reg_123            |   9|          2|    7|         14|
    |y_1_reg_191          |   9|          2|    8|         16|
    |y_reg_134            |   9|          2|    7|         14|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 161|         34|  101|        218|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |add_ln215_reg_568      |   6|   0|    6|          0|
    |add_ln32_reg_578       |  15|   0|   15|          0|
    |add_ln339_reg_636      |   9|   0|    9|          0|
    |ap_CS_fsm              |  17|   0|   17|          0|
    |convolute_2_reg_146    |  32|   0|   32|          0|
    |convolute_3_reg_179    |  32|   0|   32|          0|
    |i_reg_537              |   7|   0|    7|          0|
    |input_load_reg_611     |   8|   0|    8|          0|
    |isNeg_reg_641          |   1|   0|    1|          0|
    |j_reg_555              |   7|   0|    7|          0|
    |k_0_reg_168            |   3|   0|    3|          0|
    |k_reg_563              |   3|   0|    3|          0|
    |kernel_V_load_reg_616  |   4|   0|    4|          0|
    |l_0_reg_200            |   3|   0|    3|          0|
    |l_reg_586              |   3|   0|    3|          0|
    |sub_ln1311_reg_647     |   8|   0|    8|          0|
    |sub_ln32_reg_542       |  13|   0|   15|          2|
    |tmp_V_1_reg_631        |  23|   0|   23|          0|
    |tmp_reg_626            |  32|   0|   32|          0|
    |x_0_reg_158            |   8|   0|    8|          0|
    |x_reg_123              |   7|   0|    7|          0|
    |y_1_reg_191            |   8|   0|    8|          0|
    |y_2_reg_601            |   8|   0|    8|          0|
    |y_reg_134              |   7|   0|    7|          0|
    |zext_ln16_reg_529      |   7|   0|    8|          1|
    |zext_ln17_reg_547      |   7|   0|    8|          1|
    |zext_ln22_reg_573      |   8|   0|   16|          8|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 286|   0|  298|         12|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  top_module  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  top_module  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  top_module  | return value |
|ap_done            | out |    1| ap_ctrl_hs |  top_module  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  top_module  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  top_module  | return value |
|ap_return          | out |   32| ap_ctrl_hs |  top_module  | return value |
|output_r_address0  | out |   14|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |    8|  ap_memory |   output_r   |     array    |
|input_r_address0   | out |   14|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |    8|  ap_memory |    input_r   |     array    |
|kernel_V_address0  | out |    5|  ap_memory |   kernel_V   |     array    |
|kernel_V_ce0       | out |    1|  ap_memory |   kernel_V   |     array    |
|kernel_V_q0        |  in |    4|  ap_memory |   kernel_V   |     array    |
|alpha_kernel       |  in |   32|   ap_none  | alpha_kernel |    scalar    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 8 5 
5 --> 6 4 
6 --> 7 
7 --> 5 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15376 x i8]* %output_r), !map !42"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16384 x i8]* %input_r), !map !48"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([25 x i4]* %kernel_V), !map !54"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %alpha_kernel), !map !60"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !66"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @top_module_str) nounwind"   --->   Operation 23 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%alpha_kernel_read = call float @_ssdm_op_Read.ap_auto.float(float %alpha_kernel)" [Code/intergerize_convolution.cpp:3]   --->   Operation 24 'read' 'alpha_kernel_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.66ns)   --->   "br label %.loopexit" [Code/intergerize_convolution.cpp:11]   --->   Operation 25 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 2.13>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%x = phi i7 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 26 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i7 %x to i8" [Code/intergerize_convolution.cpp:16]   --->   Operation 27 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.46ns)   --->   "%icmp_ln11 = icmp eq i7 %x, -4" [Code/intergerize_convolution.cpp:11]   --->   Operation 28 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 124, i64 124, i64 124)"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (2.03ns)   --->   "%i = add i7 %x, 1" [Code/intergerize_convolution.cpp:11]   --->   Operation 30 'add' 'i' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %4, label %.preheader39.preheader" [Code/intergerize_convolution.cpp:11]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_1 = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %x, i7 0)" [Code/intergerize_convolution.cpp:32]   --->   Operation 32 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i14 %tmp_1 to i15" [Code/intergerize_convolution.cpp:32]   --->   Operation 33 'zext' 'zext_ln32' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_2 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %x, i2 0)" [Code/intergerize_convolution.cpp:32]   --->   Operation 34 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i9 %tmp_2 to i15" [Code/intergerize_convolution.cpp:32]   --->   Operation 35 'zext' 'zext_ln32_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (2.13ns)   --->   "%sub_ln32 = sub i15 %zext_ln32, %zext_ln32_1" [Code/intergerize_convolution.cpp:32]   --->   Operation 36 'sub' 'sub_ln32' <Predicate = (!icmp_ln11)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.66ns)   --->   "br label %.preheader39" [Code/intergerize_convolution.cpp:17]   --->   Operation 37 'br' <Predicate = (!icmp_ln11)> <Delay = 1.66>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "ret i32 0" [Code/intergerize_convolution.cpp:37]   --->   Operation 38 'ret' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.03>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%y = phi i7 [ %j, %3 ], [ 0, %.preheader39.preheader ]"   --->   Operation 39 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i7 %y to i8" [Code/intergerize_convolution.cpp:17]   --->   Operation 40 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.46ns)   --->   "%icmp_ln13 = icmp eq i7 %y, -4" [Code/intergerize_convolution.cpp:13]   --->   Operation 41 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 124, i64 124, i64 124)"   --->   Operation 42 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (2.03ns)   --->   "%j = add i7 %y, 1" [Code/intergerize_convolution.cpp:13]   --->   Operation 43 'add' 'j' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %.loopexit.loopexit, label %.preheader38.preheader" [Code/intergerize_convolution.cpp:13]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.66ns)   --->   "br label %.preheader38" [Code/intergerize_convolution.cpp:20]   --->   Operation 45 'br' <Predicate = (!icmp_ln13)> <Delay = 1.66>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 46 'br' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.18>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%convolute_2 = phi i32 [ %convolute_3, %2 ], [ 0, %.preheader38.preheader ]" [Code/intergerize_convolution.cpp:26]   --->   Operation 47 'phi' 'convolute_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%x_0 = phi i8 [ %x_1, %2 ], [ %zext_ln16, %.preheader38.preheader ]"   --->   Operation 48 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%k_0 = phi i3 [ %k, %2 ], [ 0, %.preheader38.preheader ]"   --->   Operation 49 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.18ns)   --->   "%icmp_ln20 = icmp eq i3 %k_0, -3" [Code/intergerize_convolution.cpp:20]   --->   Operation 50 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 51 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.68ns)   --->   "%k = add i3 %k_0, 1" [Code/intergerize_convolution.cpp:20]   --->   Operation 52 'add' 'k' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %3, label %.preheader.preheader" [Code/intergerize_convolution.cpp:20]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i3 %k_0 to i6" [Code/intergerize_convolution.cpp:26]   --->   Operation 54 'zext' 'zext_ln215' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_5 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %k_0, i2 0)" [Code/intergerize_convolution.cpp:26]   --->   Operation 55 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i5 %tmp_5 to i6" [Code/intergerize_convolution.cpp:26]   --->   Operation 56 'zext' 'zext_ln215_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.86ns)   --->   "%add_ln215 = add i6 %zext_ln215, %zext_ln215_1" [Code/intergerize_convolution.cpp:26]   --->   Operation 57 'add' 'add_ln215' <Predicate = (!icmp_ln20)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_6 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %x_0, i7 0)" [Code/intergerize_convolution.cpp:26]   --->   Operation 58 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i15 %tmp_6 to i16" [Code/intergerize_convolution.cpp:22]   --->   Operation 59 'zext' 'zext_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (1.66ns)   --->   "br label %.preheader" [Code/intergerize_convolution.cpp:22]   --->   Operation 60 'br' <Predicate = (!icmp_ln20)> <Delay = 1.66>
ST_4 : Operation 61 [6/6] (6.18ns)   --->   "%tmp = sitofp i32 %convolute_2 to float" [Code/intergerize_convolution.cpp:32]   --->   Operation 61 'sitofp' 'tmp' <Predicate = (icmp_ln20)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln32_2 = zext i7 %y to i15" [Code/intergerize_convolution.cpp:32]   --->   Operation 62 'zext' 'zext_ln32_2' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (2.14ns)   --->   "%add_ln32 = add i15 %zext_ln32_2, %sub_ln32" [Code/intergerize_convolution.cpp:32]   --->   Operation 63 'add' 'add_ln32' <Predicate = (icmp_ln20)> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.39>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%convolute_3 = phi i32 [ %convolute, %1 ], [ %convolute_2, %.preheader.preheader ]"   --->   Operation 64 'phi' 'convolute_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%y_1 = phi i8 [ %y_2, %1 ], [ %zext_ln17, %.preheader.preheader ]"   --->   Operation 65 'phi' 'y_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%l_0 = phi i3 [ %l, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 66 'phi' 'l_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (1.18ns)   --->   "%icmp_ln22 = icmp eq i3 %l_0, -3" [Code/intergerize_convolution.cpp:22]   --->   Operation 67 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 68 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (1.68ns)   --->   "%l = add i3 %l_0, 1" [Code/intergerize_convolution.cpp:22]   --->   Operation 69 'add' 'l' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %icmp_ln22, label %2, label %1" [Code/intergerize_convolution.cpp:22]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i3 %l_0 to i6" [Code/intergerize_convolution.cpp:26]   --->   Operation 71 'zext' 'zext_ln215_2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (1.94ns)   --->   "%add_ln215_1 = add i6 %add_ln215, %zext_ln215_2" [Code/intergerize_convolution.cpp:26]   --->   Operation 72 'add' 'add_ln215_1' <Predicate = (!icmp_ln22)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln215_3 = zext i6 %add_ln215_1 to i64" [Code/intergerize_convolution.cpp:26]   --->   Operation 73 'zext' 'zext_ln215_3' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%kernel_V_addr = getelementptr [25 x i4]* %kernel_V, i64 0, i64 %zext_ln215_3" [Code/intergerize_convolution.cpp:26]   --->   Operation 74 'getelementptr' 'kernel_V_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i8 %y_1 to i16" [Code/intergerize_convolution.cpp:26]   --->   Operation 75 'zext' 'zext_ln26' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (2.14ns)   --->   "%add_ln26 = add i16 %zext_ln22, %zext_ln26" [Code/intergerize_convolution.cpp:26]   --->   Operation 76 'add' 'add_ln26' <Predicate = (!icmp_ln22)> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i16 %add_ln26 to i64" [Code/intergerize_convolution.cpp:26]   --->   Operation 77 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [16384 x i8]* %input_r, i64 0, i64 %zext_ln26_1" [Code/intergerize_convolution.cpp:26]   --->   Operation 78 'getelementptr' 'input_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 79 [2/2] (3.25ns)   --->   "%input_load = load i8* %input_addr, align 1" [Code/intergerize_convolution.cpp:26]   --->   Operation 79 'load' 'input_load' <Predicate = (!icmp_ln22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15376> <RAM>
ST_5 : Operation 80 [2/2] (2.15ns)   --->   "%kernel_V_load = load i4* %kernel_V_addr, align 1" [Code/intergerize_convolution.cpp:26]   --->   Operation 80 'load' 'kernel_V_load' <Predicate = (!icmp_ln22)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15376> <RAM>
ST_5 : Operation 81 [1/1] (2.11ns)   --->   "%y_2 = add i8 %y_1, 1" [Code/intergerize_convolution.cpp:27]   --->   Operation 81 'add' 'y_2' <Predicate = (!icmp_ln22)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (2.11ns)   --->   "%x_1 = add i8 %x_0, 1" [Code/intergerize_convolution.cpp:29]   --->   Operation 82 'add' 'x_1' <Predicate = (icmp_ln22)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "br label %.preheader38" [Code/intergerize_convolution.cpp:20]   --->   Operation 83 'br' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 84 [1/2] (3.25ns)   --->   "%input_load = load i8* %input_addr, align 1" [Code/intergerize_convolution.cpp:26]   --->   Operation 84 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15376> <RAM>
ST_6 : Operation 85 [1/2] (2.15ns)   --->   "%kernel_V_load = load i4* %kernel_V_addr, align 1" [Code/intergerize_convolution.cpp:26]   --->   Operation 85 'load' 'kernel_V_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15376> <RAM>

State 7 <SV = 6> <Delay = 7.18>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%lhs_V = sext i4 %kernel_V_load to i12" [Code/intergerize_convolution.cpp:26]   --->   Operation 86 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%rhs_V = zext i8 %input_load to i12" [Code/intergerize_convolution.cpp:26]   --->   Operation 87 'zext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (3.36ns) (grouped into DSP with root node convolute)   --->   "%ret_V = mul i12 %lhs_V, %rhs_V" [Code/intergerize_convolution.cpp:26]   --->   Operation 88 'mul' 'ret_V' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 89 [1/1] (0.00ns) (grouped into DSP with root node convolute)   --->   "%sext_ln26 = sext i12 %ret_V to i32" [Code/intergerize_convolution.cpp:26]   --->   Operation 89 'sext' 'sext_ln26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (3.82ns) (root node of the DSP)   --->   "%convolute = add i32 %convolute_3, %sext_ln26" [Code/intergerize_convolution.cpp:26]   --->   Operation 90 'add' 'convolute' <Predicate = true> <Delay = 3.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "br label %.preheader" [Code/intergerize_convolution.cpp:22]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 6.18>
ST_8 : Operation 92 [5/6] (6.18ns)   --->   "%tmp = sitofp i32 %convolute_2 to float" [Code/intergerize_convolution.cpp:32]   --->   Operation 92 'sitofp' 'tmp' <Predicate = true> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 5> <Delay = 6.18>
ST_9 : Operation 93 [4/6] (6.18ns)   --->   "%tmp = sitofp i32 %convolute_2 to float" [Code/intergerize_convolution.cpp:32]   --->   Operation 93 'sitofp' 'tmp' <Predicate = true> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 6> <Delay = 6.18>
ST_10 : Operation 94 [3/6] (6.18ns)   --->   "%tmp = sitofp i32 %convolute_2 to float" [Code/intergerize_convolution.cpp:32]   --->   Operation 94 'sitofp' 'tmp' <Predicate = true> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 7> <Delay = 6.18>
ST_11 : Operation 95 [2/6] (6.18ns)   --->   "%tmp = sitofp i32 %convolute_2 to float" [Code/intergerize_convolution.cpp:32]   --->   Operation 95 'sitofp' 'tmp' <Predicate = true> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 8> <Delay = 6.18>
ST_12 : Operation 96 [1/6] (6.18ns)   --->   "%tmp = sitofp i32 %convolute_2 to float" [Code/intergerize_convolution.cpp:32]   --->   Operation 96 'sitofp' 'tmp' <Predicate = true> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 9> <Delay = 5.78>
ST_13 : Operation 97 [4/4] (5.78ns)   --->   "%x_assign = fmul float %tmp, %alpha_kernel_read" [Code/intergerize_convolution.cpp:32]   --->   Operation 97 'fmul' 'x_assign' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 10> <Delay = 5.78>
ST_14 : Operation 98 [3/4] (5.78ns)   --->   "%x_assign = fmul float %tmp, %alpha_kernel_read" [Code/intergerize_convolution.cpp:32]   --->   Operation 98 'fmul' 'x_assign' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 11> <Delay = 5.78>
ST_15 : Operation 99 [2/4] (5.78ns)   --->   "%x_assign = fmul float %tmp, %alpha_kernel_read" [Code/intergerize_convolution.cpp:32]   --->   Operation 99 'fmul' 'x_assign' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 12> <Delay = 7.89>
ST_16 : Operation 100 [1/4] (5.78ns)   --->   "%x_assign = fmul float %tmp, %alpha_kernel_read" [Code/intergerize_convolution.cpp:32]   --->   Operation 100 'fmul' 'x_assign' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 101 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %x_assign to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->Code/intergerize_convolution.cpp:32]   --->   Operation 101 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:317->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->Code/intergerize_convolution.cpp:32]   --->   Operation 102 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_V_1 = trunc i32 %p_Val2_s to i23" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:318->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->Code/intergerize_convolution.cpp:32]   --->   Operation 103 'trunc' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i8 %tmp_V to i9" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->Code/intergerize_convolution.cpp:32]   --->   Operation 104 'zext' 'zext_ln339' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 105 [1/1] (2.11ns)   --->   "%add_ln339 = add i9 -127, %zext_ln339" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->Code/intergerize_convolution.cpp:32]   --->   Operation 105 'add' 'add_ln339' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 106 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339, i32 8)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->Code/intergerize_convolution.cpp:32]   --->   Operation 106 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 107 [1/1] (2.11ns)   --->   "%sub_ln1311 = sub i8 127, %tmp_V" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->Code/intergerize_convolution.cpp:32]   --->   Operation 107 'sub' 'sub_ln1311' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 13> <Delay = 8.42>
ST_17 : Operation 108 [1/1] (0.00ns)   --->   "%mantissa_V = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_1, i1 false)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->Code/intergerize_convolution.cpp:32]   --->   Operation 108 'bitconcatenate' 'mantissa_V' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%zext_ln682 = zext i25 %mantissa_V to i55" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->Code/intergerize_convolution.cpp:32]   --->   Operation 109 'zext' 'zext_ln682' <Predicate = (!isNeg)> <Delay = 0.00>
ST_17 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311 to i9" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->Code/intergerize_convolution.cpp:32]   --->   Operation 110 'sext' 'sext_ln1311' <Predicate = (isNeg)> <Delay = 0.00>
ST_17 : Operation 111 [1/1] (1.08ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln339" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->Code/intergerize_convolution.cpp:32]   --->   Operation 111 'select' 'ush' <Predicate = true> <Delay = 1.08> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%sext_ln1311_1 = sext i9 %ush to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->Code/intergerize_convolution.cpp:32]   --->   Operation 112 'sext' 'sext_ln1311_1' <Predicate = (!isNeg)> <Delay = 0.00>
ST_17 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%sext_ln1311_2 = sext i9 %ush to i25" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->Code/intergerize_convolution.cpp:32]   --->   Operation 113 'sext' 'sext_ln1311_2' <Predicate = (isNeg)> <Delay = 0.00>
ST_17 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_1 to i55" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->Code/intergerize_convolution.cpp:32]   --->   Operation 114 'zext' 'zext_ln1287' <Predicate = (!isNeg)> <Delay = 0.00>
ST_17 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%r_V = lshr i25 %mantissa_V, %sext_ln1311_2" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->Code/intergerize_convolution.cpp:32]   --->   Operation 115 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%r_V_1 = shl i55 %zext_ln682, %zext_ln1287" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->Code/intergerize_convolution.cpp:32]   --->   Operation 116 'shl' 'r_V_1' <Predicate = (!isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->Code/intergerize_convolution.cpp:32]   --->   Operation 117 'bitselect' 'tmp_8' <Predicate = (isNeg)> <Delay = 0.00>
ST_17 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%zext_ln662 = zext i1 %tmp_8 to i8" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->Code/intergerize_convolution.cpp:32]   --->   Operation 118 'zext' 'zext_ln662' <Predicate = (isNeg)> <Delay = 0.00>
ST_17 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i55.i32.i32(i55 %r_V_1, i32 24, i32 31)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->Code/intergerize_convolution.cpp:32]   --->   Operation 119 'partselect' 'tmp_4' <Predicate = (!isNeg)> <Delay = 0.00>
ST_17 : Operation 120 [1/1] (4.08ns) (out node of the LUT)   --->   "%val_V = select i1 %isNeg, i8 %zext_ln662, i8 %tmp_4" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->Code/intergerize_convolution.cpp:32]   --->   Operation 120 'select' 'val_V' <Predicate = true> <Delay = 4.08> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i15 %add_ln32 to i64" [Code/intergerize_convolution.cpp:32]   --->   Operation 121 'sext' 'sext_ln32' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 122 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [15376 x i8]* %output_r, i64 0, i64 %sext_ln32" [Code/intergerize_convolution.cpp:32]   --->   Operation 122 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 123 [1/1] (3.25ns)   --->   "store i8 %val_V, i8* %output_addr, align 1" [Code/intergerize_convolution.cpp:32]   --->   Operation 123 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15376> <RAM>
ST_17 : Operation 124 [1/1] (0.00ns)   --->   "br label %.preheader39" [Code/intergerize_convolution.cpp:13]   --->   Operation 124 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ alpha_kernel]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000]
spectopmodule_ln0 (spectopmodule    ) [ 000000000000000000]
alpha_kernel_read (read             ) [ 001111111111111111]
br_ln11           (br               ) [ 011111111111111111]
x                 (phi              ) [ 001000000000000000]
zext_ln16         (zext             ) [ 000111111111111111]
icmp_ln11         (icmp             ) [ 001111111111111111]
empty             (speclooptripcount) [ 000000000000000000]
i                 (add              ) [ 011111111111111111]
br_ln11           (br               ) [ 000000000000000000]
tmp_1             (bitconcatenate   ) [ 000000000000000000]
zext_ln32         (zext             ) [ 000000000000000000]
tmp_2             (bitconcatenate   ) [ 000000000000000000]
zext_ln32_1       (zext             ) [ 000000000000000000]
sub_ln32          (sub              ) [ 000111111111111111]
br_ln17           (br               ) [ 001111111111111111]
ret_ln37          (ret              ) [ 000000000000000000]
y                 (phi              ) [ 000111110000000000]
zext_ln17         (zext             ) [ 000011110000000000]
icmp_ln13         (icmp             ) [ 001111111111111111]
empty_6           (speclooptripcount) [ 000000000000000000]
j                 (add              ) [ 001111111111111111]
br_ln13           (br               ) [ 000000000000000000]
br_ln20           (br               ) [ 001111111111111111]
br_ln0            (br               ) [ 011111111111111111]
convolute_2       (phi              ) [ 000011111111100000]
x_0               (phi              ) [ 000011110000000000]
k_0               (phi              ) [ 000010000000000000]
icmp_ln20         (icmp             ) [ 001111111111111111]
empty_7           (speclooptripcount) [ 000000000000000000]
k                 (add              ) [ 001111111111111111]
br_ln20           (br               ) [ 000000000000000000]
zext_ln215        (zext             ) [ 000000000000000000]
tmp_5             (bitconcatenate   ) [ 000000000000000000]
zext_ln215_1      (zext             ) [ 000000000000000000]
add_ln215         (add              ) [ 000001110000000000]
tmp_6             (bitconcatenate   ) [ 000000000000000000]
zext_ln22         (zext             ) [ 000001110000000000]
br_ln22           (br               ) [ 001111111111111111]
zext_ln32_2       (zext             ) [ 000000000000000000]
add_ln32          (add              ) [ 000000001111111111]
convolute_3       (phi              ) [ 001111111111111111]
y_1               (phi              ) [ 000001000000000000]
l_0               (phi              ) [ 000001000000000000]
icmp_ln22         (icmp             ) [ 001111111111111111]
empty_8           (speclooptripcount) [ 000000000000000000]
l                 (add              ) [ 001111111111111111]
br_ln22           (br               ) [ 000000000000000000]
zext_ln215_2      (zext             ) [ 000000000000000000]
add_ln215_1       (add              ) [ 000000000000000000]
zext_ln215_3      (zext             ) [ 000000000000000000]
kernel_V_addr     (getelementptr    ) [ 000000100000000000]
zext_ln26         (zext             ) [ 000000000000000000]
add_ln26          (add              ) [ 000000000000000000]
zext_ln26_1       (zext             ) [ 000000000000000000]
input_addr        (getelementptr    ) [ 000000100000000000]
y_2               (add              ) [ 001111111111111111]
x_1               (add              ) [ 001111111111111111]
br_ln20           (br               ) [ 001111111111111111]
input_load        (load             ) [ 000000010000000000]
kernel_V_load     (load             ) [ 000000010000000000]
lhs_V             (sext             ) [ 000000000000000000]
rhs_V             (zext             ) [ 000000000000000000]
ret_V             (mul              ) [ 000000000000000000]
sext_ln26         (sext             ) [ 000000000000000000]
convolute         (add              ) [ 001111111111111111]
br_ln22           (br               ) [ 001111111111111111]
tmp               (sitofp           ) [ 000000000000011110]
x_assign          (fmul             ) [ 000000000000000000]
p_Val2_s          (bitcast          ) [ 000000000000000000]
tmp_V             (partselect       ) [ 000000000000000000]
tmp_V_1           (trunc            ) [ 000000000000000001]
zext_ln339        (zext             ) [ 000000000000000000]
add_ln339         (add              ) [ 000000000000000001]
isNeg             (bitselect        ) [ 000000000000000001]
sub_ln1311        (sub              ) [ 000000000000000001]
mantissa_V        (bitconcatenate   ) [ 000000000000000000]
zext_ln682        (zext             ) [ 000000000000000000]
sext_ln1311       (sext             ) [ 000000000000000000]
ush               (select           ) [ 000000000000000000]
sext_ln1311_1     (sext             ) [ 000000000000000000]
sext_ln1311_2     (sext             ) [ 000000000000000000]
zext_ln1287       (zext             ) [ 000000000000000000]
r_V               (lshr             ) [ 000000000000000000]
r_V_1             (shl              ) [ 000000000000000000]
tmp_8             (bitselect        ) [ 000000000000000000]
zext_ln662        (zext             ) [ 000000000000000000]
tmp_4             (partselect       ) [ 000000000000000000]
val_V             (select           ) [ 000000000000000000]
sext_ln32         (sext             ) [ 000000000000000000]
output_addr       (getelementptr    ) [ 000000000000000000]
store_ln32        (store            ) [ 000000000000000000]
br_ln13           (br               ) [ 001111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="kernel_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="alpha_kernel">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha_kernel"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_module_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i7.i7"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i8.i7"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i55.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="alpha_kernel_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="alpha_kernel_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="kernel_V_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="4" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="6" slack="0"/>
<pin id="88" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_V_addr/5 "/>
</bind>
</comp>

<comp id="91" class="1004" name="input_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="8" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="16" slack="0"/>
<pin id="95" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/5 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="14" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/5 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="5" slack="0"/>
<pin id="106" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_V_load/5 "/>
</bind>
</comp>

<comp id="110" class="1004" name="output_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="15" slack="0"/>
<pin id="114" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/17 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln32_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="14" slack="0"/>
<pin id="119" dir="0" index="1" bw="8" slack="0"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/17 "/>
</bind>
</comp>

<comp id="123" class="1005" name="x_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="7" slack="1"/>
<pin id="125" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="127" class="1004" name="x_phi_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="1"/>
<pin id="129" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="7" slack="0"/>
<pin id="131" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="134" class="1005" name="y_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="7" slack="1"/>
<pin id="136" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="y_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="7" slack="0"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="1" slack="1"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/3 "/>
</bind>
</comp>

<comp id="146" class="1005" name="convolute_2_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="1"/>
<pin id="148" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="convolute_2 (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="convolute_2_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="1"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="1" slack="1"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="convolute_2/4 "/>
</bind>
</comp>

<comp id="158" class="1005" name="x_0_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="1"/>
<pin id="160" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_0 (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="x_0_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="7" slack="2"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0/4 "/>
</bind>
</comp>

<comp id="168" class="1005" name="k_0_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="3" slack="1"/>
<pin id="170" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="k_0_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="3" slack="0"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="1" slack="1"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/4 "/>
</bind>
</comp>

<comp id="179" class="1005" name="convolute_3_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="1"/>
<pin id="181" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="convolute_3 (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="convolute_3_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="1"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="32" slack="1"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="convolute_3/5 "/>
</bind>
</comp>

<comp id="191" class="1005" name="y_1_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="193" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="y_1 (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="y_1_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="7" slack="2"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_1/5 "/>
</bind>
</comp>

<comp id="200" class="1005" name="l_0_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="3" slack="1"/>
<pin id="202" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="l_0 (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="l_0_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="3" slack="0"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="1" slack="1"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l_0/5 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="1"/>
<pin id="213" dir="0" index="1" bw="32" slack="9"/>
<pin id="214" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="x_assign/13 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="zext_ln16_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="7" slack="0"/>
<pin id="221" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="icmp_ln11_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="7" slack="0"/>
<pin id="225" dir="0" index="1" bw="7" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="i_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="7" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="14" slack="0"/>
<pin id="237" dir="0" index="1" bw="7" slack="0"/>
<pin id="238" dir="0" index="2" bw="1" slack="0"/>
<pin id="239" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="zext_ln32_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="14" slack="0"/>
<pin id="245" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_2_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="9" slack="0"/>
<pin id="249" dir="0" index="1" bw="7" slack="0"/>
<pin id="250" dir="0" index="2" bw="1" slack="0"/>
<pin id="251" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="zext_ln32_1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="9" slack="0"/>
<pin id="257" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_1/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="sub_ln32_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="14" slack="0"/>
<pin id="261" dir="0" index="1" bw="9" slack="0"/>
<pin id="262" dir="1" index="2" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln32/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="zext_ln17_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="7" slack="0"/>
<pin id="267" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="icmp_ln13_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="7" slack="0"/>
<pin id="271" dir="0" index="1" bw="7" slack="0"/>
<pin id="272" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="j_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="7" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="icmp_ln20_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="3" slack="0"/>
<pin id="283" dir="0" index="1" bw="3" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="k_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="3" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln215_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="3" slack="0"/>
<pin id="295" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_5_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="5" slack="0"/>
<pin id="299" dir="0" index="1" bw="3" slack="0"/>
<pin id="300" dir="0" index="2" bw="1" slack="0"/>
<pin id="301" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="zext_ln215_1_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="5" slack="0"/>
<pin id="307" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_1/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="add_ln215_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="3" slack="0"/>
<pin id="311" dir="0" index="1" bw="5" slack="0"/>
<pin id="312" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_6_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="15" slack="0"/>
<pin id="317" dir="0" index="1" bw="8" slack="0"/>
<pin id="318" dir="0" index="2" bw="1" slack="0"/>
<pin id="319" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln22_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="15" slack="0"/>
<pin id="325" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="zext_ln32_2_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="7" slack="1"/>
<pin id="329" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_2/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="add_ln32_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="7" slack="0"/>
<pin id="333" dir="0" index="1" bw="15" slack="2"/>
<pin id="334" dir="1" index="2" bw="15" slack="10"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="icmp_ln22_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="3" slack="0"/>
<pin id="338" dir="0" index="1" bw="3" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/5 "/>
</bind>
</comp>

<comp id="342" class="1004" name="l_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="3" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="l/5 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln215_2_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="3" slack="0"/>
<pin id="350" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_2/5 "/>
</bind>
</comp>

<comp id="352" class="1004" name="add_ln215_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="6" slack="1"/>
<pin id="354" dir="0" index="1" bw="3" slack="0"/>
<pin id="355" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215_1/5 "/>
</bind>
</comp>

<comp id="357" class="1004" name="zext_ln215_3_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="6" slack="0"/>
<pin id="359" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_3/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="zext_ln26_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="0"/>
<pin id="364" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/5 "/>
</bind>
</comp>

<comp id="366" class="1004" name="add_ln26_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="15" slack="1"/>
<pin id="368" dir="0" index="1" bw="8" slack="0"/>
<pin id="369" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/5 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln26_1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="16" slack="0"/>
<pin id="373" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="y_2_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_2/5 "/>
</bind>
</comp>

<comp id="382" class="1004" name="x_1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="8" slack="1"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/5 "/>
</bind>
</comp>

<comp id="388" class="1004" name="lhs_V_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="4" slack="1"/>
<pin id="390" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/7 "/>
</bind>
</comp>

<comp id="391" class="1004" name="rhs_V_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="1"/>
<pin id="393" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/7 "/>
</bind>
</comp>

<comp id="394" class="1004" name="p_Val2_s_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/16 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_V_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="0"/>
<pin id="401" dir="0" index="2" bw="6" slack="0"/>
<pin id="402" dir="0" index="3" bw="6" slack="0"/>
<pin id="403" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V/16 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_V_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_1/16 "/>
</bind>
</comp>

<comp id="412" class="1004" name="zext_ln339_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="8" slack="0"/>
<pin id="414" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln339/16 "/>
</bind>
</comp>

<comp id="416" class="1004" name="add_ln339_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="8" slack="0"/>
<pin id="418" dir="0" index="1" bw="8" slack="0"/>
<pin id="419" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln339/16 "/>
</bind>
</comp>

<comp id="422" class="1004" name="isNeg_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="9" slack="0"/>
<pin id="425" dir="0" index="2" bw="5" slack="0"/>
<pin id="426" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/16 "/>
</bind>
</comp>

<comp id="430" class="1004" name="sub_ln1311_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="0"/>
<pin id="432" dir="0" index="1" bw="8" slack="0"/>
<pin id="433" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/16 "/>
</bind>
</comp>

<comp id="436" class="1004" name="mantissa_V_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="25" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="0" index="2" bw="23" slack="1"/>
<pin id="440" dir="0" index="3" bw="1" slack="0"/>
<pin id="441" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_V/17 "/>
</bind>
</comp>

<comp id="445" class="1004" name="zext_ln682_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="25" slack="0"/>
<pin id="447" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln682/17 "/>
</bind>
</comp>

<comp id="449" class="1004" name="sext_ln1311_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="8" slack="1"/>
<pin id="451" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/17 "/>
</bind>
</comp>

<comp id="452" class="1004" name="ush_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="1"/>
<pin id="454" dir="0" index="1" bw="9" slack="0"/>
<pin id="455" dir="0" index="2" bw="9" slack="1"/>
<pin id="456" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/17 "/>
</bind>
</comp>

<comp id="458" class="1004" name="sext_ln1311_1_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="9" slack="0"/>
<pin id="460" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_1/17 "/>
</bind>
</comp>

<comp id="462" class="1004" name="sext_ln1311_2_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="9" slack="0"/>
<pin id="464" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_2/17 "/>
</bind>
</comp>

<comp id="466" class="1004" name="zext_ln1287_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="9" slack="0"/>
<pin id="468" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1287/17 "/>
</bind>
</comp>

<comp id="470" class="1004" name="r_V_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="25" slack="0"/>
<pin id="472" dir="0" index="1" bw="9" slack="0"/>
<pin id="473" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/17 "/>
</bind>
</comp>

<comp id="476" class="1004" name="r_V_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="25" slack="0"/>
<pin id="478" dir="0" index="1" bw="32" slack="0"/>
<pin id="479" dir="1" index="2" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/17 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_8_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="25" slack="0"/>
<pin id="485" dir="0" index="2" bw="6" slack="0"/>
<pin id="486" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/17 "/>
</bind>
</comp>

<comp id="490" class="1004" name="zext_ln662_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662/17 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_4_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="8" slack="0"/>
<pin id="496" dir="0" index="1" bw="55" slack="0"/>
<pin id="497" dir="0" index="2" bw="6" slack="0"/>
<pin id="498" dir="0" index="3" bw="6" slack="0"/>
<pin id="499" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/17 "/>
</bind>
</comp>

<comp id="504" class="1004" name="val_V_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="1"/>
<pin id="506" dir="0" index="1" bw="8" slack="0"/>
<pin id="507" dir="0" index="2" bw="8" slack="0"/>
<pin id="508" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_V/17 "/>
</bind>
</comp>

<comp id="512" class="1004" name="sext_ln32_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="15" slack="10"/>
<pin id="514" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32/17 "/>
</bind>
</comp>

<comp id="516" class="1007" name="grp_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="4" slack="0"/>
<pin id="518" dir="0" index="1" bw="8" slack="0"/>
<pin id="519" dir="0" index="2" bw="32" slack="2"/>
<pin id="520" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V/7 sext_ln26/7 convolute/7 "/>
</bind>
</comp>

<comp id="524" class="1005" name="alpha_kernel_read_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="9"/>
<pin id="526" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="alpha_kernel_read "/>
</bind>
</comp>

<comp id="529" class="1005" name="zext_ln16_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="8" slack="2"/>
<pin id="531" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln16 "/>
</bind>
</comp>

<comp id="537" class="1005" name="i_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="7" slack="0"/>
<pin id="539" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="542" class="1005" name="sub_ln32_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="15" slack="2"/>
<pin id="544" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln32 "/>
</bind>
</comp>

<comp id="547" class="1005" name="zext_ln17_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="8" slack="2"/>
<pin id="549" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln17 "/>
</bind>
</comp>

<comp id="555" class="1005" name="j_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="7" slack="0"/>
<pin id="557" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="563" class="1005" name="k_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="3" slack="0"/>
<pin id="565" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="568" class="1005" name="add_ln215_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="6" slack="1"/>
<pin id="570" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln215 "/>
</bind>
</comp>

<comp id="573" class="1005" name="zext_ln22_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="16" slack="1"/>
<pin id="575" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln22 "/>
</bind>
</comp>

<comp id="578" class="1005" name="add_ln32_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="15" slack="10"/>
<pin id="580" dir="1" index="1" bw="15" slack="10"/>
</pin_list>
<bind>
<opset="add_ln32 "/>
</bind>
</comp>

<comp id="586" class="1005" name="l_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="3" slack="0"/>
<pin id="588" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="l "/>
</bind>
</comp>

<comp id="591" class="1005" name="kernel_V_addr_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="5" slack="1"/>
<pin id="593" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="kernel_V_addr "/>
</bind>
</comp>

<comp id="596" class="1005" name="input_addr_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="14" slack="1"/>
<pin id="598" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="601" class="1005" name="y_2_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="8" slack="0"/>
<pin id="603" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="y_2 "/>
</bind>
</comp>

<comp id="606" class="1005" name="x_1_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="8" slack="1"/>
<pin id="608" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="611" class="1005" name="input_load_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="8" slack="1"/>
<pin id="613" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="616" class="1005" name="kernel_V_load_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="4" slack="1"/>
<pin id="618" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_V_load "/>
</bind>
</comp>

<comp id="621" class="1005" name="convolute_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="1"/>
<pin id="623" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="convolute "/>
</bind>
</comp>

<comp id="626" class="1005" name="tmp_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="1"/>
<pin id="628" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="631" class="1005" name="tmp_V_1_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="23" slack="1"/>
<pin id="633" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_1 "/>
</bind>
</comp>

<comp id="636" class="1005" name="add_ln339_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="9" slack="1"/>
<pin id="638" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln339 "/>
</bind>
</comp>

<comp id="641" class="1005" name="isNeg_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="1"/>
<pin id="643" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="647" class="1005" name="sub_ln1311_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="8" slack="1"/>
<pin id="649" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1311 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="46" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="2" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="46" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="91" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="109"><net_src comp="84" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="46" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="110" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="126"><net_src comp="18" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="123" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="18" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="145"><net_src comp="138" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="149"><net_src comp="10" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="157"><net_src comp="150" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="167"><net_src comp="161" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="171"><net_src comp="34" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="182"><net_src comp="179" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="189"><net_src comp="146" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="190"><net_src comp="183" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="203"><net_src comp="34" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="200" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="218"><net_src comp="150" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="127" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="127" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="20" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="127" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="26" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="240"><net_src comp="28" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="127" pin="4"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="18" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="246"><net_src comp="235" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="30" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="127" pin="4"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="32" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="258"><net_src comp="247" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="243" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="255" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="138" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="138" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="20" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="138" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="26" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="172" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="36" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="172" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="40" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="296"><net_src comp="172" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="302"><net_src comp="42" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="172" pin="4"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="32" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="308"><net_src comp="297" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="293" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="305" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="320"><net_src comp="44" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="161" pin="4"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="18" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="326"><net_src comp="315" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="134" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="335"><net_src comp="327" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="340"><net_src comp="204" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="36" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="204" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="40" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="351"><net_src comp="204" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="356"><net_src comp="348" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="360"><net_src comp="352" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="365"><net_src comp="194" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="362" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="374"><net_src comp="366" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="380"><net_src comp="194" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="48" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="158" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="48" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="397"><net_src comp="211" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="404"><net_src comp="50" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="394" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="406"><net_src comp="52" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="407"><net_src comp="54" pin="0"/><net_sink comp="398" pin=3"/></net>

<net id="411"><net_src comp="394" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="398" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="420"><net_src comp="56" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="412" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="427"><net_src comp="58" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="416" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="60" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="434"><net_src comp="62" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="398" pin="4"/><net_sink comp="430" pin=1"/></net>

<net id="442"><net_src comp="64" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="66" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="444"><net_src comp="68" pin="0"/><net_sink comp="436" pin=3"/></net>

<net id="448"><net_src comp="436" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="457"><net_src comp="449" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="461"><net_src comp="452" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="452" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="458" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="474"><net_src comp="436" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="462" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="445" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="466" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="487"><net_src comp="70" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="470" pin="2"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="72" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="493"><net_src comp="482" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="500"><net_src comp="74" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="476" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="502"><net_src comp="72" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="503"><net_src comp="76" pin="0"/><net_sink comp="494" pin=3"/></net>

<net id="509"><net_src comp="490" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="510"><net_src comp="494" pin="4"/><net_sink comp="504" pin=2"/></net>

<net id="511"><net_src comp="504" pin="3"/><net_sink comp="117" pin=1"/></net>

<net id="515"><net_src comp="512" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="521"><net_src comp="388" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="391" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="179" pin="1"/><net_sink comp="516" pin=2"/></net>

<net id="527"><net_src comp="78" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="532"><net_src comp="219" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="540"><net_src comp="229" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="545"><net_src comp="259" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="550"><net_src comp="265" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="558"><net_src comp="275" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="566"><net_src comp="287" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="571"><net_src comp="309" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="576"><net_src comp="323" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="581"><net_src comp="331" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="589"><net_src comp="342" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="594"><net_src comp="84" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="599"><net_src comp="91" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="604"><net_src comp="376" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="609"><net_src comp="382" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="614"><net_src comp="98" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="619"><net_src comp="104" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="624"><net_src comp="516" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="629"><net_src comp="215" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="634"><net_src comp="408" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="436" pin=2"/></net>

<net id="639"><net_src comp="416" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="452" pin=2"/></net>

<net id="644"><net_src comp="422" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="646"><net_src comp="641" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="650"><net_src comp="430" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="449" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {17 }
 - Input state : 
	Port: top_module : input_r | {5 6 }
	Port: top_module : kernel_V | {5 6 }
	Port: top_module : alpha_kernel | {1 }
  - Chain level:
	State 1
	State 2
		zext_ln16 : 1
		icmp_ln11 : 1
		i : 1
		br_ln11 : 2
		tmp_1 : 1
		zext_ln32 : 2
		tmp_2 : 1
		zext_ln32_1 : 2
		sub_ln32 : 3
	State 3
		zext_ln17 : 1
		icmp_ln13 : 1
		j : 1
		br_ln13 : 2
	State 4
		icmp_ln20 : 1
		k : 1
		br_ln20 : 2
		zext_ln215 : 1
		tmp_5 : 1
		zext_ln215_1 : 2
		add_ln215 : 3
		tmp_6 : 1
		zext_ln22 : 2
		tmp : 1
		add_ln32 : 1
	State 5
		icmp_ln22 : 1
		l : 1
		br_ln22 : 2
		zext_ln215_2 : 1
		add_ln215_1 : 2
		zext_ln215_3 : 3
		kernel_V_addr : 4
		zext_ln26 : 1
		add_ln26 : 2
		zext_ln26_1 : 3
		input_addr : 4
		input_load : 5
		kernel_V_load : 5
		y_2 : 1
	State 6
	State 7
		ret_V : 1
		sext_ln26 : 2
		convolute : 3
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		p_Val2_s : 1
		tmp_V : 2
		tmp_V_1 : 2
		zext_ln339 : 3
		add_ln339 : 4
		isNeg : 5
		sub_ln1311 : 3
	State 17
		zext_ln682 : 1
		ush : 1
		sext_ln1311_1 : 2
		sext_ln1311_2 : 2
		zext_ln1287 : 3
		r_V : 3
		r_V_1 : 4
		tmp_8 : 4
		zext_ln662 : 5
		tmp_4 : 5
		val_V : 6
		output_addr : 1
		store_ln32 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|  sitofp  |          grp_fu_215          |    0    |   339   |   373   |
|----------|------------------------------|---------|---------|---------|
|   fmul   |          grp_fu_211          |    3    |   143   |   140   |
|----------|------------------------------|---------|---------|---------|
|          |           i_fu_229           |    0    |    0    |    15   |
|          |           j_fu_275           |    0    |    0    |    15   |
|          |           k_fu_287           |    0    |    0    |    12   |
|          |       add_ln215_fu_309       |    0    |    0    |    15   |
|          |        add_ln32_fu_331       |    0    |    0    |    22   |
|    add   |           l_fu_342           |    0    |    0    |    12   |
|          |      add_ln215_1_fu_352      |    0    |    0    |    15   |
|          |        add_ln26_fu_366       |    0    |    0    |    22   |
|          |          y_2_fu_376          |    0    |    0    |    15   |
|          |          x_1_fu_382          |    0    |    0    |    15   |
|          |       add_ln339_fu_416       |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|    shl   |         r_V_1_fu_476         |    0    |    0    |   101   |
|----------|------------------------------|---------|---------|---------|
|   lshr   |          r_V_fu_470          |    0    |    0    |    73   |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln11_fu_223       |    0    |    0    |    11   |
|   icmp   |       icmp_ln13_fu_269       |    0    |    0    |    11   |
|          |       icmp_ln20_fu_281       |    0    |    0    |    9    |
|          |       icmp_ln22_fu_336       |    0    |    0    |    9    |
|----------|------------------------------|---------|---------|---------|
|    sub   |        sub_ln32_fu_259       |    0    |    0    |    21   |
|          |       sub_ln1311_fu_430      |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|  select  |          ush_fu_452          |    0    |    0    |    9    |
|          |         val_V_fu_504         |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|  muladd  |          grp_fu_516          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   read   | alpha_kernel_read_read_fu_78 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln16_fu_219       |    0    |    0    |    0    |
|          |       zext_ln32_fu_243       |    0    |    0    |    0    |
|          |      zext_ln32_1_fu_255      |    0    |    0    |    0    |
|          |       zext_ln17_fu_265       |    0    |    0    |    0    |
|          |       zext_ln215_fu_293      |    0    |    0    |    0    |
|          |      zext_ln215_1_fu_305     |    0    |    0    |    0    |
|          |       zext_ln22_fu_323       |    0    |    0    |    0    |
|          |      zext_ln32_2_fu_327      |    0    |    0    |    0    |
|   zext   |      zext_ln215_2_fu_348     |    0    |    0    |    0    |
|          |      zext_ln215_3_fu_357     |    0    |    0    |    0    |
|          |       zext_ln26_fu_362       |    0    |    0    |    0    |
|          |      zext_ln26_1_fu_371      |    0    |    0    |    0    |
|          |         rhs_V_fu_391         |    0    |    0    |    0    |
|          |       zext_ln339_fu_412      |    0    |    0    |    0    |
|          |       zext_ln682_fu_445      |    0    |    0    |    0    |
|          |      zext_ln1287_fu_466      |    0    |    0    |    0    |
|          |       zext_ln662_fu_490      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_1_fu_235         |    0    |    0    |    0    |
|          |         tmp_2_fu_247         |    0    |    0    |    0    |
|bitconcatenate|         tmp_5_fu_297         |    0    |    0    |    0    |
|          |         tmp_6_fu_315         |    0    |    0    |    0    |
|          |       mantissa_V_fu_436      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         lhs_V_fu_388         |    0    |    0    |    0    |
|          |      sext_ln1311_fu_449      |    0    |    0    |    0    |
|   sext   |     sext_ln1311_1_fu_458     |    0    |    0    |    0    |
|          |     sext_ln1311_2_fu_462     |    0    |    0    |    0    |
|          |       sext_ln32_fu_512       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|         tmp_V_fu_398         |    0    |    0    |    0    |
|          |         tmp_4_fu_494         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |        tmp_V_1_fu_408        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| bitselect|         isNeg_fu_422         |    0    |    0    |    0    |
|          |         tmp_8_fu_482         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    4    |   482   |   953   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    add_ln215_reg_568    |    6   |
|     add_ln32_reg_578    |   15   |
|    add_ln339_reg_636    |    9   |
|alpha_kernel_read_reg_524|   32   |
|   convolute_2_reg_146   |   32   |
|   convolute_3_reg_179   |   32   |
|    convolute_reg_621    |   32   |
|        i_reg_537        |    7   |
|    input_addr_reg_596   |   14   |
|    input_load_reg_611   |    8   |
|      isNeg_reg_641      |    1   |
|        j_reg_555        |    7   |
|       k_0_reg_168       |    3   |
|        k_reg_563        |    3   |
|  kernel_V_addr_reg_591  |    5   |
|  kernel_V_load_reg_616  |    4   |
|       l_0_reg_200       |    3   |
|        l_reg_586        |    3   |
|    sub_ln1311_reg_647   |    8   |
|     sub_ln32_reg_542    |   15   |
|     tmp_V_1_reg_631     |   23   |
|       tmp_reg_626       |   32   |
|       x_0_reg_158       |    8   |
|       x_1_reg_606       |    8   |
|        x_reg_123        |    7   |
|       y_1_reg_191       |    8   |
|       y_2_reg_601       |    8   |
|        y_reg_134        |    7   |
|    zext_ln16_reg_529    |    8   |
|    zext_ln17_reg_547    |    8   |
|    zext_ln22_reg_573    |   16   |
+-------------------------+--------+
|          Total          |   372  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_98  |  p0  |   2  |  14  |   28   ||    9    |
|  grp_access_fu_104  |  p0  |   2  |   5  |   10   ||    9    |
|      y_reg_134      |  p0  |   2  |   7  |   14   ||    9    |
| convolute_2_reg_146 |  p0  |   2  |  32  |   64   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   116  ||  6.656  ||    36   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |   482  |   953  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   36   |
|  Register |    -   |    -   |   372  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    6   |   854  |   989  |
+-----------+--------+--------+--------+--------+
