
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03LR-SP1
Install: C:\lscc\radiant\3.1\synpbase
OS: Windows 6.2

Hostname: DESKTOP-EQ342IA

Implementation : impl_1

# Written on Wed Mar 23 10:32:51 2022

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\Users\lunar\Desktop\iCE40 UltraPlus Hand Gesture Detection\iCE40 UltraPlus Hand Gesture Detection Design\hand_gesture_RTL\ice40_himax_upduino2_signdet\impl_1\ice40_himax_upduino2_signdet_impl_1_cpe.ldc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                                 Requested     Requested     Clock        Clock                   Clock
Level     Clock                                                 Frequency     Period        Type         Group                   Load 
--------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                1.0 MHz       1000.000      system       system_clkgroup         0    
                                                                                                                                      
0 -       lsc_ml_ice40_himax_signdet_top|clk_inferred_clock     1.0 MHz       1000.000      inferred     Inferred_clkgroup_0     408  
                                                                                                                                      
0 -       lsc_ml_ice40_himax_signdet_top|cam_pclk               1.0 MHz       1000.000      inferred     Inferred_clkgroup_1     309  
======================================================================================================================================


Clock Load Summary
******************

                                                      Clock     Source                   Clock Pin                     Non-clock Pin     Non-clock Pin
Clock                                                 Load      Pin                      Seq Example                   Seq Example       Comb Example 
------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                0         -                        -                             -                 -            
                                                                                                                                                      
lsc_ml_ice40_himax_signdet_top|clk_inferred_clock     408       u_hfosc.CLKHF(HSOSC)     r_max_lat[3:0].C              -                 -            
                                                                                                                                                      
lsc_ml_ice40_himax_signdet_top|cam_pclk               309       cam_pclk(port)           u_spi_lcd_tx.waddr[9:0].C     -                 -            
======================================================================================================================================================
