INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xchen/Documents/EE460M HDL Digital Sys/EE460M-Labs/Lab 4/project_1/project_1.srcs/sources_1/imports/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xchen/Documents/EE460M HDL Digital Sys/EE460M-Labs/Lab 4/project_1/project_1.srcs/sim_1/new/TB_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_adder
