###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Mon May 24 22:59:36 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -outDir reports -expandedViews
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T0[2]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_0_id1_bar_reg_2_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.794
= Slack Time                   -0.054
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.058 |       |  -0.125 |   -0.179 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD16BWP40           | 0.058 | 0.001 |  -0.123 |   -0.178 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD16BWP40           | 0.061 | 0.063 |  -0.061 |   -0.115 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.064 | 0.009 |  -0.052 |   -0.106 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.072 | 0.082 |   0.030 |   -0.024 | 
     | sb_wide/out_1_0_id1_bar_reg_2_             |                  | DFQD0BWP40            | 0.072 | 0.001 |   0.031 |   -0.023 | 
     | sb_wide/out_1_0_id1_bar_reg_2_             | CP ^ -> Q v      | DFQD0BWP40            | 0.069 | 0.186 |   0.217 |    0.163 | 
     | sb_wide/sb_unq1_mux_gate_1_0_0_7           |                  | nem_ohmux_invd1_2i_8b | 0.069 | 0.000 |   0.217 |    0.163 | 
     | sb_wide/sb_unq1_mux_gate_1_0_0_7           | I1_2 v -> ZN_2 ^ | nem_ohmux_invd1_2i_8b | 0.874 | 0.550 |   0.768 |    0.713 | 
     |                                            |                  | pe_tile_new_unq1      | 0.874 | 0.027 |   0.794 |    0.740 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T0[7]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_0_id1_bar_reg_7_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.784
= Slack Time                   -0.044
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.058 |       |  -0.125 |   -0.169 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD16BWP40           | 0.058 | 0.001 |  -0.123 |   -0.168 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD16BWP40           | 0.061 | 0.063 |  -0.061 |   -0.105 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.064 | 0.009 |  -0.052 |   -0.096 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.072 | 0.082 |   0.030 |   -0.014 | 
     | sb_wide/out_1_0_id1_bar_reg_7_             |                  | DFQD0BWP40            | 0.072 | 0.001 |   0.031 |   -0.013 | 
     | sb_wide/out_1_0_id1_bar_reg_7_             | CP ^ -> Q v      | DFQD0BWP40            | 0.073 | 0.190 |   0.221 |    0.177 | 
     | sb_wide/sb_unq1_mux_gate_1_0_0_7           |                  | nem_ohmux_invd1_2i_8b | 0.073 | 0.000 |   0.221 |    0.177 | 
     | sb_wide/sb_unq1_mux_gate_1_0_0_7           | I1_7 v -> ZN_7 ^ | nem_ohmux_invd1_2i_8b | 0.888 | 0.533 |   0.754 |    0.710 | 
     |                                            |                  | pe_tile_new_unq1      | 0.887 | 0.030 |   0.784 |    0.740 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T0[4]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_0_id1_bar_reg_4_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.777
= Slack Time                   -0.037
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.058 |       |  -0.125 |   -0.162 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD16BWP40           | 0.058 | 0.001 |  -0.123 |   -0.160 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD16BWP40           | 0.061 | 0.063 |  -0.061 |   -0.098 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.064 | 0.009 |  -0.052 |   -0.089 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.072 | 0.082 |   0.030 |   -0.007 | 
     | sb_wide/out_1_0_id1_bar_reg_4_             |                  | DFQD0BWP40            | 0.072 | 0.001 |   0.031 |   -0.006 | 
     | sb_wide/out_1_0_id1_bar_reg_4_             | CP ^ -> Q v      | DFQD0BWP40            | 0.071 | 0.187 |   0.218 |    0.181 | 
     | sb_wide/sb_unq1_mux_gate_1_0_0_7           |                  | nem_ohmux_invd1_2i_8b | 0.071 | 0.000 |   0.218 |    0.181 | 
     | sb_wide/sb_unq1_mux_gate_1_0_0_7           | I1_4 v -> ZN_4 ^ | nem_ohmux_invd1_2i_8b | 0.874 | 0.531 |   0.750 |    0.713 | 
     |                                            |                  | pe_tile_new_unq1      | 0.873 | 0.027 |   0.777 |    0.740 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T0[1]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_0_id1_bar_reg_1_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.777
= Slack Time                   -0.037
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.058 |       |  -0.125 |   -0.162 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD16BWP40           | 0.058 | 0.001 |  -0.123 |   -0.160 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD16BWP40           | 0.061 | 0.063 |  -0.061 |   -0.098 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.064 | 0.009 |  -0.052 |   -0.089 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.072 | 0.082 |   0.030 |   -0.007 | 
     | sb_wide/out_1_0_id1_bar_reg_1_             |                  | DFQD0BWP40            | 0.072 | 0.001 |   0.031 |   -0.006 | 
     | sb_wide/out_1_0_id1_bar_reg_1_             | CP ^ -> Q v      | DFQD0BWP40            | 0.064 | 0.184 |   0.215 |    0.178 | 
     | sb_wide/sb_unq1_mux_gate_1_0_0_7           |                  | nem_ohmux_invd1_2i_8b | 0.064 | 0.000 |   0.215 |    0.178 | 
     | sb_wide/sb_unq1_mux_gate_1_0_0_7           | I1_1 v -> ZN_1 ^ | nem_ohmux_invd1_2i_8b | 0.879 | 0.533 |   0.748 |    0.711 | 
     |                                            |                  | pe_tile_new_unq1      | 0.878 | 0.029 |   0.777 |    0.740 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T0[5]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_0_id1_bar_reg_5_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.775
= Slack Time                   -0.035
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.058 |       |  -0.125 |   -0.159 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD16BWP40           | 0.058 | 0.001 |  -0.123 |   -0.158 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD16BWP40           | 0.061 | 0.063 |  -0.061 |   -0.095 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.064 | 0.009 |  -0.052 |   -0.086 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.072 | 0.082 |   0.030 |   -0.004 | 
     | sb_wide/out_1_0_id1_bar_reg_5_             |                  | DFQD0BWP40            | 0.072 | 0.001 |   0.031 |   -0.004 | 
     | sb_wide/out_1_0_id1_bar_reg_5_             | CP ^ -> Q v      | DFQD0BWP40            | 0.078 | 0.191 |   0.222 |    0.188 | 
     | sb_wide/sb_unq1_mux_gate_1_0_0_7           |                  | nem_ohmux_invd1_2i_8b | 0.078 | 0.000 |   0.223 |    0.188 | 
     | sb_wide/sb_unq1_mux_gate_1_0_0_7           | I1_5 v -> ZN_5 ^ | nem_ohmux_invd1_2i_8b | 0.880 | 0.521 |   0.744 |    0.710 | 
     |                                            |                  | pe_tile_new_unq1      | 0.879 | 0.030 |   0.775 |    0.740 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T0[8]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_0_id1_bar_reg_8_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.766
= Slack Time                   -0.026
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.058 |       |  -0.125 |   -0.151 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD16BWP40           | 0.058 | 0.001 |  -0.123 |   -0.150 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD16BWP40           | 0.061 | 0.063 |  -0.061 |   -0.087 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.064 | 0.009 |  -0.052 |   -0.078 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.072 | 0.082 |   0.030 |    0.004 | 
     | sb_wide/out_1_0_id1_bar_reg_8_             |                  | DFQD0BWP40            | 0.072 | 0.000 |   0.031 |    0.005 | 
     | sb_wide/out_1_0_id1_bar_reg_8_             | CP ^ -> Q v      | DFQD0BWP40            | 0.075 | 0.190 |   0.220 |    0.194 | 
     | sb_wide/sb_unq1_mux_gate_1_0_8_15          |                  | nem_ohmux_invd1_2i_8b | 0.075 | 0.000 |   0.221 |    0.194 | 
     | sb_wide/sb_unq1_mux_gate_1_0_8_15          | I1_0 v -> ZN_0 ^ | nem_ohmux_invd1_2i_8b | 0.916 | 0.514 |   0.734 |    0.708 | 
     |                                            |                  | pe_tile_new_unq1      | 0.915 | 0.032 |   0.766 |    0.740 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T0[6]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_0_id1_bar_reg_6_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.762
= Slack Time                   -0.022
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.058 |       |  -0.125 |   -0.147 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD16BWP40           | 0.058 | 0.001 |  -0.123 |   -0.145 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD16BWP40           | 0.061 | 0.063 |  -0.061 |   -0.083 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.064 | 0.009 |  -0.052 |   -0.073 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.072 | 0.082 |   0.030 |    0.009 | 
     | sb_wide/out_1_0_id1_bar_reg_6_             |                  | DFQD0BWP40            | 0.072 | 0.001 |   0.031 |    0.009 | 
     | sb_wide/out_1_0_id1_bar_reg_6_             | CP ^ -> Q v      | DFQD0BWP40            | 0.084 | 0.195 |   0.226 |    0.204 | 
     | sb_wide/sb_unq1_mux_gate_1_0_0_7           |                  | nem_ohmux_invd1_2i_8b | 0.084 | 0.000 |   0.226 |    0.204 | 
     | sb_wide/sb_unq1_mux_gate_1_0_0_7           | I1_6 v -> ZN_6 ^ | nem_ohmux_invd1_2i_8b | 0.874 | 0.507 |   0.733 |    0.711 | 
     |                                            |                  | pe_tile_new_unq1      | 0.874 | 0.029 |   0.762 |    0.740 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T0[3]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_0_id1_bar_reg_3_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.758
= Slack Time                   -0.018
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.058 |       |  -0.125 |   -0.143 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD16BWP40           | 0.058 | 0.001 |  -0.123 |   -0.141 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD16BWP40           | 0.061 | 0.063 |  -0.061 |   -0.079 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.064 | 0.009 |  -0.052 |   -0.069 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.072 | 0.082 |   0.030 |    0.013 | 
     | sb_wide/out_1_0_id1_bar_reg_3_             |                  | DFQD0BWP40            | 0.072 | 0.001 |   0.031 |    0.013 | 
     | sb_wide/out_1_0_id1_bar_reg_3_             | CP ^ -> Q v      | DFQD0BWP40            | 0.065 | 0.184 |   0.215 |    0.197 | 
     | sb_wide/sb_unq1_mux_gate_1_0_0_7           |                  | nem_ohmux_invd1_2i_8b | 0.065 | 0.000 |   0.215 |    0.197 | 
     | sb_wide/sb_unq1_mux_gate_1_0_0_7           | I1_3 v -> ZN_3 ^ | nem_ohmux_invd1_2i_8b | 0.870 | 0.512 |   0.728 |    0.710 | 
     |                                            |                  | pe_tile_new_unq1      | 0.869 | 0.030 |   0.758 |    0.740 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T0[15]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_0_id1_bar_reg_15_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.752
= Slack Time                   -0.012
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.058 |       |  -0.125 |   -0.137 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD16BWP40           | 0.058 | 0.001 |  -0.123 |   -0.135 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD16BWP40           | 0.061 | 0.063 |  -0.061 |   -0.073 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.064 | 0.009 |  -0.052 |   -0.063 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.072 | 0.082 |   0.030 |    0.019 | 
     | sb_wide/out_1_0_id1_bar_reg_15_            |                  | DFQD0BWP40            | 0.072 | 0.000 |   0.031 |    0.019 | 
     | sb_wide/out_1_0_id1_bar_reg_15_            | CP ^ -> Q v      | DFQD0BWP40            | 0.070 | 0.188 |   0.219 |    0.207 | 
     | sb_wide/sb_unq1_mux_gate_1_0_8_15          |                  | nem_ohmux_invd1_2i_8b | 0.070 | 0.000 |   0.219 |    0.207 | 
     | sb_wide/sb_unq1_mux_gate_1_0_8_15          | I1_7 v -> ZN_7 ^ | nem_ohmux_invd1_2i_8b | 0.892 | 0.505 |   0.724 |    0.712 | 
     |                                            |                  | pe_tile_new_unq1      | 0.892 | 0.028 |   0.752 |    0.740 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T0[0]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_0_id1_bar_reg_0_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.747
= Slack Time                   -0.007
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.058 |       |  -0.125 |   -0.131 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD16BWP40           | 0.058 | 0.001 |  -0.123 |   -0.130 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD16BWP40           | 0.061 | 0.063 |  -0.061 |   -0.067 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.064 | 0.009 |  -0.052 |   -0.058 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.072 | 0.082 |   0.030 |    0.024 | 
     | sb_wide/out_1_0_id1_bar_reg_0_             |                  | DFQD0BWP40            | 0.072 | 0.001 |   0.031 |    0.024 | 
     | sb_wide/out_1_0_id1_bar_reg_0_             | CP ^ -> Q v      | DFQD0BWP40            | 0.062 | 0.182 |   0.213 |    0.206 | 
     | sb_wide/sb_unq1_mux_gate_1_0_0_7           |                  | nem_ohmux_invd1_2i_8b | 0.062 | 0.000 |   0.213 |    0.206 | 
     | sb_wide/sb_unq1_mux_gate_1_0_0_7           | I1_0 v -> ZN_0 ^ | nem_ohmux_invd1_2i_8b | 0.859 | 0.503 |   0.716 |    0.709 | 
     |                                            |                  | pe_tile_new_unq1      | 0.863 | 0.031 |   0.747 |    0.740 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[6]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_4_id1_bar_reg_6_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.746
= Slack Time                   -0.006
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                                    |                  |                       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.058 |       |  -0.125 |   -0.131 | 
     | CTS_ccl_a_buf_00010                                |                  | CKBD16BWP40           | 0.058 | 0.001 |  -0.123 |   -0.130 | 
     | CTS_ccl_a_buf_00010                                | I ^ -> Z ^       | CKBD16BWP40           | 0.061 | 0.063 |  -0.061 |   -0.067 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch         |                  | CKLNQD3BWP40          | 0.062 | 0.003 |  -0.058 |   -0.064 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch         | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.016 | 0.047 |  -0.011 |   -0.017 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/FE_USKC627_ne |                  | CKBD3BWP40            | 0.016 | 0.000 |  -0.011 |   -0.017 | 
     | t4837                                              |                  |                       |       |       |         |          | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/FE_USKC627_ne | I ^ -> Z ^       | CKBD3BWP40            | 0.076 | 0.067 |   0.057 |    0.051 | 
     | t4837                                              |                  |                       |       |       |         |          | 
     | sb_wide/out_2_4_id1_bar_reg_6_                     |                  | DFQD0BWP40            | 0.076 | 0.001 |   0.058 |    0.051 | 
     | sb_wide/out_2_4_id1_bar_reg_6_                     | CP ^ -> Q v      | DFQD0BWP40            | 0.080 | 0.194 |   0.251 |    0.245 | 
     | sb_wide/sb_unq1_mux_gate_2_4_0_7                   |                  | nem_ohmux_invd1_2i_8b | 0.080 | 0.000 |   0.251 |    0.245 | 
     | sb_wide/sb_unq1_mux_gate_2_4_0_7                   | I1_6 v -> ZN_6 ^ | nem_ohmux_invd1_2i_8b | 0.770 | 0.480 |   0.731 |    0.725 | 
     |                                                    |                  | pe_tile_new_unq1      | 0.769 | 0.015 |   0.746 |    0.740 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[0]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_bar_reg_0_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.746
= Slack Time                   -0.006
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.058 |       |  -0.125 |   -0.131 | 
     | CTS_ccl_a_buf_00008                        |                  | CKBD20BWP40           | 0.058 | 0.002 |  -0.123 |   -0.130 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^       | CKBD20BWP40           | 0.050 | 0.060 |  -0.064 |   -0.070 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.051 | 0.007 |  -0.057 |   -0.063 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.072 | 0.079 |   0.022 |    0.016 | 
     | sb_wide/out_1_4_id1_bar_reg_0_             |                  | DFQD0BWP40            | 0.072 | 0.000 |   0.022 |    0.016 | 
     | sb_wide/out_1_4_id1_bar_reg_0_             | CP ^ -> Q v      | DFQD0BWP40            | 0.119 | 0.214 |   0.237 |    0.230 | 
     | sb_wide/sb_unq1_mux_gate_1_4_0_7           |                  | nem_ohmux_invd1_2i_8b | 0.119 | 0.000 |   0.237 |    0.231 | 
     | sb_wide/sb_unq1_mux_gate_1_4_0_7           | I1_0 v -> ZN_0 ^ | nem_ohmux_invd1_2i_8b | 0.814 | 0.489 |   0.726 |    0.720 | 
     |                                            |                  | pe_tile_new_unq1      | 0.816 | 0.020 |   0.746 |    0.740 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[12]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_bar_reg_12_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.741
= Slack Time                   -0.001
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.058 |       |  -0.125 |   -0.126 | 
     | CTS_ccl_a_buf_00008                        |                  | CKBD20BWP40           | 0.058 | 0.002 |  -0.123 |   -0.124 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^       | CKBD20BWP40           | 0.050 | 0.060 |  -0.064 |   -0.064 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.051 | 0.007 |  -0.057 |   -0.057 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.072 | 0.079 |   0.022 |    0.021 | 
     | sb_wide/out_1_4_id1_bar_reg_12_            |                  | DFQD0BWP40            | 0.072 | 0.001 |   0.023 |    0.022 | 
     | sb_wide/out_1_4_id1_bar_reg_12_            | CP ^ -> Q v      | DFQD0BWP40            | 0.111 | 0.212 |   0.235 |    0.234 | 
     | sb_wide/sb_unq1_mux_gate_1_4_8_15          |                  | nem_ohmux_invd1_2i_8b | 0.111 | 0.000 |   0.235 |    0.234 | 
     | sb_wide/sb_unq1_mux_gate_1_4_8_15          | I1_4 v -> ZN_4 ^ | nem_ohmux_invd1_2i_8b | 0.814 | 0.486 |   0.721 |    0.720 | 
     |                                            |                  | pe_tile_new_unq1      | 0.813 | 0.020 |   0.741 |    0.740 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[11]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_bar_reg_11_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.728
= Slack Time                    0.012
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.058 |       |  -0.125 |   -0.113 | 
     | CTS_ccl_a_buf_00008                        |                  | CKBD20BWP40           | 0.058 | 0.002 |  -0.123 |   -0.111 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^       | CKBD20BWP40           | 0.050 | 0.060 |  -0.064 |   -0.052 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.051 | 0.007 |  -0.057 |   -0.045 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.072 | 0.079 |   0.022 |    0.034 | 
     | sb_wide/out_1_4_id1_bar_reg_11_            |                  | DFQD0BWP40            | 0.072 | 0.001 |   0.023 |    0.035 | 
     | sb_wide/out_1_4_id1_bar_reg_11_            | CP ^ -> Q v      | DFQD0BWP40            | 0.117 | 0.228 |   0.251 |    0.263 | 
     | sb_wide/sb_unq1_mux_gate_1_4_8_15          |                  | nem_ohmux_invd1_2i_8b | 0.117 | 0.000 |   0.251 |    0.263 | 
     | sb_wide/sb_unq1_mux_gate_1_4_8_15          | I1_3 v -> ZN_3 ^ | nem_ohmux_invd1_2i_8b | 0.795 | 0.455 |   0.706 |    0.718 | 
     |                                            |                  | pe_tile_new_unq1      | 0.795 | 0.022 |   0.728 |    0.740 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[12]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_4_id1_bar_reg_12_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.728
= Slack Time                    0.012
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                                    |                  |                       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.058 |       |  -0.125 |   -0.113 | 
     | CTS_ccl_a_buf_00010                                |                  | CKBD16BWP40           | 0.058 | 0.001 |  -0.123 |   -0.111 | 
     | CTS_ccl_a_buf_00010                                | I ^ -> Z ^       | CKBD16BWP40           | 0.061 | 0.063 |  -0.061 |   -0.049 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch         |                  | CKLNQD3BWP40          | 0.062 | 0.003 |  -0.058 |   -0.046 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch         | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.016 | 0.047 |  -0.011 |    0.002 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/FE_USKC627_ne |                  | CKBD3BWP40            | 0.016 | 0.000 |  -0.011 |    0.002 | 
     | t4837                                              |                  |                       |       |       |         |          | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/FE_USKC627_ne | I ^ -> Z ^       | CKBD3BWP40            | 0.076 | 0.067 |   0.057 |    0.069 | 
     | t4837                                              |                  |                       |       |       |         |          | 
     | sb_wide/out_2_4_id1_bar_reg_12_                    |                  | DFQD0BWP40            | 0.076 | 0.000 |   0.057 |    0.069 | 
     | sb_wide/out_2_4_id1_bar_reg_12_                    | CP ^ -> Q v      | DFQD0BWP40            | 0.086 | 0.199 |   0.256 |    0.268 | 
     | sb_wide/sb_unq1_mux_gate_2_4_8_15                  |                  | nem_ohmux_invd1_2i_8b | 0.086 | 0.000 |   0.257 |    0.269 | 
     | sb_wide/sb_unq1_mux_gate_2_4_8_15                  | I1_4 v -> ZN_4 ^ | nem_ohmux_invd1_2i_8b | 0.768 | 0.458 |   0.715 |    0.727 | 
     |                                                    |                  | pe_tile_new_unq1      | 0.768 | 0.013 |   0.728 |    0.740 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T3[14]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_3_id1_bar_reg_14_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.727
= Slack Time                    0.013
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.058 |       |  -0.125 |   -0.112 | 
     | CTS_ccl_a_buf_00008                        |                  | CKBD20BWP40           | 0.058 | 0.002 |  -0.123 |   -0.111 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^       | CKBD20BWP40           | 0.050 | 0.060 |  -0.064 |   -0.051 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.051 | 0.005 |  -0.059 |   -0.046 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.077 | 0.081 |   0.022 |    0.035 | 
     | sb_wide/out_1_3_id1_bar_reg_14_            |                  | DFQD0BWP40            | 0.077 | 0.000 |   0.023 |    0.036 | 
     | sb_wide/out_1_3_id1_bar_reg_14_            | CP ^ -> Q v      | DFQD0BWP40            | 0.112 | 0.215 |   0.238 |    0.251 | 
     | sb_wide/sb_unq1_mux_gate_1_3_8_15          |                  | nem_ohmux_invd1_2i_8b | 0.112 | 0.000 |   0.238 |    0.251 | 
     | sb_wide/sb_unq1_mux_gate_1_3_8_15          | I1_6 v -> ZN_6 ^ | nem_ohmux_invd1_2i_8b | 0.710 | 0.473 |   0.711 |    0.724 | 
     |                                            |                  | pe_tile_new_unq1      | 0.710 | 0.016 |   0.727 |    0.740 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T0[9]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_0_id1_bar_reg_9_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.727
= Slack Time                    0.013
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.058 |       |  -0.125 |   -0.112 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD16BWP40           | 0.058 | 0.001 |  -0.123 |   -0.110 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD16BWP40           | 0.061 | 0.063 |  -0.061 |   -0.048 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.064 | 0.009 |  -0.052 |   -0.039 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.072 | 0.082 |   0.030 |    0.043 | 
     | sb_wide/out_1_0_id1_bar_reg_9_             |                  | DFQD2BWP40            | 0.072 | 0.000 |   0.031 |    0.044 | 
     | sb_wide/out_1_0_id1_bar_reg_9_             | CP ^ -> Q v      | DFQD2BWP40            | 0.024 | 0.160 |   0.190 |    0.204 | 
     | sb_wide/sb_unq1_mux_gate_1_0_8_15          |                  | nem_ohmux_invd1_2i_8b | 0.024 | 0.000 |   0.191 |    0.204 | 
     | sb_wide/sb_unq1_mux_gate_1_0_8_15          | I1_1 v -> ZN_1 ^ | nem_ohmux_invd1_2i_8b | 0.896 | 0.506 |   0.696 |    0.709 | 
     |                                            |                  | pe_tile_new_unq1      | 0.900 | 0.031 |   0.727 |    0.740 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[5]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_bar_reg_5_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.726
= Slack Time                    0.014
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.058 |       |  -0.125 |   -0.111 | 
     | CTS_ccl_a_buf_00008                        |                  | CKBD20BWP40           | 0.058 | 0.002 |  -0.123 |   -0.110 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^       | CKBD20BWP40           | 0.050 | 0.060 |  -0.064 |   -0.050 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.051 | 0.007 |  -0.057 |   -0.043 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.072 | 0.079 |   0.022 |    0.036 | 
     | sb_wide/out_1_4_id1_bar_reg_5_             |                  | DFQD0BWP40            | 0.072 | 0.000 |   0.022 |    0.036 | 
     | sb_wide/out_1_4_id1_bar_reg_5_             | CP ^ -> Q v      | DFQD0BWP40            | 0.113 | 0.211 |   0.234 |    0.247 | 
     | sb_wide/sb_unq1_mux_gate_1_4_0_7           |                  | nem_ohmux_invd1_2i_8b | 0.113 | 0.000 |   0.234 |    0.248 | 
     | sb_wide/sb_unq1_mux_gate_1_4_0_7           | I1_5 v -> ZN_5 ^ | nem_ohmux_invd1_2i_8b | 0.829 | 0.473 |   0.707 |    0.721 | 
     |                                            |                  | pe_tile_new_unq1      | 0.829 | 0.019 |   0.726 |    0.740 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[4]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_4_id1_bar_reg_4_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.722
= Slack Time                    0.018
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                                    |                  |                       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.058 |       |  -0.125 |   -0.107 | 
     | CTS_ccl_a_buf_00010                                |                  | CKBD16BWP40           | 0.058 | 0.001 |  -0.123 |   -0.106 | 
     | CTS_ccl_a_buf_00010                                | I ^ -> Z ^       | CKBD16BWP40           | 0.061 | 0.063 |  -0.061 |   -0.043 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch         |                  | CKLNQD3BWP40          | 0.062 | 0.003 |  -0.058 |   -0.040 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch         | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.016 | 0.047 |  -0.011 |    0.007 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/FE_USKC627_ne |                  | CKBD3BWP40            | 0.016 | 0.000 |  -0.011 |    0.007 | 
     | t4837                                              |                  |                       |       |       |         |          | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/FE_USKC627_ne | I ^ -> Z ^       | CKBD3BWP40            | 0.076 | 0.067 |   0.057 |    0.075 | 
     | t4837                                              |                  |                       |       |       |         |          | 
     | sb_wide/out_2_4_id1_bar_reg_4_                     |                  | DFQD0BWP40            | 0.076 | 0.001 |   0.058 |    0.075 | 
     | sb_wide/out_2_4_id1_bar_reg_4_                     | CP ^ -> Q v      | DFQD0BWP40            | 0.083 | 0.197 |   0.255 |    0.273 | 
     | sb_wide/sb_unq1_mux_gate_2_4_0_7                   |                  | nem_ohmux_invd1_2i_8b | 0.083 | 0.000 |   0.255 |    0.273 | 
     | sb_wide/sb_unq1_mux_gate_2_4_0_7                   | I1_4 v -> ZN_4 ^ | nem_ohmux_invd1_2i_8b | 0.776 | 0.450 |   0.706 |    0.724 | 
     |                                                    |                  | pe_tile_new_unq1      | 0.776 | 0.016 |   0.722 |    0.740 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T0[11]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_0_id1_bar_reg_11_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.722
= Slack Time                    0.018
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.058 |       |  -0.125 |   -0.107 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD16BWP40           | 0.058 | 0.001 |  -0.123 |   -0.105 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD16BWP40           | 0.061 | 0.063 |  -0.061 |   -0.043 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.064 | 0.009 |  -0.052 |   -0.034 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.072 | 0.082 |   0.030 |    0.048 | 
     | sb_wide/out_1_0_id1_bar_reg_11_            |                  | DFQD2BWP40            | 0.072 | 0.000 |   0.031 |    0.049 | 
     | sb_wide/out_1_0_id1_bar_reg_11_            | CP ^ -> Q v      | DFQD2BWP40            | 0.025 | 0.160 |   0.191 |    0.209 | 
     | sb_wide/sb_unq1_mux_gate_1_0_8_15          |                  | nem_ohmux_invd1_2i_8b | 0.025 | 0.000 |   0.191 |    0.209 | 
     | sb_wide/sb_unq1_mux_gate_1_0_8_15          | I1_3 v -> ZN_3 ^ | nem_ohmux_invd1_2i_8b | 0.896 | 0.498 |   0.689 |    0.707 | 
     |                                            |                  | pe_tile_new_unq1      | 0.902 | 0.033 |   0.722 |    0.740 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S3_T0[0]                                 (^) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__2_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   5.000
+ CPPR Adjustment               0.000
= Required Time                 4.990
- Arrival Time                  4.971
= Slack Time                    0.019
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                  | 0.058 |       |  -0.125 |   -0.106 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD20BWP40      | 0.058 | 0.002 |  -0.123 |   -0.104 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD20BWP40      | 0.050 | 0.060 |  -0.064 |   -0.045 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |              | CKLNQD3BWP40     | 0.051 | 0.003 |  -0.061 |   -0.042 | 
     | _0_/latch                                          |              |                  |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.079 | 0.082 |   0.021 |    0.040 | 
     | _0_/latch                                          |              |                  |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_    |              | DFCNQD1BWP40     | 0.079 | 0.000 |   0.021 |    0.041 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_    | CP ^ -> Q v  | DFCNQD1BWP40     | 0.045 | 0.176 |   0.197 |    0.216 | 
     | test_pe/test_opt_reg_file/U22                      |              | AO22D4BWP40      | 0.045 | 0.000 |   0.197 |    0.216 | 
     | test_pe/test_opt_reg_file/U22                      | B2 v -> Z v  | AO22D4BWP40      | 0.069 | 0.122 |   0.319 |    0.338 | 
     | test_pe/test_pe_comp/FE_OFC96_op_b_2               |              | INVD3BWP40       | 0.070 | 0.005 |   0.325 |    0.344 | 
     | test_pe/test_pe_comp/FE_OFC96_op_b_2               | I v -> ZN ^  | INVD3BWP40       | 0.136 | 0.101 |   0.426 |    0.445 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1285  |              | IOA21D1BWP40     | 0.137 | 0.002 |   0.428 |    0.447 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1285  | A1 ^ -> ZN ^ | IOA21D1BWP40     | 0.043 | 0.091 |   0.520 |    0.539 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1284  |              | IOA21D1BWP40     | 0.043 | 0.000 |   0.520 |    0.539 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1284  | B ^ -> ZN v  | IOA21D1BWP40     | 0.044 | 0.040 |   0.560 |    0.579 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U901   |              | FA1D1BWP40       | 0.044 | 0.000 |   0.560 |    0.579 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U901   | CI v -> S v  | FA1D1BWP40       | 0.055 | 0.145 |   0.705 |    0.724 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC |              | CKND2BWP40       | 0.055 | 0.000 |   0.705 |    0.724 | 
     | 73_n1062                                           |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC | I v -> ZN ^  | CKND2BWP40       | 0.042 | 0.041 |   0.746 |    0.765 | 
     | 73_n1062                                           |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1206  |              | OAI22D1BWP40     | 0.042 | 0.000 |   0.746 |    0.766 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1206  | A1 ^ -> ZN v | OAI22D1BWP40     | 0.076 | 0.046 |   0.793 |    0.812 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | CKOR2D1BWP40     | 0.076 | 0.000 |   0.793 |    0.812 | 
     | 125_0                                              |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> Z v  | CKOR2D1BWP40     | 0.017 | 0.054 |   0.847 |    0.866 | 
     | 125_0                                              |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | CKND1BWP40       | 0.017 | 0.000 |   0.847 |    0.866 | 
     | 124_0                                              |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | I v -> ZN ^  | CKND1BWP40       | 0.019 | 0.018 |   0.865 |    0.884 | 
     | 124_0                                              |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | IND2D1BWP40      | 0.019 | 0.000 |   0.865 |    0.884 | 
     | 123_0                                              |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN ^ | IND2D1BWP40      | 0.031 | 0.038 |   0.902 |    0.921 | 
     | 123_0                                              |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1209  |              | OAI31D1BWP40     | 0.031 | 0.000 |   0.902 |    0.921 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1209  | B ^ -> ZN v  | OAI31D1BWP40     | 0.083 | 0.051 |   0.953 |    0.972 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1244  |              | FA1D1BWP40       | 0.083 | 0.000 |   0.953 |    0.972 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1244  | B v -> CO v  | FA1D1BWP40       | 0.041 | 0.125 |   1.078 |    1.097 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1243  |              | FA1D1BWP40       | 0.041 | 0.000 |   1.078 |    1.097 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1243  | CI v -> CO v | FA1D1BWP40       | 0.040 | 0.100 |   1.178 |    1.197 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1242  |              | FA1D1BWP40       | 0.040 | 0.000 |   1.178 |    1.197 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1242  | CI v -> CO v | FA1D1BWP40       | 0.043 | 0.102 |   1.281 |    1.300 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1241  |              | FA1D1BWP40       | 0.043 | 0.000 |   1.281 |    1.300 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1241  | CI v -> CO v | FA1D1BWP40       | 0.041 | 0.102 |   1.383 |    1.402 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1240  |              | FA1D1BWP40       | 0.041 | 0.000 |   1.383 |    1.402 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1240  | CI v -> CO v | FA1D1BWP40       | 0.048 | 0.107 |   1.490 |    1.509 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1239  |              | FA1D1BWP40       | 0.048 | 0.000 |   1.490 |    1.510 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1239  | CI v -> CO v | FA1D1BWP40       | 0.040 | 0.103 |   1.593 |    1.612 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1238  |              | FA1D1BWP40       | 0.040 | 0.000 |   1.593 |    1.612 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1238  | CI v -> CO v | FA1D1BWP40       | 0.041 | 0.101 |   1.694 |    1.713 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1237  |              | FA1D1BWP40       | 0.041 | 0.000 |   1.694 |    1.713 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1237  | CI v -> CO v | FA1D1BWP40       | 0.048 | 0.107 |   1.801 |    1.820 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1236  |              | FA1D1BWP40       | 0.048 | 0.000 |   1.801 |    1.820 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1236  | CI v -> CO v | FA1D1BWP40       | 0.038 | 0.101 |   1.902 |    1.921 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1235  |              | FA1D1BWP40       | 0.038 | 0.000 |   1.902 |    1.921 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1235  | CI v -> CO v | FA1D1BWP40       | 0.043 | 0.102 |   2.004 |    2.023 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1234  |              | FA1D1BWP40       | 0.043 | 0.000 |   2.004 |    2.023 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1234  | CI v -> CO v | FA1D1BWP40       | 0.039 | 0.100 |   2.104 |    2.123 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1233  |              | FA1D1BWP40       | 0.039 | 0.000 |   2.104 |    2.123 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1233  | CI v -> CO v | FA1D1BWP40       | 0.041 | 0.100 |   2.204 |    2.223 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1232  |              | FA1D1BWP40       | 0.041 | 0.000 |   2.204 |    2.223 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1232  | CI v -> CO v | FA1D1BWP40       | 0.040 | 0.100 |   2.303 |    2.322 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1231  |              | FA1D2BWP40       | 0.040 | 0.000 |   2.303 |    2.322 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1231  | CI v -> CO v | FA1D2BWP40       | 0.045 | 0.115 |   2.418 |    2.437 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1230  |              | FA1D2BWP40       | 0.045 | 0.000 |   2.419 |    2.438 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1230  | CI v -> CO v | FA1D2BWP40       | 0.045 | 0.118 |   2.536 |    2.555 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC |              | CKND2BWP40       | 0.045 | 0.000 |   2.536 |    2.555 | 
     | 84_n1437                                           |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC | I v -> ZN ^  | CKND2BWP40       | 0.024 | 0.027 |   2.563 |    2.582 | 
     | 84_n1437                                           |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1294  |              | OAI21D3BWP40     | 0.024 | 0.000 |   2.563 |    2.582 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1294  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.040 | 0.024 |   2.587 |    2.606 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AO22D4BWP40      | 0.040 | 0.000 |   2.587 |    2.607 | 
     | 80_0                                               |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> Z v  | AO22D4BWP40      | 0.023 | 0.071 |   2.658 |    2.677 | 
     | 80_0                                               |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | CKND2D2BWP40     | 0.023 | 0.000 |   2.658 |    2.678 | 
     | 142_0                                              |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> ZN ^ | CKND2D2BWP40     | 0.029 | 0.020 |   2.678 |    2.697 | 
     | 142_0                                              |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | IND2D2BWP40      | 0.029 | 0.000 |   2.678 |    2.697 | 
     | 140_0                                              |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | B1 ^ -> ZN v | IND2D2BWP40      | 0.029 | 0.027 |   2.705 |    2.725 | 
     | 140_0                                              |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC |              | CKND2BWP40       | 0.029 | 0.000 |   2.706 |    2.725 | 
     | 234_n1428                                          |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC | I v -> ZN ^  | CKND2BWP40       | 0.020 | 0.021 |   2.726 |    2.746 | 
     | 234_n1428                                          |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D3BWP40     | 0.020 | 0.000 |   2.726 |    2.746 | 
     | 3_0                                                |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D3BWP40     | 0.036 | 0.023 |   2.750 |    2.769 | 
     | 3_0                                                |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1225  |              | FA1D1BWP40       | 0.036 | 0.000 |   2.750 |    2.769 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1225  | CI v -> CO v | FA1D1BWP40       | 0.046 | 0.104 |   2.854 |    2.873 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AO22D2BWP40      | 0.046 | 0.000 |   2.854 |    2.873 | 
     | 7_0                                                |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> Z v  | AO22D2BWP40      | 0.026 | 0.076 |   2.930 |    2.949 | 
     | 7_0                                                |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1223  |              | FA1D2BWP40       | 0.026 | 0.000 |   2.930 |    2.949 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1223  | CI v -> CO v | FA1D2BWP40       | 0.044 | 0.109 |   3.039 |    3.058 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | ND2D2BWP40       | 0.044 | 0.000 |   3.039 |    3.058 | 
     | 153_0                                              |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A2 v -> ZN ^ | ND2D2BWP40       | 0.025 | 0.030 |   3.069 |    3.088 | 
     | 153_0                                              |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | IND2D2BWP40      | 0.025 | 0.000 |   3.069 |    3.088 | 
     | 149_0                                              |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | B1 ^ -> ZN v | IND2D2BWP40      | 0.029 | 0.026 |   3.096 |    3.115 | 
     | 149_0                                              |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC |              | CKND2BWP40       | 0.029 | 0.000 |   3.096 |    3.115 | 
     | 57_n1413                                           |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC | I v -> ZN ^  | CKND2BWP40       | 0.020 | 0.021 |   3.117 |    3.136 | 
     | 57_n1413                                           |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1288  |              | OAI21D3BWP40     | 0.020 | 0.000 |   3.117 |    3.136 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1288  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.030 | 0.019 |   3.136 |    3.155 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1220  |              | FA1D1BWP40       | 0.030 | 0.000 |   3.136 |    3.155 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1220  | CI v -> CO v | FA1D1BWP40       | 0.040 | 0.097 |   3.232 |    3.251 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1219  |              | FA1D1BWP40       | 0.040 | 0.000 |   3.232 |    3.252 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1219  | CI v -> CO v | FA1D1BWP40       | 0.040 | 0.100 |   3.332 |    3.351 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1253  |              | FA1D1BWP40       | 0.040 | 0.000 |   3.332 |    3.352 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1253  | CI v -> CO v | FA1D1BWP40       | 0.039 | 0.099 |   3.432 |    3.451 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1255  |              | FA1D1BWP40       | 0.039 | 0.000 |   3.432 |    3.451 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1255  | CI v -> CO v | FA1D1BWP40       | 0.038 | 0.098 |   3.530 |    3.549 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1306  |              | XNR2D1BWP40      | 0.038 | 0.000 |   3.530 |    3.549 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1306  | A1 v -> ZN v | XNR2D1BWP40      | 0.040 | 0.076 |   3.606 |    3.625 | 
     | test_pe/test_pe_comp/FE_RC_114_0                   |              | IND2D1BWP40      | 0.040 | 0.000 |   3.606 |    3.625 | 
     | test_pe/test_pe_comp/FE_RC_114_0                   | B1 v -> ZN ^ | IND2D1BWP40      | 0.041 | 0.037 |   3.643 |    3.662 | 
     | test_pe/test_pe_comp/FE_RC_111_0                   |              | IND4D2BWP40      | 0.041 | 0.000 |   3.643 |    3.662 | 
     | test_pe/test_pe_comp/FE_RC_111_0                   | B3 ^ -> ZN v | IND4D2BWP40      | 0.058 | 0.044 |   3.687 |    3.706 | 
     | test_pe/test_pe_comp/U174                          |              | INR3D4BWP40      | 0.058 | 0.000 |   3.687 |    3.706 | 
     | test_pe/test_pe_comp/U174                          | B2 v -> ZN ^ | INR3D4BWP40      | 0.071 | 0.059 |   3.746 |    3.765 | 
     | test_pe/test_pe_comp/U178                          |              | OAI22D3BWP40     | 0.071 | 0.000 |   3.747 |    3.766 | 
     | test_pe/test_pe_comp/U178                          | A1 ^ -> ZN v | OAI22D3BWP40     | 0.109 | 0.044 |   3.791 |    3.810 | 
     | test_pe/U18                                        |              | NR4D1BWP40       | 0.109 | 0.000 |   3.791 |    3.810 | 
     | test_pe/U18                                        | A1 v -> ZN ^ | NR4D1BWP40       | 0.115 | 0.096 |   3.887 |    3.906 | 
     | test_pe/U22                                        |              | ND4D1BWP40       | 0.115 | 0.000 |   3.887 |    3.906 | 
     | test_pe/U22                                        | A1 ^ -> ZN v | ND4D1BWP40       | 0.117 | 0.099 |   3.986 |    4.005 | 
     | test_pe/U28                                        |              | OR2D0BWP40       | 0.117 | 0.000 |   3.986 |    4.005 | 
     | test_pe/U28                                        | A1 v -> Z v  | OR2D0BWP40       | 0.037 | 0.097 |   4.082 |    4.101 | 
     | test_pe/U33                                        |              | OAI211D1BWP40    | 0.037 | 0.000 |   4.082 |    4.101 | 
     | test_pe/U33                                        | B v -> ZN ^  | OAI211D1BWP40    | 0.092 | 0.046 |   4.128 |    4.147 | 
     | test_pe/U34                                        |              | NR2D1BWP40       | 0.092 | 0.000 |   4.128 |    4.147 | 
     | test_pe/U34                                        | A1 ^ -> ZN v | NR2D1BWP40       | 0.029 | 0.028 |   4.157 |    4.176 | 
     | test_pe/U35                                        |              | AOI211D1BWP40    | 0.029 | 0.000 |   4.157 |    4.176 | 
     | test_pe/U35                                        | B v -> ZN ^  | AOI211D1BWP40    | 0.148 | 0.116 |   4.273 |    4.292 | 
     | test_pe/FE_RC_118_0                                |              | INVD1BWP40       | 0.148 | 0.000 |   4.273 |    4.292 | 
     | test_pe/FE_RC_118_0                                | I ^ -> ZN v  | INVD1BWP40       | 0.047 | 0.043 |   4.316 |    4.335 | 
     | test_pe/FE_RC_117_0                                |              | ND2D1BWP40       | 0.047 | 0.000 |   4.316 |    4.335 | 
     | test_pe/FE_RC_117_0                                | A1 v -> ZN ^ | ND2D1BWP40       | 0.041 | 0.039 |   4.355 |    4.374 | 
     | test_pe/FE_OFC1_FE_OFN73_pe_out_res_p              |              | BUFFD6BWP40      | 0.041 | 0.000 |   4.355 |    4.374 | 
     | test_pe/FE_OFC1_FE_OFN73_pe_out_res_p              | I ^ -> Z ^   | BUFFD6BWP40      | 0.064 | 0.061 |   4.416 |    4.435 | 
     | sb_1b/U4                                           |              | AOI22D0BWP40     | 0.065 | 0.005 |   4.421 |    4.440 | 
     | sb_1b/U4                                           | A2 ^ -> ZN v | AOI22D0BWP40     | 0.057 | 0.043 |   4.464 |    4.483 | 
     | sb_1b/U7                                           |              | AOI22D0BWP40     | 0.057 | 0.000 |   4.464 |    4.483 | 
     | sb_1b/U7                                           | A1 v -> ZN ^ | AOI22D0BWP40     | 0.175 | 0.139 |   4.603 |    4.622 | 
     | sb_1b/U8                                           |              | MUX2D1BWP40      | 0.175 | 0.000 |   4.603 |    4.622 | 
     | sb_1b/U8                                           | I0 ^ -> Z ^  | MUX2D1BWP40      | 0.422 | 0.356 |   4.959 |    4.978 | 
     |                                                    |              | pe_tile_new_unq1 | 0.422 | 0.012 |   4.971 |    4.990 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T0[10]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_0_id1_bar_reg_10_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.720
= Slack Time                    0.020
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.058 |       |  -0.125 |   -0.104 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD16BWP40           | 0.058 | 0.001 |  -0.123 |   -0.103 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD16BWP40           | 0.061 | 0.063 |  -0.061 |   -0.040 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.064 | 0.009 |  -0.052 |   -0.031 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.072 | 0.082 |   0.030 |    0.051 | 
     | sb_wide/out_1_0_id1_bar_reg_10_            |                  | DFQD2BWP40            | 0.072 | 0.000 |   0.031 |    0.051 | 
     | sb_wide/out_1_0_id1_bar_reg_10_            | CP ^ -> Q v      | DFQD2BWP40            | 0.026 | 0.161 |   0.192 |    0.212 | 
     | sb_wide/sb_unq1_mux_gate_1_0_8_15          |                  | nem_ohmux_invd1_2i_8b | 0.026 | 0.000 |   0.192 |    0.212 | 
     | sb_wide/sb_unq1_mux_gate_1_0_8_15          | I1_2 v -> ZN_2 ^ | nem_ohmux_invd1_2i_8b | 0.916 | 0.497 |   0.689 |    0.709 | 
     |                                            |                  | pe_tile_new_unq1      | 0.922 | 0.031 |   0.720 |    0.740 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[0]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_4_id1_bar_reg_0_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.718
= Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                                    |                  |                       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.058 |       |  -0.125 |   -0.103 | 
     | CTS_ccl_a_buf_00010                                |                  | CKBD16BWP40           | 0.058 | 0.001 |  -0.123 |   -0.102 | 
     | CTS_ccl_a_buf_00010                                | I ^ -> Z ^       | CKBD16BWP40           | 0.061 | 0.063 |  -0.061 |   -0.039 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch         |                  | CKLNQD3BWP40          | 0.062 | 0.003 |  -0.058 |   -0.036 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch         | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.016 | 0.047 |  -0.011 |    0.011 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/FE_USKC627_ne |                  | CKBD3BWP40            | 0.016 | 0.000 |  -0.011 |    0.011 | 
     | t4837                                              |                  |                       |       |       |         |          | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/FE_USKC627_ne | I ^ -> Z ^       | CKBD3BWP40            | 0.076 | 0.067 |   0.057 |    0.079 | 
     | t4837                                              |                  |                       |       |       |         |          | 
     | sb_wide/out_2_4_id1_bar_reg_0_                     |                  | DFQD0BWP40            | 0.076 | 0.001 |   0.057 |    0.079 | 
     | sb_wide/out_2_4_id1_bar_reg_0_                     | CP ^ -> Q v      | DFQD0BWP40            | 0.087 | 0.203 |   0.260 |    0.282 | 
     | sb_wide/sb_unq1_mux_gate_2_4_0_7                   |                  | nem_ohmux_invd1_2i_8b | 0.087 | 0.000 |   0.260 |    0.282 | 
     | sb_wide/sb_unq1_mux_gate_2_4_0_7                   | I1_0 v -> ZN_0 ^ | nem_ohmux_invd1_2i_8b | 0.762 | 0.445 |   0.705 |    0.727 | 
     |                                                    |                  | pe_tile_new_unq1      | 0.761 | 0.013 |   0.718 |    0.740 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[3]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_4_id1_bar_reg_3_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.717
= Slack Time                    0.023
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                                    |                  |                       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.058 |       |  -0.125 |   -0.101 | 
     | CTS_ccl_a_buf_00010                                |                  | CKBD16BWP40           | 0.058 | 0.001 |  -0.123 |   -0.100 | 
     | CTS_ccl_a_buf_00010                                | I ^ -> Z ^       | CKBD16BWP40           | 0.061 | 0.063 |  -0.061 |   -0.037 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch         |                  | CKLNQD3BWP40          | 0.062 | 0.003 |  -0.058 |   -0.034 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch         | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.016 | 0.047 |  -0.011 |    0.013 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/FE_USKC627_ne |                  | CKBD3BWP40            | 0.016 | 0.000 |  -0.011 |    0.013 | 
     | t4837                                              |                  |                       |       |       |         |          | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/FE_USKC627_ne | I ^ -> Z ^       | CKBD3BWP40            | 0.076 | 0.067 |   0.057 |    0.080 | 
     | t4837                                              |                  |                       |       |       |         |          | 
     | sb_wide/out_2_4_id1_bar_reg_3_                     |                  | DFQD0BWP40            | 0.076 | 0.001 |   0.057 |    0.081 | 
     | sb_wide/out_2_4_id1_bar_reg_3_                     | CP ^ -> Q v      | DFQD0BWP40            | 0.088 | 0.201 |   0.258 |    0.282 | 
     | sb_wide/sb_unq1_mux_gate_2_4_0_7                   |                  | nem_ohmux_invd1_2i_8b | 0.088 | 0.000 |   0.259 |    0.282 | 
     | sb_wide/sb_unq1_mux_gate_2_4_0_7                   | I1_3 v -> ZN_3 ^ | nem_ohmux_invd1_2i_8b | 0.755 | 0.445 |   0.704 |    0.727 | 
     |                                                    |                  | pe_tile_new_unq1      | 0.754 | 0.013 |   0.717 |    0.740 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T0[13]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_0_id1_bar_reg_13_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.717
= Slack Time                    0.023
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.058 |       |  -0.125 |   -0.101 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD16BWP40           | 0.058 | 0.001 |  -0.123 |   -0.100 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD16BWP40           | 0.061 | 0.063 |  -0.061 |   -0.037 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.064 | 0.009 |  -0.052 |   -0.028 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.072 | 0.082 |   0.030 |    0.054 | 
     | sb_wide/out_1_0_id1_bar_reg_13_            |                  | DFQD0BWP40            | 0.072 | 0.000 |   0.031 |    0.054 | 
     | sb_wide/out_1_0_id1_bar_reg_13_            | CP ^ -> Q v      | DFQD0BWP40            | 0.072 | 0.196 |   0.227 |    0.251 | 
     | sb_wide/sb_unq1_mux_gate_1_0_8_15          |                  | nem_ohmux_invd1_2i_8b | 0.072 | 0.000 |   0.227 |    0.251 | 
     | sb_wide/sb_unq1_mux_gate_1_0_8_15          | I1_5 v -> ZN_5 ^ | nem_ohmux_invd1_2i_8b | 0.862 | 0.465 |   0.693 |    0.716 | 
     |                                            |                  | pe_tile_new_unq1      | 0.861 | 0.024 |   0.717 |    0.740 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T1[8]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_1_id1_bar_reg_8_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.716
= Slack Time                    0.024
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.058 |       |  -0.125 |   -0.100 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD16BWP40           | 0.058 | 0.001 |  -0.123 |   -0.099 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD16BWP40           | 0.061 | 0.063 |  -0.061 |   -0.036 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |                  | CKLNQD2BWP40          | 0.063 | 0.006 |  -0.054 |   -0.030 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40          | 0.097 | 0.089 |   0.035 |    0.059 | 
     | sb_wide/out_1_1_id1_bar_reg_8_             |                  | DFQD2BWP40            | 0.097 | 0.000 |   0.035 |    0.059 | 
     | sb_wide/out_1_1_id1_bar_reg_8_             | CP ^ -> Q v      | DFQD2BWP40            | 0.031 | 0.173 |   0.208 |    0.232 | 
     | sb_wide/sb_unq1_mux_gate_1_1_8_15          |                  | nem_ohmux_invd1_2i_8b | 0.031 | 0.000 |   0.208 |    0.233 | 
     | sb_wide/sb_unq1_mux_gate_1_1_8_15          | I1_0 v -> ZN_0 ^ | nem_ohmux_invd1_2i_8b | 0.895 | 0.476 |   0.685 |    0.709 | 
     |                                            |                  | pe_tile_new_unq1      | 0.896 | 0.031 |   0.716 |    0.740 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T0[12]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_0_id1_bar_reg_12_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.715
= Slack Time                    0.025
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.058 |       |  -0.125 |   -0.100 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD16BWP40           | 0.058 | 0.001 |  -0.123 |   -0.098 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD16BWP40           | 0.061 | 0.063 |  -0.061 |   -0.036 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.064 | 0.009 |  -0.052 |   -0.027 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.072 | 0.082 |   0.030 |    0.055 | 
     | sb_wide/out_1_0_id1_bar_reg_12_            |                  | DFQD0BWP40            | 0.072 | 0.000 |   0.031 |    0.056 | 
     | sb_wide/out_1_0_id1_bar_reg_12_            | CP ^ -> Q v      | DFQD0BWP40            | 0.060 | 0.182 |   0.212 |    0.237 | 
     | sb_wide/sb_unq1_mux_gate_1_0_8_15          |                  | nem_ohmux_invd1_2i_8b | 0.060 | 0.000 |   0.213 |    0.238 | 
     | sb_wide/sb_unq1_mux_gate_1_0_8_15          | I1_4 v -> ZN_4 ^ | nem_ohmux_invd1_2i_8b | 0.897 | 0.475 |   0.688 |    0.713 | 
     |                                            |                  | pe_tile_new_unq1      | 0.901 | 0.027 |   0.715 |    0.740 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T0[14]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_0_id1_bar_reg_14_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.714
= Slack Time                    0.026
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.058 |       |  -0.125 |   -0.099 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD16BWP40           | 0.058 | 0.001 |  -0.123 |   -0.097 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD16BWP40           | 0.061 | 0.063 |  -0.061 |   -0.035 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.064 | 0.009 |  -0.052 |   -0.025 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.072 | 0.082 |   0.030 |    0.057 | 
     | sb_wide/out_1_0_id1_bar_reg_14_            |                  | DFQD2BWP40            | 0.072 | 0.001 |   0.031 |    0.057 | 
     | sb_wide/out_1_0_id1_bar_reg_14_            | CP ^ -> Q v      | DFQD2BWP40            | 0.031 | 0.164 |   0.195 |    0.222 | 
     | sb_wide/sb_unq1_mux_gate_1_0_8_15          |                  | nem_ohmux_invd1_2i_8b | 0.031 | 0.000 |   0.196 |    0.222 | 
     | sb_wide/sb_unq1_mux_gate_1_0_8_15          | I1_6 v -> ZN_6 ^ | nem_ohmux_invd1_2i_8b | 0.902 | 0.487 |   0.683 |    0.709 | 
     |                                            |                  | pe_tile_new_unq1      | 0.903 | 0.031 |   0.714 |    0.740 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[9]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_4_id1_bar_reg_9_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.713
= Slack Time                    0.027
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                                    |                  |                       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.058 |       |  -0.125 |   -0.098 | 
     | CTS_ccl_a_buf_00010                                |                  | CKBD16BWP40           | 0.058 | 0.001 |  -0.123 |   -0.097 | 
     | CTS_ccl_a_buf_00010                                | I ^ -> Z ^       | CKBD16BWP40           | 0.061 | 0.063 |  -0.061 |   -0.034 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch         |                  | CKLNQD3BWP40          | 0.062 | 0.003 |  -0.058 |   -0.031 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch         | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.016 | 0.047 |  -0.011 |    0.016 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/FE_USKC627_ne |                  | CKBD3BWP40            | 0.016 | 0.000 |  -0.011 |    0.016 | 
     | t4837                                              |                  |                       |       |       |         |          | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/FE_USKC627_ne | I ^ -> Z ^       | CKBD3BWP40            | 0.076 | 0.067 |   0.057 |    0.084 | 
     | t4837                                              |                  |                       |       |       |         |          | 
     | sb_wide/out_2_4_id1_bar_reg_9_                     |                  | DFQD0BWP40            | 0.076 | 0.000 |   0.057 |    0.084 | 
     | sb_wide/out_2_4_id1_bar_reg_9_                     | CP ^ -> Q v      | DFQD0BWP40            | 0.083 | 0.197 |   0.255 |    0.282 | 
     | sb_wide/sb_unq1_mux_gate_2_4_8_15                  |                  | nem_ohmux_invd1_2i_8b | 0.083 | 0.000 |   0.255 |    0.282 | 
     | sb_wide/sb_unq1_mux_gate_2_4_8_15                  | I1_1 v -> ZN_1 ^ | nem_ohmux_invd1_2i_8b | 0.767 | 0.445 |   0.700 |    0.727 | 
     |                                                    |                  | pe_tile_new_unq1      | 0.767 | 0.013 |   0.713 |    0.740 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T1[0]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_1_id1_bar_reg_0_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.713
= Slack Time                    0.027
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.058 |       |  -0.125 |   -0.098 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD16BWP40           | 0.058 | 0.001 |  -0.123 |   -0.096 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD16BWP40           | 0.061 | 0.063 |  -0.061 |   -0.034 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |                  | CKLNQD2BWP40          | 0.063 | 0.006 |  -0.054 |   -0.027 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40          | 0.097 | 0.089 |   0.035 |    0.062 | 
     | sb_wide/out_1_1_id1_bar_reg_0_             |                  | DFQD0BWP40            | 0.097 | 0.000 |   0.035 |    0.062 | 
     | sb_wide/out_1_1_id1_bar_reg_0_             | CP ^ -> Q v      | DFQD0BWP40            | 0.099 | 0.217 |   0.252 |    0.279 | 
     | sb_wide/sb_unq1_mux_gate_1_1_0_7           |                  | nem_ohmux_invd1_2i_8b | 0.099 | 0.001 |   0.252 |    0.279 | 
     | sb_wide/sb_unq1_mux_gate_1_1_0_7           | I1_0 v -> ZN_0 ^ | nem_ohmux_invd1_2i_8b | 0.734 | 0.442 |   0.694 |    0.721 | 
     |                                            |                  | pe_tile_new_unq1      | 0.735 | 0.019 |   0.713 |    0.740 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T1[15]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_1_id1_bar_reg_15_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.712
= Slack Time                    0.028
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.058 |       |  -0.125 |   -0.097 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD16BWP40           | 0.058 | 0.001 |  -0.123 |   -0.096 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD16BWP40           | 0.061 | 0.063 |  -0.061 |   -0.033 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |                  | CKLNQD2BWP40          | 0.063 | 0.006 |  -0.054 |   -0.027 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40          | 0.097 | 0.089 |   0.035 |    0.062 | 
     | sb_wide/out_1_1_id1_bar_reg_15_            |                  | DFQD0BWP40            | 0.097 | 0.001 |   0.035 |    0.063 | 
     | sb_wide/out_1_1_id1_bar_reg_15_            | CP ^ -> Q v      | DFQD0BWP40            | 0.075 | 0.203 |   0.238 |    0.265 | 
     | sb_wide/sb_unq1_mux_gate_1_1_8_15          |                  | nem_ohmux_invd1_2i_8b | 0.075 | 0.000 |   0.238 |    0.266 | 
     | sb_wide/sb_unq1_mux_gate_1_1_8_15          | I1_7 v -> ZN_7 ^ | nem_ohmux_invd1_2i_8b | 0.829 | 0.452 |   0.691 |    0.718 | 
     |                                            |                  | pe_tile_new_unq1      | 0.830 | 0.022 |   0.712 |    0.740 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[1]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_bar_reg_1_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.712
= Slack Time                    0.028
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.058 |       |  -0.125 |   -0.097 | 
     | CTS_ccl_a_buf_00008                        |                  | CKBD20BWP40           | 0.058 | 0.002 |  -0.123 |   -0.095 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^       | CKBD20BWP40           | 0.050 | 0.060 |  -0.064 |   -0.036 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.051 | 0.007 |  -0.057 |   -0.029 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.072 | 0.079 |   0.022 |    0.050 | 
     | sb_wide/out_1_4_id1_bar_reg_1_             |                  | DFQD2BWP40            | 0.072 | 0.000 |   0.022 |    0.050 | 
     | sb_wide/out_1_4_id1_bar_reg_1_             | CP ^ -> Q v      | DFQD2BWP40            | 0.039 | 0.170 |   0.192 |    0.220 | 
     | sb_wide/sb_unq1_mux_gate_1_4_0_7           |                  | nem_ohmux_invd1_2i_8b | 0.039 | 0.000 |   0.193 |    0.220 | 
     | sb_wide/sb_unq1_mux_gate_1_4_0_7           | I1_1 v -> ZN_1 ^ | nem_ohmux_invd1_2i_8b | 0.835 | 0.496 |   0.689 |    0.716 | 
     |                                            |                  | pe_tile_new_unq1      | 0.838 | 0.024 |   0.712 |    0.740 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T3[0]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_3_id1_bar_reg_0_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.708
= Slack Time                    0.032
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.058 |       |  -0.125 |   -0.093 | 
     | CTS_ccl_a_buf_00008                        |                  | CKBD20BWP40           | 0.058 | 0.002 |  -0.123 |   -0.092 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^       | CKBD20BWP40           | 0.050 | 0.060 |  -0.064 |   -0.032 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.051 | 0.005 |  -0.059 |   -0.027 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.077 | 0.081 |   0.022 |    0.054 | 
     | sb_wide/out_1_3_id1_bar_reg_0_             |                  | DFQD0BWP40            | 0.077 | 0.000 |   0.023 |    0.054 | 
     | sb_wide/out_1_3_id1_bar_reg_0_             | CP ^ -> Q v      | DFQD0BWP40            | 0.130 | 0.225 |   0.247 |    0.279 | 
     | sb_wide/sb_unq1_mux_gate_1_3_0_7           |                  | nem_ohmux_invd1_2i_8b | 0.130 | 0.000 |   0.248 |    0.279 | 
     | sb_wide/sb_unq1_mux_gate_1_3_0_7           | I1_0 v -> ZN_0 ^ | nem_ohmux_invd1_2i_8b | 0.725 | 0.447 |   0.695 |    0.727 | 
     |                                            |                  | pe_tile_new_unq1      | 0.725 | 0.013 |   0.708 |    0.740 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T3[12]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_3_id1_bar_reg_12_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.708
= Slack Time                    0.032
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.058 |       |  -0.125 |   -0.093 | 
     | CTS_ccl_a_buf_00008                        |                  | CKBD20BWP40           | 0.058 | 0.002 |  -0.123 |   -0.091 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^       | CKBD20BWP40           | 0.050 | 0.060 |  -0.064 |   -0.031 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.051 | 0.005 |  -0.059 |   -0.027 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.077 | 0.081 |   0.022 |    0.055 | 
     | sb_wide/out_1_3_id1_bar_reg_12_            |                  | DFQD0BWP40            | 0.077 | 0.000 |   0.023 |    0.055 | 
     | sb_wide/out_1_3_id1_bar_reg_12_            | CP ^ -> Q v      | DFQD0BWP40            | 0.122 | 0.223 |   0.246 |    0.278 | 
     | sb_wide/sb_unq1_mux_gate_1_3_8_15          |                  | nem_ohmux_invd1_2i_8b | 0.122 | 0.000 |   0.246 |    0.278 | 
     | sb_wide/sb_unq1_mux_gate_1_3_8_15          | I1_4 v -> ZN_4 ^ | nem_ohmux_invd1_2i_8b | 0.701 | 0.447 |   0.693 |    0.725 | 
     |                                            |                  | pe_tile_new_unq1      | 0.701 | 0.015 |   0.708 |    0.740 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[4]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_bar_reg_4_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.706
= Slack Time                    0.034
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.058 |       |  -0.125 |   -0.091 | 
     | CTS_ccl_a_buf_00008                        |                  | CKBD20BWP40           | 0.058 | 0.002 |  -0.123 |   -0.089 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^       | CKBD20BWP40           | 0.050 | 0.060 |  -0.064 |   -0.030 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.051 | 0.007 |  -0.057 |   -0.023 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.072 | 0.079 |   0.022 |    0.056 | 
     | sb_wide/out_1_4_id1_bar_reg_4_             |                  | DFQD2BWP40            | 0.072 | 0.000 |   0.022 |    0.056 | 
     | sb_wide/out_1_4_id1_bar_reg_4_             | CP ^ -> Q v      | DFQD2BWP40            | 0.044 | 0.176 |   0.198 |    0.232 | 
     | sb_wide/sb_unq1_mux_gate_1_4_0_7           |                  | nem_ohmux_invd1_2i_8b | 0.044 | 0.000 |   0.198 |    0.232 | 
     | sb_wide/sb_unq1_mux_gate_1_4_0_7           | I1_4 v -> ZN_4 ^ | nem_ohmux_invd1_2i_8b | 0.840 | 0.488 |   0.686 |    0.720 | 
     |                                            |                  | pe_tile_new_unq1      | 0.842 | 0.020 |   0.706 |    0.740 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[10]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_bar_reg_10_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.706
= Slack Time                    0.034
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.058 |       |  -0.125 |   -0.091 | 
     | CTS_ccl_a_buf_00008                        |                  | CKBD20BWP40           | 0.058 | 0.002 |  -0.123 |   -0.089 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^       | CKBD20BWP40           | 0.050 | 0.060 |  -0.064 |   -0.030 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.051 | 0.007 |  -0.057 |   -0.023 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.072 | 0.079 |   0.022 |    0.056 | 
     | sb_wide/out_1_4_id1_bar_reg_10_            |                  | DFQD2BWP40            | 0.072 | 0.001 |   0.023 |    0.057 | 
     | sb_wide/out_1_4_id1_bar_reg_10_            | CP ^ -> Q v      | DFQD2BWP40            | 0.040 | 0.172 |   0.194 |    0.229 | 
     | sb_wide/sb_unq1_mux_gate_1_4_8_15          |                  | nem_ohmux_invd1_2i_8b | 0.040 | 0.001 |   0.195 |    0.229 | 
     | sb_wide/sb_unq1_mux_gate_1_4_8_15          | I1_2 v -> ZN_2 ^ | nem_ohmux_invd1_2i_8b | 0.839 | 0.489 |   0.684 |    0.718 | 
     |                                            |                  | pe_tile_new_unq1      | 0.842 | 0.022 |   0.706 |    0.740 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T3[6]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_3_id1_bar_reg_6_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.705
= Slack Time                    0.035
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.058 |       |  -0.125 |   -0.090 | 
     | CTS_ccl_a_buf_00008                        |                  | CKBD20BWP40           | 0.058 | 0.002 |  -0.123 |   -0.089 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^       | CKBD20BWP40           | 0.050 | 0.060 |  -0.064 |   -0.029 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.051 | 0.005 |  -0.059 |   -0.024 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.077 | 0.081 |   0.022 |    0.057 | 
     | sb_wide/out_1_3_id1_bar_reg_6_             |                  | DFQD0BWP40            | 0.077 | 0.000 |   0.023 |    0.057 | 
     | sb_wide/out_1_3_id1_bar_reg_6_             | CP ^ -> Q v      | DFQD0BWP40            | 0.136 | 0.235 |   0.258 |    0.293 | 
     | sb_wide/sb_unq1_mux_gate_1_3_0_7           |                  | nem_ohmux_invd1_2i_8b | 0.136 | 0.000 |   0.258 |    0.293 | 
     | sb_wide/sb_unq1_mux_gate_1_3_0_7           | I1_6 v -> ZN_6 ^ | nem_ohmux_invd1_2i_8b | 0.724 | 0.431 |   0.689 |    0.723 | 
     |                                            |                  | pe_tile_new_unq1      | 0.724 | 0.017 |   0.705 |    0.740 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[10]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_4_id1_bar_reg_10_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.702
= Slack Time                    0.038
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                                    |                  |                       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.058 |       |  -0.125 |   -0.087 | 
     | CTS_ccl_a_buf_00010                                |                  | CKBD16BWP40           | 0.058 | 0.001 |  -0.123 |   -0.086 | 
     | CTS_ccl_a_buf_00010                                | I ^ -> Z ^       | CKBD16BWP40           | 0.061 | 0.063 |  -0.061 |   -0.023 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch         |                  | CKLNQD3BWP40          | 0.062 | 0.003 |  -0.058 |   -0.020 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch         | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.016 | 0.047 |  -0.011 |    0.027 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/FE_USKC627_ne |                  | CKBD3BWP40            | 0.016 | 0.000 |  -0.011 |    0.027 | 
     | t4837                                              |                  |                       |       |       |         |          | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/FE_USKC627_ne | I ^ -> Z ^       | CKBD3BWP40            | 0.076 | 0.067 |   0.057 |    0.095 | 
     | t4837                                              |                  |                       |       |       |         |          | 
     | sb_wide/out_2_4_id1_bar_reg_10_                    |                  | DFQD0BWP40            | 0.076 | 0.001 |   0.057 |    0.095 | 
     | sb_wide/out_2_4_id1_bar_reg_10_                    | CP ^ -> Q v      | DFQD0BWP40            | 0.089 | 0.199 |   0.256 |    0.294 | 
     | sb_wide/sb_unq1_mux_gate_2_4_8_15                  |                  | nem_ohmux_invd1_2i_8b | 0.089 | 0.000 |   0.256 |    0.294 | 
     | sb_wide/sb_unq1_mux_gate_2_4_8_15                  | I1_2 v -> ZN_2 ^ | nem_ohmux_invd1_2i_8b | 0.778 | 0.431 |   0.688 |    0.726 | 
     |                                                    |                  | pe_tile_new_unq1      | 0.778 | 0.014 |   0.702 |    0.740 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T3[8]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_3_id1_bar_reg_8_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.700
= Slack Time                    0.040
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.058 |       |  -0.125 |   -0.085 | 
     | CTS_ccl_a_buf_00008                        |                  | CKBD20BWP40           | 0.058 | 0.002 |  -0.123 |   -0.083 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^       | CKBD20BWP40           | 0.050 | 0.060 |  -0.064 |   -0.024 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.051 | 0.005 |  -0.059 |   -0.019 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.077 | 0.081 |   0.022 |    0.062 | 
     | sb_wide/out_1_3_id1_bar_reg_8_             |                  | DFQD0BWP40            | 0.077 | 0.000 |   0.023 |    0.063 | 
     | sb_wide/out_1_3_id1_bar_reg_8_             | CP ^ -> Q v      | DFQD0BWP40            | 0.130 | 0.232 |   0.255 |    0.295 | 
     | sb_wide/sb_unq1_mux_gate_1_3_8_15          |                  | nem_ohmux_invd1_2i_8b | 0.130 | 0.000 |   0.255 |    0.295 | 
     | sb_wide/sb_unq1_mux_gate_1_3_8_15          | I1_0 v -> ZN_0 ^ | nem_ohmux_invd1_2i_8b | 0.704 | 0.432 |   0.687 |    0.727 | 
     |                                            |                  | pe_tile_new_unq1      | 0.704 | 0.013 |   0.700 |    0.740 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[1]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_4_id1_bar_reg_1_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.700
= Slack Time                    0.040
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                                    |                  |                       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.058 |       |  -0.125 |   -0.085 | 
     | CTS_ccl_a_buf_00010                                |                  | CKBD16BWP40           | 0.058 | 0.001 |  -0.123 |   -0.083 | 
     | CTS_ccl_a_buf_00010                                | I ^ -> Z ^       | CKBD16BWP40           | 0.061 | 0.063 |  -0.061 |   -0.021 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch         |                  | CKLNQD3BWP40          | 0.062 | 0.003 |  -0.058 |   -0.018 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch         | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.016 | 0.047 |  -0.011 |    0.030 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/FE_USKC627_ne |                  | CKBD3BWP40            | 0.016 | 0.000 |  -0.011 |    0.030 | 
     | t4837                                              |                  |                       |       |       |         |          | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/FE_USKC627_ne | I ^ -> Z ^       | CKBD3BWP40            | 0.076 | 0.067 |   0.057 |    0.097 | 
     | t4837                                              |                  |                       |       |       |         |          | 
     | sb_wide/out_2_4_id1_bar_reg_1_                     |                  | DFQD0BWP40            | 0.076 | 0.001 |   0.057 |    0.098 | 
     | sb_wide/out_2_4_id1_bar_reg_1_                     | CP ^ -> Q v      | DFQD0BWP40            | 0.072 | 0.191 |   0.248 |    0.288 | 
     | sb_wide/sb_unq1_mux_gate_2_4_0_7                   |                  | nem_ohmux_invd1_2i_8b | 0.072 | 0.000 |   0.248 |    0.289 | 
     | sb_wide/sb_unq1_mux_gate_2_4_0_7                   | I1_1 v -> ZN_1 ^ | nem_ohmux_invd1_2i_8b | 0.763 | 0.438 |   0.687 |    0.727 | 
     |                                                    |                  | pe_tile_new_unq1      | 0.762 | 0.013 |   0.700 |    0.740 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T1[6]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_1_id1_bar_reg_6_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.697
= Slack Time                    0.043
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.058 |       |  -0.125 |   -0.082 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD16BWP40           | 0.058 | 0.001 |  -0.123 |   -0.081 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD16BWP40           | 0.061 | 0.063 |  -0.061 |   -0.018 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |                  | CKLNQD2BWP40          | 0.063 | 0.006 |  -0.054 |   -0.012 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40          | 0.097 | 0.089 |   0.035 |    0.077 | 
     | sb_wide/out_1_1_id1_bar_reg_6_             |                  | DFQD0BWP40            | 0.097 | 0.001 |   0.035 |    0.078 | 
     | sb_wide/out_1_1_id1_bar_reg_6_             | CP ^ -> Q v      | DFQD0BWP40            | 0.098 | 0.222 |   0.257 |    0.300 | 
     | sb_wide/sb_unq1_mux_gate_1_1_0_7           |                  | nem_ohmux_invd1_2i_8b | 0.098 | 0.001 |   0.258 |    0.301 | 
     | sb_wide/sb_unq1_mux_gate_1_1_0_7           | I1_6 v -> ZN_6 ^ | nem_ohmux_invd1_2i_8b | 0.715 | 0.424 |   0.682 |    0.725 | 
     |                                            |                  | pe_tile_new_unq1      | 0.715 | 0.015 |   0.697 |    0.740 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S3_T4[0]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_4_id1_bar_reg_0_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.697
= Slack Time                    0.043
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.058 |       |  -0.125 |   -0.082 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD16BWP40           | 0.058 | 0.001 |  -0.123 |   -0.081 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD16BWP40           | 0.061 | 0.063 |  -0.061 |   -0.018 | 
     | sb_wide/clk_gate_out_3_4_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.064 | 0.012 |  -0.049 |   -0.006 | 
     | sb_wide/clk_gate_out_3_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.069 | 0.081 |   0.032 |    0.074 | 
     | sb_wide/out_3_4_id1_bar_reg_0_             |                  | DFQD0BWP40            | 0.069 | 0.001 |   0.032 |    0.075 | 
     | sb_wide/out_3_4_id1_bar_reg_0_             | CP ^ -> Q v      | DFQD0BWP40            | 0.176 | 0.299 |   0.332 |    0.374 | 
     | sb_wide/sb_unq1_mux_gate_3_4_0_7           |                  | nem_ohmux_invd1_2i_8b | 0.176 | 0.000 |   0.332 |    0.375 | 
     | sb_wide/sb_unq1_mux_gate_3_4_0_7           | I1_0 v -> ZN_0 ^ | nem_ohmux_invd1_2i_8b | 0.570 | 0.361 |   0.693 |    0.736 | 
     |                                            |                  | pe_tile_new_unq1      | 0.570 | 0.004 |   0.697 |    0.740 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T1[9]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_1_id1_bar_reg_9_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.697
= Slack Time                    0.043
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.058 |       |  -0.125 |   -0.082 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD16BWP40           | 0.058 | 0.001 |  -0.123 |   -0.081 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD16BWP40           | 0.061 | 0.063 |  -0.061 |   -0.018 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |                  | CKLNQD2BWP40          | 0.063 | 0.006 |  -0.054 |   -0.012 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40          | 0.097 | 0.089 |   0.035 |    0.077 | 
     | sb_wide/out_1_1_id1_bar_reg_9_             |                  | DFQD0BWP40            | 0.097 | 0.000 |   0.035 |    0.078 | 
     | sb_wide/out_1_1_id1_bar_reg_9_             | CP ^ -> Q v      | DFQD0BWP40            | 0.085 | 0.205 |   0.240 |    0.282 | 
     | sb_wide/sb_unq1_mux_gate_1_1_8_15          |                  | nem_ohmux_invd1_2i_8b | 0.085 | 0.000 |   0.240 |    0.283 | 
     | sb_wide/sb_unq1_mux_gate_1_1_8_15          | I1_1 v -> ZN_1 ^ | nem_ohmux_invd1_2i_8b | 0.785 | 0.433 |   0.673 |    0.716 | 
     |                                            |                  | pe_tile_new_unq1      | 0.786 | 0.024 |   0.697 |    0.740 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[3]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_bar_reg_3_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.696
= Slack Time                    0.044
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.058 |       |  -0.125 |   -0.081 | 
     | CTS_ccl_a_buf_00008                        |                  | CKBD20BWP40           | 0.058 | 0.002 |  -0.123 |   -0.079 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^       | CKBD20BWP40           | 0.050 | 0.060 |  -0.064 |   -0.020 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.051 | 0.007 |  -0.057 |   -0.013 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.072 | 0.079 |   0.022 |    0.066 | 
     | sb_wide/out_1_4_id1_bar_reg_3_             |                  | DFQD2BWP40            | 0.072 | 0.001 |   0.022 |    0.066 | 
     | sb_wide/out_1_4_id1_bar_reg_3_             | CP ^ -> Q v      | DFQD2BWP40            | 0.039 | 0.173 |   0.195 |    0.239 | 
     | sb_wide/sb_unq1_mux_gate_1_4_0_7           |                  | nem_ohmux_invd1_2i_8b | 0.039 | 0.000 |   0.196 |    0.240 | 
     | sb_wide/sb_unq1_mux_gate_1_4_0_7           | I1_3 v -> ZN_3 ^ | nem_ohmux_invd1_2i_8b | 0.821 | 0.481 |   0.677 |    0.720 | 
     |                                            |                  | pe_tile_new_unq1      | 0.823 | 0.020 |   0.696 |    0.740 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[3]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_0_id1_bar_reg_3_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.695
= Slack Time                    0.045
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.058 |       |  -0.125 |   -0.080 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD16BWP40           | 0.058 | 0.001 |  -0.123 |   -0.079 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD16BWP40           | 0.061 | 0.063 |  -0.061 |   -0.016 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch |                  | CKLNQD2BWP40          | 0.062 | 0.003 |  -0.058 |   -0.013 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40          | 0.096 | 0.088 |   0.030 |    0.075 | 
     | sb_wide/out_2_0_id1_bar_reg_3_             |                  | DFQD0BWP40            | 0.096 | 0.000 |   0.031 |    0.076 | 
     | sb_wide/out_2_0_id1_bar_reg_3_             | CP ^ -> Q v      | DFQD0BWP40            | 0.156 | 0.242 |   0.273 |    0.318 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7           |                  | nem_ohmux_invd1_2i_8b | 0.156 | 0.000 |   0.273 |    0.318 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7           | I1_3 v -> ZN_3 ^ | nem_ohmux_invd1_2i_8b | 0.676 | 0.416 |   0.689 |    0.734 | 
     |                                            |                  | pe_tile_new_unq1      | 0.676 | 0.006 |   0.695 |    0.740 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[8]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_4_id1_bar_reg_8_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.695
= Slack Time                    0.045
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                                    |                  |                       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.058 |       |  -0.125 |   -0.080 | 
     | CTS_ccl_a_buf_00010                                |                  | CKBD16BWP40           | 0.058 | 0.001 |  -0.123 |   -0.078 | 
     | CTS_ccl_a_buf_00010                                | I ^ -> Z ^       | CKBD16BWP40           | 0.061 | 0.063 |  -0.061 |   -0.016 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch         |                  | CKLNQD3BWP40          | 0.062 | 0.003 |  -0.058 |   -0.013 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch         | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.016 | 0.047 |  -0.011 |    0.035 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/FE_USKC627_ne |                  | CKBD3BWP40            | 0.016 | 0.000 |  -0.011 |    0.035 | 
     | t4837                                              |                  |                       |       |       |         |          | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/FE_USKC627_ne | I ^ -> Z ^       | CKBD3BWP40            | 0.076 | 0.067 |   0.057 |    0.102 | 
     | t4837                                              |                  |                       |       |       |         |          | 
     | sb_wide/out_2_4_id1_bar_reg_8_                     |                  | DFQD0BWP40            | 0.076 | 0.001 |   0.057 |    0.103 | 
     | sb_wide/out_2_4_id1_bar_reg_8_                     | CP ^ -> Q v      | DFQD0BWP40            | 0.094 | 0.205 |   0.263 |    0.308 | 
     | sb_wide/sb_unq1_mux_gate_2_4_8_15                  |                  | nem_ohmux_invd1_2i_8b | 0.094 | 0.000 |   0.263 |    0.308 | 
     | sb_wide/sb_unq1_mux_gate_2_4_8_15                  | I1_0 v -> ZN_0 ^ | nem_ohmux_invd1_2i_8b | 0.747 | 0.417 |   0.681 |    0.726 | 
     |                                                    |                  | pe_tile_new_unq1      | 0.747 | 0.014 |   0.695 |    0.740 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T2[1]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_2_id1_bar_reg_1_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.694
= Slack Time                    0.046
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.058 |       |  -0.125 |   -0.078 | 
     | CTS_ccl_a_buf_00008                        |                  | CKBD20BWP40           | 0.058 | 0.002 |  -0.123 |   -0.077 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^       | CKBD20BWP40           | 0.050 | 0.060 |  -0.064 |   -0.017 | 
     | sb_wide/clk_gate_out_1_2_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.051 | 0.005 |  -0.059 |   -0.013 | 
     | sb_wide/clk_gate_out_1_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.075 | 0.080 |   0.021 |    0.067 | 
     | sb_wide/out_1_2_id1_bar_reg_1_             |                  | DFQD0BWP40            | 0.075 | 0.001 |   0.022 |    0.068 | 
     | sb_wide/out_1_2_id1_bar_reg_1_             | CP ^ -> Q v      | DFQD0BWP40            | 0.085 | 0.208 |   0.230 |    0.276 | 
     | sb_wide/sb_unq1_mux_gate_1_2_0_7           |                  | nem_ohmux_invd1_2i_8b | 0.085 | 0.000 |   0.230 |    0.277 | 
     | sb_wide/sb_unq1_mux_gate_1_2_0_7           | I1_1 v -> ZN_1 ^ | nem_ohmux_invd1_2i_8b | 0.723 | 0.448 |   0.678 |    0.725 | 
     |                                            |                  | pe_tile_new_unq1      | 0.723 | 0.015 |   0.694 |    0.740 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T1[7]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_1_id1_bar_reg_7_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.693
= Slack Time                    0.047
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.058 |       |  -0.125 |   -0.078 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD16BWP40           | 0.058 | 0.001 |  -0.123 |   -0.076 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD16BWP40           | 0.061 | 0.063 |  -0.061 |   -0.014 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |                  | CKLNQD2BWP40          | 0.063 | 0.006 |  -0.054 |   -0.007 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40          | 0.097 | 0.089 |   0.035 |    0.082 | 
     | sb_wide/out_1_1_id1_bar_reg_7_             |                  | DFQD0BWP40            | 0.097 | 0.001 |   0.035 |    0.082 | 
     | sb_wide/out_1_1_id1_bar_reg_7_             | CP ^ -> Q v      | DFQD0BWP40            | 0.104 | 0.213 |   0.248 |    0.296 | 
     | sb_wide/sb_unq1_mux_gate_1_1_0_7           |                  | nem_ohmux_invd1_2i_8b | 0.104 | 0.000 |   0.249 |    0.296 | 
     | sb_wide/sb_unq1_mux_gate_1_1_0_7           | I1_7 v -> ZN_7 ^ | nem_ohmux_invd1_2i_8b | 0.719 | 0.427 |   0.676 |    0.723 | 
     |                                            |                  | pe_tile_new_unq1      | 0.719 | 0.017 |   0.693 |    0.740 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[2]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_4_id1_bar_reg_2_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.693
= Slack Time                    0.047
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                                    |                  |                       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.058 |       |  -0.125 |   -0.077 | 
     | CTS_ccl_a_buf_00010                                |                  | CKBD16BWP40           | 0.058 | 0.001 |  -0.123 |   -0.076 | 
     | CTS_ccl_a_buf_00010                                | I ^ -> Z ^       | CKBD16BWP40           | 0.061 | 0.063 |  -0.061 |   -0.013 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch         |                  | CKLNQD3BWP40          | 0.062 | 0.003 |  -0.058 |   -0.010 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch         | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.016 | 0.047 |  -0.011 |    0.037 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/FE_USKC627_ne |                  | CKBD3BWP40            | 0.016 | 0.000 |  -0.011 |    0.037 | 
     | t4837                                              |                  |                       |       |       |         |          | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/FE_USKC627_ne | I ^ -> Z ^       | CKBD3BWP40            | 0.076 | 0.067 |   0.057 |    0.104 | 
     | t4837                                              |                  |                       |       |       |         |          | 
     | sb_wide/out_2_4_id1_bar_reg_2_                     |                  | DFQD0BWP40            | 0.076 | 0.001 |   0.057 |    0.105 | 
     | sb_wide/out_2_4_id1_bar_reg_2_                     | CP ^ -> Q v      | DFQD0BWP40            | 0.076 | 0.196 |   0.254 |    0.301 | 
     | sb_wide/sb_unq1_mux_gate_2_4_0_7                   |                  | nem_ohmux_invd1_2i_8b | 0.076 | 0.000 |   0.254 |    0.301 | 
     | sb_wide/sb_unq1_mux_gate_2_4_0_7                   | I1_2 v -> ZN_2 ^ | nem_ohmux_invd1_2i_8b | 0.772 | 0.426 |   0.680 |    0.727 | 
     |                                                    |                  | pe_tile_new_unq1      | 0.771 | 0.013 |   0.693 |    0.740 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[5]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_4_id1_bar_reg_5_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.692
= Slack Time                    0.048
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew | Delay | Arrival | Required | 
     |                                                    |                  |                       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.058 |       |  -0.125 |   -0.076 | 
     | CTS_ccl_a_buf_00010                                |                  | CKBD16BWP40           | 0.058 | 0.001 |  -0.123 |   -0.075 | 
     | CTS_ccl_a_buf_00010                                | I ^ -> Z ^       | CKBD16BWP40           | 0.061 | 0.063 |  -0.061 |   -0.012 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch         |                  | CKLNQD3BWP40          | 0.062 | 0.003 |  -0.058 |   -0.009 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch         | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.016 | 0.047 |  -0.011 |    0.038 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/FE_USKC627_ne |                  | CKBD3BWP40            | 0.016 | 0.000 |  -0.011 |    0.038 | 
     | t4837                                              |                  |                       |       |       |         |          | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/FE_USKC627_ne | I ^ -> Z ^       | CKBD3BWP40            | 0.076 | 0.067 |   0.057 |    0.105 | 
     | t4837                                              |                  |                       |       |       |         |          | 
     | sb_wide/out_2_4_id1_bar_reg_5_                     |                  | DFQD0BWP40            | 0.076 | 0.001 |   0.058 |    0.106 | 
     | sb_wide/out_2_4_id1_bar_reg_5_                     | CP ^ -> Q v      | DFQD0BWP40            | 0.072 | 0.189 |   0.247 |    0.295 | 
     | sb_wide/sb_unq1_mux_gate_2_4_0_7                   |                  | nem_ohmux_invd1_2i_8b | 0.072 | 0.000 |   0.247 |    0.295 | 
     | sb_wide/sb_unq1_mux_gate_2_4_0_7                   | I1_5 v -> ZN_5 ^ | nem_ohmux_invd1_2i_8b | 0.758 | 0.431 |   0.678 |    0.727 | 
     |                                                    |                  | pe_tile_new_unq1      | 0.757 | 0.013 |   0.692 |    0.740 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 

