{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1626068670560 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626068670560 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 12 12:44:30 2021 " "Processing started: Mon Jul 12 12:44:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1626068670560 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626068670560 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off median -c median " "Command: quartus_map --read_settings_files=on --write_settings_files=off median -c median" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626068670560 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1626068670731 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1626068670731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/datnt/Desktop/Project/Write_Pointer_256x256.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/datnt/Desktop/Project/Write_Pointer_256x256.v" { { "Info" "ISGN_ENTITY_NAME" "1 Write_Pointer_256x256 " "Found entity 1: Write_Pointer_256x256" {  } { { "../Write_Pointer_256x256.v" "" { Text "/home/datnt/Desktop/Project/Write_Pointer_256x256.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626068676815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626068676815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/datnt/Desktop/Project/ValidInOut.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/datnt/Desktop/Project/ValidInOut.v" { { "Info" "ISGN_ENTITY_NAME" "1 ValidInOut " "Found entity 1: ValidInOut" {  } { { "../ValidInOut.v" "" { Text "/home/datnt/Desktop/Project/ValidInOut.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626068676816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626068676816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/datnt/Desktop/Project/Transfer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/datnt/Desktop/Project/Transfer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Transfer " "Found entity 1: Transfer" {  } { { "../Transfer.v" "" { Text "/home/datnt/Desktop/Project/Transfer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626068676816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626068676816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/datnt/Desktop/Project/test_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/datnt/Desktop/Project/test_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_module " "Found entity 1: test_module" {  } { { "../test_module.v" "" { Text "/home/datnt/Desktop/Project/test_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626068676816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626068676816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/datnt/Desktop/Project/Status_Signal_256x256.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/datnt/Desktop/Project/Status_Signal_256x256.v" { { "Info" "ISGN_ENTITY_NAME" "1 Status_Signal_256x256 " "Found entity 1: Status_Signal_256x256" {  } { { "../Status_Signal_256x256.v" "" { Text "/home/datnt/Desktop/Project/Status_Signal_256x256.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626068676817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626068676817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/datnt/Desktop/Project/REG.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/datnt/Desktop/Project/REG.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "../REG.v" "" { Text "/home/datnt/Desktop/Project/REG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626068676817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626068676817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/datnt/Desktop/Project/Read_Pointer_256x256.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/datnt/Desktop/Project/Read_Pointer_256x256.v" { { "Info" "ISGN_ENTITY_NAME" "1 Read_Pointer_256x256 " "Found entity 1: Read_Pointer_256x256" {  } { { "../Read_Pointer_256x256.v" "" { Text "/home/datnt/Desktop/Project/Read_Pointer_256x256.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626068676817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626068676817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/datnt/Desktop/Project/med_9.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/datnt/Desktop/Project/med_9.v" { { "Info" "ISGN_ENTITY_NAME" "1 med_9 " "Found entity 1: med_9" {  } { { "../med_9.v" "" { Text "/home/datnt/Desktop/Project/med_9.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626068676818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626068676818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/datnt/Desktop/Project/med_3.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/datnt/Desktop/Project/med_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 med_3 " "Found entity 1: med_3" {  } { { "../med_3.v" "" { Text "/home/datnt/Desktop/Project/med_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626068676818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626068676818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/datnt/Desktop/Project/line_buffer_kernel_3.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/datnt/Desktop/Project/line_buffer_kernel_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 line_buffer_kernel_3 " "Found entity 1: line_buffer_kernel_3" {  } { { "../line_buffer_kernel_3.v" "" { Text "/home/datnt/Desktop/Project/line_buffer_kernel_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626068676819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626068676819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/datnt/Desktop/Project/line_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/datnt/Desktop/Project/line_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 line_buffer " "Found entity 1: line_buffer" {  } { { "../line_buffer.v" "" { Text "/home/datnt/Desktop/Project/line_buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626068676819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626068676819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/datnt/Desktop/Project/FIFO_256x256.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/datnt/Desktop/Project/FIFO_256x256.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_256x256 " "Found entity 1: FIFO_256x256" {  } { { "../FIFO_256x256.v" "" { Text "/home/datnt/Desktop/Project/FIFO_256x256.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626068676819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626068676819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/datnt/Desktop/Project/ff_ram__256x256.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/datnt/Desktop/Project/ff_ram__256x256.v" { { "Info" "ISGN_ENTITY_NAME" "1 ff_ram_256x256 " "Found entity 1: ff_ram_256x256" {  } { { "../ff_ram__256x256.v" "" { Text "/home/datnt/Desktop/Project/ff_ram__256x256.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626068676820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626068676820 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "BRAM_256.v(18) " "Verilog HDL information at BRAM_256.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "../BRAM_256.v" "" { Text "/home/datnt/Desktop/Project/BRAM_256.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1626068676820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/datnt/Desktop/Project/BRAM_256.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/datnt/Desktop/Project/BRAM_256.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM_256 " "Found entity 1: BRAM_256" {  } { { "../BRAM_256.v" "" { Text "/home/datnt/Desktop/Project/BRAM_256.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626068676820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626068676820 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test_module " "Elaborating entity \"test_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1626068676851 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 test_module.v(33) " "Verilog HDL assignment warning at test_module.v(33): truncated value with size 32 to match size of target (16)" {  } { { "../test_module.v" "" { Text "/home/datnt/Desktop/Project/test_module.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1626068676852 "|test_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "line_buffer_kernel_3 line_buffer_kernel_3:linebuff " "Elaborating entity \"line_buffer_kernel_3\" for hierarchy \"line_buffer_kernel_3:linebuff\"" {  } { { "../test_module.v" "linebuff" { Text "/home/datnt/Desktop/Project/test_module.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626068676859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG line_buffer_kernel_3:linebuff\|REG:RR22 " "Elaborating entity \"REG\" for hierarchy \"line_buffer_kernel_3:linebuff\|REG:RR22\"" {  } { { "../line_buffer_kernel_3.v" "RR22" { Text "/home/datnt/Desktop/Project/line_buffer_kernel_3.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626068676860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "line_buffer line_buffer_kernel_3:linebuff\|line_buffer:Line2 " "Elaborating entity \"line_buffer\" for hierarchy \"line_buffer_kernel_3:linebuff\|line_buffer:Line2\"" {  } { { "../line_buffer_kernel_3.v" "Line2" { Text "/home/datnt/Desktop/Project/line_buffer_kernel_3.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626068676861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ValidInOut line_buffer_kernel_3:linebuff\|ValidInOut:rere " "Elaborating entity \"ValidInOut\" for hierarchy \"line_buffer_kernel_3:linebuff\|ValidInOut:rere\"" {  } { { "../line_buffer_kernel_3.v" "rere" { Text "/home/datnt/Desktop/Project/line_buffer_kernel_3.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626068676899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Transfer line_buffer_kernel_3:linebuff\|ValidInOut:rere\|Transfer:Trans " "Elaborating entity \"Transfer\" for hierarchy \"line_buffer_kernel_3:linebuff\|ValidInOut:rere\|Transfer:Trans\"" {  } { { "../ValidInOut.v" "Trans" { Text "/home/datnt/Desktop/Project/ValidInOut.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626068676900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG line_buffer_kernel_3:linebuff\|ValidInOut:rere\|Transfer:Trans\|REG:transfer_block\[0\].RERE " "Elaborating entity \"REG\" for hierarchy \"line_buffer_kernel_3:linebuff\|ValidInOut:rere\|Transfer:Trans\|REG:transfer_block\[0\].RERE\"" {  } { { "../Transfer.v" "transfer_block\[0\].RERE" { Text "/home/datnt/Desktop/Project/Transfer.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626068676901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "med_9 med_9:med " "Elaborating entity \"med_9\" for hierarchy \"med_9:med\"" {  } { { "../test_module.v" "med" { Text "/home/datnt/Desktop/Project/test_module.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626068676925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "med_3 med_9:med\|med_3:median1 " "Elaborating entity \"med_3\" for hierarchy \"med_9:med\|med_3:median1\"" {  } { { "../med_9.v" "median1" { Text "/home/datnt/Desktop/Project/med_9.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626068676926 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1626068677948 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1626068678470 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626068678470 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1327 " "Implemented 1327 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1626068678564 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1626068678564 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1291 " "Implemented 1291 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1626068678564 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1626068678564 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1076 " "Peak virtual memory: 1076 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1626068678572 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 12 12:44:38 2021 " "Processing ended: Mon Jul 12 12:44:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1626068678572 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1626068678572 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1626068678572 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1626068678572 ""}
