// Seed: 2920316491
module module_0 (
    output wor id_0,
    input uwire id_1,
    input tri1 id_2,
    input tri0 id_3,
    output wor id_4
    , id_12,
    output uwire id_5,
    output uwire id_6,
    input wire id_7,
    input wor id_8,
    input supply0 id_9,
    input wand id_10
);
  logic [1 'h0 : -1 'd0] id_13;
  ;
  wire  \id_14 ;
  logic id_15;
  assign id_5 = 1'b0;
endmodule
module module_1 (
    output wor id_0,
    inout tri1 id_1,
    input supply1 id_2,
    input wand id_3,
    input uwire id_4,
    input tri1 id_5,
    output wire id_6,
    input tri1 id_7,
    output tri1 id_8,
    output supply0 id_9,
    input tri0 id_10,
    input wand id_11,
    output wire id_12,
    input tri0 id_13,
    input wor id_14,
    input tri1 id_15,
    input tri0 id_16,
    input tri1 id_17,
    output wand id_18,
    input supply1 id_19,
    input tri id_20,
    inout wor id_21,
    output tri1 id_22
);
  logic id_24;
  module_0 modCall_1 (
      id_22,
      id_4,
      id_13,
      id_13,
      id_12,
      id_8,
      id_18,
      id_20,
      id_1,
      id_15,
      id_2
  );
endmodule
