
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
  **** SW Build 3854077 on May  4 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'pyuvaraj' on host 'fpga-tools' (Linux_x86_64 version 5.4.0-192-generic) on Tue Oct 08 00:00:02 UTC 2024
INFO: [HLS 200-10] On os Ubuntu 20.04.4 LTS
INFO: [HLS 200-10] In directory '/home/pyuvaraj/tcl_template/build/src'
Sourcing Tcl script 'make.tcl'
INFO: [HLS 200-1510] Running: open_project krnl_prj 
INFO: [HLS 200-10] Opening project '/home/pyuvaraj/tcl_template/build/src/krnl_prj'.
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Opening solution '/home/pyuvaraj/tcl_template/build/src/krnl_prj/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=1
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_rtl -register_reset_num=0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
INFO: [HLS 200-1510] Running: set_top krnl 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num=3 
INFO: [HLS 200-1510] Running: add_files /home/pyuvaraj/tcl_template/src/krnl.cpp -cflags -I/home/pyuvaraj/tcl_template/build/src 
INFO: [HLS 200-10] Adding design file '/home/pyuvaraj/tcl_template/src/krnl.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb /home/pyuvaraj/tcl_template/src/test_krnl.cpp -cflags -I/home/pyuvaraj/tcl_template/build/src 
INFO: [HLS 200-10] Adding test bench file '/home/pyuvaraj/tcl_template/src/test_krnl.cpp' to the project
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../../../src/test_krnl.cpp in debug mode
   Compiling ../../../../../../src/krnl.cpp in debug mode
   Generating csim.exe
C  = 2
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 1
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.51 seconds. CPU system time: 0.73 seconds. Elapsed time: 2.3 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4.67 seconds. Total CPU system time: 1.5 seconds. Total elapsed time: 6.01 seconds; peak allocated memory: 1.191 GB.
INFO: [Common 17-206] Exiting vitis_hls at Tue Oct  8 00:00:07 2024...
