
*** Running vivado
    with args -log Base_Zynq_MPSoC_Simulated_Load_IP_Co_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Base_Zynq_MPSoC_Simulated_Load_IP_Co_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Base_Zynq_MPSoC_Simulated_Load_IP_Co_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/manvar00/Downloads/workspace/ug871-design-files/ug871-design-files/Using_IP_with_Zynq/lab1/hls_macc/vhls_prj/solution1/impl/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/manvar00/Downloads/workspace/ug871-design-files/ug871-design-files/Introduction/lab1/lab1/solution1/impl/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/Software/xilinx/2019.1-sdx/Vivado/2019.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1532.191 ; gain = 0.000 ; free physical = 11633 ; free virtual = 25260
Command: synth_design -top Base_Zynq_MPSoC_Simulated_Load_IP_Co_0_0 -part xczu7ev-ffvc1156-2-e -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'Base_Zynq_MPSoC_Simulated_Load_IP_Co_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30752 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2512.445 ; gain = 0.000 ; free physical = 9171 ; free virtual = 23346
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Base_Zynq_MPSoC_Simulated_Load_IP_Co_0_0' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_Simulated_Load_IP_Co_0_0/synth/Base_Zynq_MPSoC_Simulated_Load_IP_Co_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'Simulated_Load_IP_Core' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/new/Simulated_Load_IP_Core.v:24]
	Parameter NUM_OF_COARSE_MODULES bound to: 15 - type: integer 
	Parameter NUM_OF_FINE_MODULES bound to: 9 - type: integer 
	Parameter SIZE_PER_COARSE_MODULE bound to: 1000 - type: integer 
	Parameter SIZE_PER_FINE_MODULE bound to: 100 - type: integer 
	Parameter NUM_OF_MODULES bound to: 24 - type: integer 
INFO: [Synth 8-638] synthesizing module 'switch_elements' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/multiple_headers/switch_el_benchmaster0.vhd:22]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/multiple_headers/switch_el_benchmaster0.vhd:32]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/multiple_headers/switch_el_benchmaster0.vhd:34]
INFO: [Synth 8-3491] module 'switch_elements0' declared at '/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/multiple_headers/switch_el_bench0.vhd:7' bound to instance 'switch' of component 'switch_elements0' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/multiple_headers/switch_el_benchmaster0.vhd:47]
INFO: [Synth 8-638] synthesizing module 'switch_elements0' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/multiple_headers/switch_el_bench0.vhd:22]
INFO: [Synth 8-3491] module 'ava' declared at '/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/ava/cpe0lca.vhd:12' bound to instance 'switch' of component 'ava' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/multiple_headers/switch_el_bench0.vhd:301]
INFO: [Synth 8-638] synthesizing module 'ava' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/ava/cpe0lca.vhd:35]
INFO: [Synth 8-226] default block is never used [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/ava/cpe0lca.vhd:317]
INFO: [Synth 8-226] default block is never used [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/ava/cpe0lca.vhd:328]
INFO: [Synth 8-226] default block is never used [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/ava/cpe0lca.vhd:317]
INFO: [Synth 8-226] default block is never used [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/ava/cpe0lca.vhd:328]
INFO: [Synth 8-226] default block is never used [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/ava/cpe0lca.vhd:317]
INFO: [Synth 8-226] default block is never used [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/ava/cpe0lca.vhd:328]
INFO: [Synth 8-226] default block is never used [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/ava/cpe0lca.vhd:317]
INFO: [Synth 8-226] default block is never used [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/ava/cpe0lca.vhd:328]
INFO: [Synth 8-226] default block is never used [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/ava/cpe0lca.vhd:317]
INFO: [Synth 8-226] default block is never used [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/ava/cpe0lca.vhd:328]
INFO: [Synth 8-226] default block is never used [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/ava/cpe0lca.vhd:317]
INFO: [Synth 8-226] default block is never used [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/ava/cpe0lca.vhd:328]
INFO: [Synth 8-226] default block is never used [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/ava/cpe0lca.vhd:317]
INFO: [Synth 8-226] default block is never used [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/ava/cpe0lca.vhd:328]
INFO: [Synth 8-226] default block is never used [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/ava/cpe0lca.vhd:317]
INFO: [Synth 8-226] default block is never used [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/ava/cpe0lca.vhd:328]
INFO: [Synth 8-226] default block is never used [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/ava/cpe0lca.vhd:317]
INFO: [Synth 8-226] default block is never used [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/ava/cpe0lca.vhd:328]
INFO: [Synth 8-226] default block is never used [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/ava/cpe0lca.vhd:317]
INFO: [Synth 8-226] default block is never used [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/ava/cpe0lca.vhd:328]
INFO: [Synth 8-226] default block is never used [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/ava/cpe0lca.vhd:317]
INFO: [Synth 8-226] default block is never used [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/ava/cpe0lca.vhd:328]
INFO: [Synth 8-226] default block is never used [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/ava/cpe0lca.vhd:317]
INFO: [Synth 8-226] default block is never used [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/ava/cpe0lca.vhd:328]
INFO: [Synth 8-226] default block is never used [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/ava/cpe0lca.vhd:317]
INFO: [Synth 8-226] default block is never used [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/ava/cpe0lca.vhd:328]
INFO: [Synth 8-226] default block is never used [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/ava/cpe0lca.vhd:317]
INFO: [Synth 8-226] default block is never used [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/ava/cpe0lca.vhd:328]
INFO: [Synth 8-226] default block is never used [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/ava/cpe0lca.vhd:317]
INFO: [Synth 8-226] default block is never used [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/ava/cpe0lca.vhd:328]
INFO: [Synth 8-226] default block is never used [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/ava/cpe0lca.vhd:317]
INFO: [Synth 8-226] default block is never used [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/ava/cpe0lca.vhd:328]
INFO: [Synth 8-226] default block is never used [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/ava/cpe0lca.vhd:317]
INFO: [Synth 8-226] default block is never used [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/ava/cpe0lca.vhd:328]
INFO: [Synth 8-226] default block is never used [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/ava/cpe0lca.vhd:317]
INFO: [Synth 8-226] default block is never used [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/ava/cpe0lca.vhd:328]
INFO: [Synth 8-226] default block is never used [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/ava/cpe0lca.vhd:317]
INFO: [Synth 8-226] default block is never used [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/ava/cpe0lca.vhd:328]
INFO: [Synth 8-226] default block is never used [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/ava/cpe0lca.vhd:317]
INFO: [Synth 8-226] default block is never used [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/ava/cpe0lca.vhd:328]
INFO: [Synth 8-226] default block is never used [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/ava/cpe0lca.vhd:317]
INFO: [Synth 8-226] default block is never used [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/ava/cpe0lca.vhd:328]
INFO: [Synth 8-226] default block is never used [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/ava/cpe0lca.vhd:317]
INFO: [Synth 8-226] default block is never used [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/ava/cpe0lca.vhd:328]
INFO: [Synth 8-226] default block is never used [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/ava/cpe0lca.vhd:317]
INFO: [Synth 8-226] default block is never used [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/ava/cpe0lca.vhd:328]
INFO: [Synth 8-226] default block is never used [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/ava/cpe0lca.vhd:317]
INFO: [Synth 8-226] default block is never used [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/ava/cpe0lca.vhd:328]
WARNING: [Synth 8-614] signal 'test_variable' is read in the process but is not in the sensitivity list [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/ava/cpe0lca.vhd:1418]
WARNING: [Synth 8-614] signal 'test_variable0' is read in the process but is not in the sensitivity list [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/ava/cpe0lca.vhd:1418]
INFO: [Synth 8-256] done synthesizing module 'ava' (1#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/ava/cpe0lca.vhd:35]
	Parameter size bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'top_level' declared at '/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/GH09/top_level.vhd:21' bound to instance 'switchtlvl' of component 'top_level' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/multiple_headers/switch_el_bench0.vhd:311]
INFO: [Synth 8-638] synthesizing module 'top_level' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/GH09/top_level.vhd:32]
	Parameter size bound to: 4 - type: integer 
	Parameter init bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-3491] module 'rng_width512_taps4' declared at '/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/GH09/rng_width512_taps4.vhd:4' bound to instance 'rng' of component 'rng_width512_taps4' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/GH09/top_level.vhd:90]
INFO: [Synth 8-638] synthesizing module 'rng_width512_taps4' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/GH09/rng_width512_taps4.vhd:11]
	Parameter init bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-256] done synthesizing module 'rng_width512_taps4' (2#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/GH09/rng_width512_taps4.vhd:11]
	Parameter init bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
INFO: [Synth 8-3491] module 'rng_width512_taps4' declared at '/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/GH09/rng_width512_taps4.vhd:4' bound to instance 'rng' of component 'rng_width512_taps4' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/GH09/top_level.vhd:90]
INFO: [Synth 8-638] synthesizing module 'rng_width512_taps4__parameterized1' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/GH09/rng_width512_taps4.vhd:11]
	Parameter init bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
INFO: [Synth 8-256] done synthesizing module 'rng_width512_taps4__parameterized1' (2#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/GH09/rng_width512_taps4.vhd:11]
	Parameter init bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
INFO: [Synth 8-3491] module 'rng_width512_taps4' declared at '/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/GH09/rng_width512_taps4.vhd:4' bound to instance 'rng' of component 'rng_width512_taps4' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/GH09/top_level.vhd:90]
INFO: [Synth 8-638] synthesizing module 'rng_width512_taps4__parameterized3' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/GH09/rng_width512_taps4.vhd:11]
	Parameter init bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
INFO: [Synth 8-256] done synthesizing module 'rng_width512_taps4__parameterized3' (2#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/GH09/rng_width512_taps4.vhd:11]
	Parameter init bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
INFO: [Synth 8-3491] module 'rng_width512_taps4' declared at '/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/GH09/rng_width512_taps4.vhd:4' bound to instance 'rng' of component 'rng_width512_taps4' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/GH09/top_level.vhd:90]
INFO: [Synth 8-638] synthesizing module 'rng_width512_taps4__parameterized5' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/GH09/rng_width512_taps4.vhd:11]
	Parameter init bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
INFO: [Synth 8-256] done synthesizing module 'rng_width512_taps4__parameterized5' (2#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/GH09/rng_width512_taps4.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'top_level' (3#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/GH09/top_level.vhd:32]
INFO: [Synth 8-3491] module 'jpeg_encoder' declared at '/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/jpeg_encoder.v:64' bound to instance 'switchtjpg' of component 'jpeg_encoder' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/multiple_headers/switch_el_bench0.vhd:318]
INFO: [Synth 8-6157] synthesizing module 'jpeg_encoder' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/jpeg_encoder.v:64]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fdct' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/fdct.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter do_width bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dct' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:61]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter do_width bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dctub' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctub.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b000 
INFO: [Synth 8-6157] synthesizing module 'dctu' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b000 
	Parameter u bound to: 3'b000 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:76]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:76]
INFO: [Synth 8-6157] synthesizing module 'dct_mac' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:63]
	Parameter dwidth bound to: 8 - type: integer 
	Parameter cwidth bound to: 11 - type: integer 
	Parameter mwidth bound to: 19 - type: integer 
	Parameter rwidth bound to: 22 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lpm_mult' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/dct/mult.vhd:20]
WARNING: [Synth 8-3819] Generic 'lpm_widtha' not present in instantiated entity will be ignored [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:101]
WARNING: [Synth 8-3819] Generic 'lpm_widthb' not present in instantiated entity will be ignored [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:102]
WARNING: [Synth 8-3819] Generic 'lpm_widthp' not present in instantiated entity will be ignored [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:103]
WARNING: [Synth 8-3819] Generic 'lpm_widths' not present in instantiated entity will be ignored [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:104]
WARNING: [Synth 8-3819] Generic 'lpm_type' not present in instantiated entity will be ignored [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:105]
WARNING: [Synth 8-3819] Generic 'lpm_representation' not present in instantiated entity will be ignored [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:106]
WARNING: [Synth 8-3819] Generic 'lpm_hint' not present in instantiated entity will be ignored [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:107]
INFO: [Synth 8-256] done synthesizing module 'lpm_mult' (4#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/dct/mult.vhd:20]
INFO: [Synth 8-6155] done synthesizing module 'dct_mac' (5#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:63]
INFO: [Synth 8-6155] done synthesizing module 'dctu' (6#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized0' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b000 
	Parameter u bound to: 3'b001 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:143]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:143]
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized0' (6#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized1' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b000 
	Parameter u bound to: 3'b010 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:210]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:210]
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized1' (6#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized2' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b000 
	Parameter u bound to: 3'b011 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:277]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:277]
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized2' (6#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized3' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b000 
	Parameter u bound to: 3'b100 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:344]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:344]
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized3' (6#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized4' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b000 
	Parameter u bound to: 3'b101 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:411]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:411]
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized4' (6#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized5' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b000 
	Parameter u bound to: 3'b110 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:478]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:478]
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized5' (6#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized6' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b000 
	Parameter u bound to: 3'b111 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:545]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:545]
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized6' (6#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6155] done synthesizing module 'dctub' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctub.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctub__parameterized0' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctub.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b001 
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized7' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b001 
	Parameter u bound to: 3'b000 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:612]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:612]
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized7' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized8' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b001 
	Parameter u bound to: 3'b001 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:679]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:679]
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized8' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized9' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b001 
	Parameter u bound to: 3'b010 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:746]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:746]
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized9' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized10' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b001 
	Parameter u bound to: 3'b011 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:813]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:813]
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized10' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized11' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b001 
	Parameter u bound to: 3'b100 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:880]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:880]
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized11' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized12' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b001 
	Parameter u bound to: 3'b101 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:947]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:947]
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized12' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized13' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b001 
	Parameter u bound to: 3'b110 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:1014]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:1014]
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized13' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized14' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b001 
	Parameter u bound to: 3'b111 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:1081]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:1081]
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized14' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6155] done synthesizing module 'dctub__parameterized0' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctub.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctub__parameterized1' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctub.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b010 
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized15' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b010 
	Parameter u bound to: 3'b000 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:1148]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:1148]
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized15' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized16' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b010 
	Parameter u bound to: 3'b001 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:1215]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:1215]
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized16' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized17' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b010 
	Parameter u bound to: 3'b010 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:1282]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:1282]
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized17' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized18' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b010 
	Parameter u bound to: 3'b011 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:1349]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:1349]
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized18' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized19' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b010 
	Parameter u bound to: 3'b100 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:1416]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:1416]
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized19' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized20' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b010 
	Parameter u bound to: 3'b101 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:1483]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:1483]
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized20' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized21' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b010 
	Parameter u bound to: 3'b110 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:1550]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:1550]
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized21' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized22' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b010 
	Parameter u bound to: 3'b111 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:1617]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:1617]
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized22' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6155] done synthesizing module 'dctub__parameterized1' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctub.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctub__parameterized2' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctub.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b011 
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized23' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b011 
	Parameter u bound to: 3'b000 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:1684]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:1684]
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized23' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized24' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b011 
	Parameter u bound to: 3'b001 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:1751]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:1751]
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized24' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized25' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b011 
	Parameter u bound to: 3'b010 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:1818]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:1818]
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized25' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized26' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b011 
	Parameter u bound to: 3'b011 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:1885]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:1885]
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized26' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized27' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b011 
	Parameter u bound to: 3'b100 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:1952]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:1952]
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized27' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized28' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b011 
	Parameter u bound to: 3'b101 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:2019]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:2019]
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized28' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized29' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b011 
	Parameter u bound to: 3'b110 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:2086]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:2086]
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized29' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized30' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b011 
	Parameter u bound to: 3'b111 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:2153]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:2153]
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized30' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6155] done synthesizing module 'dctub__parameterized2' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctub.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctub__parameterized3' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctub.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized31' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b100 
	Parameter u bound to: 3'b000 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:2220]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:2220]
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized31' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized32' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b100 
	Parameter u bound to: 3'b001 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:2287]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:2287]
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized32' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized33' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b100 
	Parameter u bound to: 3'b010 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:2354]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:2354]
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized33' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized34' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b100 
	Parameter u bound to: 3'b011 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:2421]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:2421]
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized34' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized35' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b100 
	Parameter u bound to: 3'b100 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:2488]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:2488]
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized35' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized36' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b100 
	Parameter u bound to: 3'b101 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:2555]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:2555]
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized36' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized37' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b100 
	Parameter u bound to: 3'b110 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:2622]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:2622]
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized37' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized38' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b100 
	Parameter u bound to: 3'b111 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:2689]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:2689]
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized38' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6155] done synthesizing module 'dctub__parameterized3' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctub.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctub__parameterized4' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctub.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b101 
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized39' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b101 
	Parameter u bound to: 3'b000 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:2756]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:2756]
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized39' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized40' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b101 
	Parameter u bound to: 3'b001 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:2823]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:2823]
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized40' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized41' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b101 
	Parameter u bound to: 3'b010 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:2890]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:2890]
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized41' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized42' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b101 
	Parameter u bound to: 3'b011 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:2957]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:2957]
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized42' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized43' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b101 
	Parameter u bound to: 3'b100 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:3024]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:3024]
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized43' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized44' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b101 
	Parameter u bound to: 3'b101 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:3091]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:3091]
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized44' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized45' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b101 
	Parameter u bound to: 3'b110 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:3158]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:3158]
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized45' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized46' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b101 
	Parameter u bound to: 3'b111 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:3225]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:3225]
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized46' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6155] done synthesizing module 'dctub__parameterized4' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctub.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctub__parameterized5' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctub.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b110 
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized47' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b110 
	Parameter u bound to: 3'b000 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:3292]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:3292]
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized47' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized48' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b110 
	Parameter u bound to: 3'b001 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:3359]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_cos_table.v:3359]
INFO: [Common 17-14] Message 'Synth 8-3536' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized48' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized49' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b110 
	Parameter u bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized49' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized50' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b110 
	Parameter u bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized50' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized51' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b110 
	Parameter u bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized51' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized52' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b110 
	Parameter u bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized52' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized53' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b110 
	Parameter u bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized53' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized54' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b110 
	Parameter u bound to: 3'b111 
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized54' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6155] done synthesizing module 'dctub__parameterized5' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctub.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctub__parameterized6' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctub.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b111 
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized55' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b111 
	Parameter u bound to: 3'b000 
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized55' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized56' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b111 
	Parameter u bound to: 3'b001 
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized56' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized57' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b111 
	Parameter u bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized57' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized58' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b111 
	Parameter u bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized58' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized59' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b111 
	Parameter u bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized59' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized60' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b111 
	Parameter u bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized60' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized61' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b111 
	Parameter u bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized61' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6157] synthesizing module 'dctu__parameterized62' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter v bound to: 3'b111 
	Parameter u bound to: 3'b111 
INFO: [Synth 8-6155] done synthesizing module 'dctu__parameterized62' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctu.v:62]
INFO: [Synth 8-6155] done synthesizing module 'dctub__parameterized6' (7#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dctub.v:62]
INFO: [Synth 8-6155] done synthesizing module 'dct' (8#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:61]
INFO: [Synth 8-6157] synthesizing module 'zigzag' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/zigzag.v:60]
INFO: [Synth 8-6155] done synthesizing module 'zigzag' (9#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/zigzag.v:60]
INFO: [Synth 8-6155] done synthesizing module 'fdct' (10#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/fdct.v:62]
INFO: [Synth 8-6157] synthesizing module 'jpeg_qnr' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/jpeg_qnr.v:61]
	Parameter d_width bound to: 12 - type: integer 
	Parameter z_width bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'div_su' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/div_su.v:62]
	Parameter z_width bound to: 24 - type: integer 
	Parameter d_width bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'div_uu' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/div_uu.v:61]
	Parameter z_width bound to: 24 - type: integer 
	Parameter d_width bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'div_uu' (11#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/div_uu.v:61]
INFO: [Synth 8-6155] done synthesizing module 'div_su' (12#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/div_su.v:62]
INFO: [Synth 8-6155] done synthesizing module 'jpeg_qnr' (13#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/jpeg_qnr.v:61]
INFO: [Synth 8-6157] synthesizing module 'jpeg_rle' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/jpeg_rle.v:68]
INFO: [Synth 8-6157] synthesizing module 'jpeg_rle1' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/jpeg_rle1.v:69]
	Parameter dc bound to: 1'b0 
	Parameter ac bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'jpeg_rle1' (14#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/jpeg_rle1.v:69]
INFO: [Synth 8-6157] synthesizing module 'jpeg_rzs' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/jpeg_rzs.v:67]
INFO: [Synth 8-6155] done synthesizing module 'jpeg_rzs' (15#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/jpeg_rzs.v:67]
INFO: [Synth 8-6155] done synthesizing module 'jpeg_rle' (16#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/jpeg_rle.v:68]
INFO: [Synth 8-6155] done synthesizing module 'jpeg_encoder' (17#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/jpeg_encoder.v:64]
INFO: [Synth 8-3491] module 'B1' declared at '/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/GH09/glue.vhdl:6' bound to instance 'switchv' of component 'B1' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/multiple_headers/switch_el_bench0.vhd:331]
INFO: [Synth 8-638] synthesizing module 'B1' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/GH09/glue.vhdl:22]
WARNING: [Synth 8-614] signal 'iReset' is read in the process but is not in the sensitivity list [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/GH09/glue.vhdl:169]
WARNING: [Synth 8-614] signal 'iReset' is read in the process but is not in the sensitivity list [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/GH09/glue.vhdl:226]
WARNING: [Synth 8-614] signal 'iReset' is read in the process but is not in the sensitivity list [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/GH09/glue.vhdl:283]
INFO: [Synth 8-256] done synthesizing module 'B1' (18#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/GH09/glue.vhdl:22]
INFO: [Synth 8-3491] module 'des3' declared at '/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/des/rtl/verilog/perf_opt/des3.v:35' bound to instance 'switchdes' of component 'des3' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/multiple_headers/switch_el_bench0.vhd:341]
INFO: [Synth 8-6157] synthesizing module 'des3' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/des/rtl/verilog/perf_opt/des3.v:35]
INFO: [Synth 8-6157] synthesizing module 'des' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/des/rtl/verilog/perf_opt/des.v:35]
INFO: [Synth 8-6157] synthesizing module 'key_sel' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/des/rtl/verilog/perf_opt/key_sel.v:36]
INFO: [Synth 8-6155] done synthesizing module 'key_sel' (19#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/des/rtl/verilog/perf_opt/key_sel.v:36]
INFO: [Synth 8-6157] synthesizing module 'crp' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/des/rtl/verilog/common/crp.v:35]
INFO: [Synth 8-6157] synthesizing module 'sbox1' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/des/rtl/verilog/common/sbox1.v:35]
INFO: [Synth 8-6155] done synthesizing module 'sbox1' (20#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/des/rtl/verilog/common/sbox1.v:35]
INFO: [Synth 8-6157] synthesizing module 'sbox2' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/des/rtl/verilog/common/sbox2.v:35]
INFO: [Synth 8-6155] done synthesizing module 'sbox2' (21#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/des/rtl/verilog/common/sbox2.v:35]
INFO: [Synth 8-6157] synthesizing module 'sbox3' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/des/rtl/verilog/common/sbox3.v:35]
INFO: [Synth 8-6155] done synthesizing module 'sbox3' (22#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/des/rtl/verilog/common/sbox3.v:35]
INFO: [Synth 8-6157] synthesizing module 'sbox4' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/des/rtl/verilog/common/sbox4.v:35]
INFO: [Synth 8-6155] done synthesizing module 'sbox4' (23#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/des/rtl/verilog/common/sbox4.v:35]
INFO: [Synth 8-6157] synthesizing module 'sbox5' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/des/rtl/verilog/common/sbox5.v:35]
INFO: [Synth 8-6155] done synthesizing module 'sbox5' (24#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/des/rtl/verilog/common/sbox5.v:35]
INFO: [Synth 8-6157] synthesizing module 'sbox6' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/des/rtl/verilog/common/sbox6.v:35]
INFO: [Synth 8-6155] done synthesizing module 'sbox6' (25#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/des/rtl/verilog/common/sbox6.v:35]
INFO: [Synth 8-6157] synthesizing module 'sbox7' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/des/rtl/verilog/common/sbox7.v:35]
INFO: [Synth 8-6155] done synthesizing module 'sbox7' (26#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/des/rtl/verilog/common/sbox7.v:35]
INFO: [Synth 8-6157] synthesizing module 'sbox8' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/des/rtl/verilog/common/sbox8.v:35]
INFO: [Synth 8-6155] done synthesizing module 'sbox8' (27#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/des/rtl/verilog/common/sbox8.v:35]
INFO: [Synth 8-6155] done synthesizing module 'crp' (28#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/des/rtl/verilog/common/crp.v:35]
WARNING: [Synth 8-6014] Unused sequential element L15_reg was removed.  [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/des/rtl/verilog/perf_opt/des.v:205]
WARNING: [Synth 8-6014] Unused sequential element R15_reg was removed.  [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/des/rtl/verilog/perf_opt/des.v:209]
INFO: [Synth 8-6155] done synthesizing module 'des' (29#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/des/rtl/verilog/perf_opt/des.v:35]
INFO: [Synth 8-6155] done synthesizing module 'des3' (30#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/des/rtl/verilog/perf_opt/des3.v:35]
INFO: [Synth 8-3491] module 'PID' declared at '/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/pid_controller/RTL/PID.v:38' bound to instance 'switcher' of component 'pid' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/multiple_headers/switch_el_bench0.vhd:350]
INFO: [Synth 8-6157] synthesizing module 'PID' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/pid_controller/RTL/PID.v:38]
	Parameter wb_nb bound to: 32 - type: integer 
	Parameter adr_wb_nb bound to: 16 - type: integer 
	Parameter kp_adr bound to: 0 - type: integer 
	Parameter ki_adr bound to: 1 - type: integer 
	Parameter kd_adr bound to: 2 - type: integer 
	Parameter sp_adr bound to: 3 - type: integer 
	Parameter pv_adr bound to: 4 - type: integer 
	Parameter kpd_adr bound to: 5 - type: integer 
	Parameter err_0_adr bound to: 6 - type: integer 
	Parameter err_1_adr bound to: 7 - type: integer 
	Parameter un_adr bound to: 8 - type: integer 
	Parameter sigma_adr bound to: 9 - type: integer 
	Parameter of_adr bound to: 10 - type: integer 
	Parameter RS_adr bound to: 11 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/pid_controller/RTL/PID.v:165]
INFO: [Synth 8-155] case statement is not full and has no default [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/pid_controller/RTL/PID.v:261]
INFO: [Synth 8-6157] synthesizing module 'multiplier_16x16bit_pipelined' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/pid_controller/RTL/16x16bit_multiplier_pipelined.v:145]
INFO: [Synth 8-6157] synthesizing module 'booth_array' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/pid_controller/RTL/16x16bit_multiplier_pipelined.v:7]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'booth_radix4' (31#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/pid_controller/RTL/booth.v:5]
INFO: [Synth 8-6155] done synthesizing module 'booth_array' (32#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/pid_controller/RTL/16x16bit_multiplier_pipelined.v:7]
INFO: [Synth 8-6155] done synthesizing module 'partial_product_gen' (33#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/pid_controller/RTL/16x16bit_multiplier_pipelined.v:73]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (34#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/pid_controller/RTL/16x16bit_multiplier_pipelined.v:101]
INFO: [Synth 8-6155] done synthesizing module 'compressor42' (35#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/pid_controller/RTL/16x16bit_multiplier_pipelined.v:116]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3491] module 'fir_filter' declared at '/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/fir_filter/fir_filter.v:4' bound to instance 'switcherY' of component 'fir_filter' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/multiple_headers/switch_el_bench0.vhd:361]
	Parameter TAPS bound to: 25 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lpm_mult0' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/fir_filter/fir_mult.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'lpm_mult0' (43#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/fir_filter/fir_mult.vhd:21]
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/fir_filter/fir_filter.v:98]
INFO: [Synth 8-3491] module 'control' declared at '/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/btcfpgaminer/trunk/control.vhd:6' bound to instance 'switchX' of component 'control' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/multiple_headers/switch_el_bench0.vhd:369]
INFO: [Synth 8-638] synthesizing module 'control' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/btcfpgaminer/trunk/control.vhd:17]
INFO: [Synth 8-638] synthesizing module 'sha256' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/btcfpgaminer/trunk/sha256.vhd:113]
INFO: [Synth 8-638] synthesizing module 'c4b' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/btcfpgaminer/trunk/c4b.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'c4b' (45#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/btcfpgaminer/trunk/c4b.vhd:42]
INFO: [Synth 8-638] synthesizing module 'c6b' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/btcfpgaminer/trunk/c6b.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'c6b' (46#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/btcfpgaminer/trunk/c6b.vhd:42]
INFO: [Synth 8-638] synthesizing module 'romk' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/btcfpgaminer/trunk/romk.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'romk' (47#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/btcfpgaminer/trunk/romk.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'sha256' (48#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/btcfpgaminer/trunk/sha256.vhd:113]
WARNING: [Synth 8-6014] Unused sequential element sendend_reg was removed.  [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/btcfpgaminer/trunk/control.vhd:379]
WARNING: [Synth 8-6014] Unused sequential element finish_reg was removed.  [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/btcfpgaminer/trunk/control.vhd:424]
INFO: [Synth 8-256] done synthesizing module 'control' (49#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/btcfpgaminer/trunk/control.vhd:17]
	Parameter KEYSIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RSACypher' declared at '/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/BasicRSA/rtl/vhdl/rsacypher.vhd:74' bound to instance 'switchR' of component 'RSACypher' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/multiple_headers/switch_el_bench0.vhd:377]
INFO: [Synth 8-638] synthesizing module 'RSACypher' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/BasicRSA/rtl/vhdl/rsacypher.vhd:87]
	Parameter KEYSIZE bound to: 32 - type: integer 
	Parameter MPWID bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'modmult' declared at '/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/BasicRSA/rtl/vhdl/modmult.vhd:74' bound to instance 'modmultiply' of component 'modmult' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/BasicRSA/rtl/vhdl/rsacypher.vhd:129]
INFO: [Synth 8-638] synthesizing module 'modmult' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/BasicRSA/rtl/vhdl/modmult.vhd:86]
	Parameter MPWID bound to: 32 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'mcreg2_reg' and it is trimmed from '34' to '33' bits. [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/BasicRSA/rtl/vhdl/modmult.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'modmult' (50#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/BasicRSA/rtl/vhdl/modmult.vhd:86]
	Parameter MPWID bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'modmult' declared at '/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/BasicRSA/rtl/vhdl/modmult.vhd:74' bound to instance 'modsqr' of component 'modmult' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/BasicRSA/rtl/vhdl/rsacypher.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'RSACypher' (51#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/BasicRSA/rtl/vhdl/rsacypher.vhd:87]
INFO: [Synth 8-3491] module 'fdct' declared at '/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/fdct.v:62' bound to instance 'switchdct' of component 'fdct' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/multiple_headers/switch_el_bench0.vhd:387]
	Parameter coef_width bound to: 11 - type: integer 
	Parameter di_width bound to: 8 - type: integer 
	Parameter do_width bound to: 12 - type: integer 
WARNING: [Synth 8-3848] Net vec16_ot[7] in module/entity switch_elements0 does not have driver. [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/multiple_headers/switch_el_bench0.vhd:195]
WARNING: [Synth 8-3848] Net vec16_ot[6] in module/entity switch_elements0 does not have driver. [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/multiple_headers/switch_el_bench0.vhd:195]
INFO: [Synth 8-256] done synthesizing module 'switch_elements0' (52#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/multiple_headers/switch_el_bench0.vhd:22]
INFO: [Synth 8-3491] module 'switch_elements0' declared at '/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/multiple_headers/switch_el_bench0.vhd:7' bound to instance 'switch' of component 'switch_elements0' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/multiple_headers/switch_el_benchmaster0.vhd:47]
INFO: [Synth 8-3491] module 'switch_elements0' declared at '/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/multiple_headers/switch_el_bench0.vhd:7' bound to instance 'switch' of component 'switch_elements0' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/multiple_headers/switch_el_benchmaster0.vhd:47]
INFO: [Synth 8-3491] module 'switch_elements0' declared at '/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/multiple_headers/switch_el_bench0.vhd:7' bound to instance 'switch' of component 'switch_elements0' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/multiple_headers/switch_el_benchmaster0.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'switch_elements' (53#1) [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/multiple_headers/switch_el_benchmaster0.vhd:22]
WARNING: [Synth 8-3331] design dctu has unconnected port x[2]
WARNING: [Synth 8-3331] design dctu has unconnected port x[1]
WARNING: [Synth 8-3331] design dctu has unconnected port x[0]
WARNING: [Synth 8-3331] design dctu has unconnected port y[2]
WARNING: [Synth 8-3331] design dctu has unconnected port y[1]
WARNING: [Synth 8-3331] design dctu has unconnected port y[0]
WARNING: [Synth 8-3331] design PID has unconnected port i_wb_adr[1]
WARNING: [Synth 8-3331] design PID has unconnected port i_wb_adr[0]
WARNING: [Synth 8-3331] design ava has unconnected port CPE_HostToPeFifoData_In[35]
WARNING: [Synth 8-3331] design ava has unconnected port CPE_HostToPeFifoData_In[34]
WARNING: [Synth 8-3331] design ava has unconnected port CPE_HostToPeFifoData_In[33]
WARNING: [Synth 8-3331] design ava has unconnected port CPE_HostToPeFifoData_In[32]
WARNING: [Synth 8-3331] design ava has unconnected port CPE_HostToPeFifoData_In[31]
WARNING: [Synth 8-3331] design ava has unconnected port CPE_HostToPeFifoData_In[30]
WARNING: [Synth 8-3331] design ava has unconnected port CPE_HostToPeFifoData_In[29]
WARNING: [Synth 8-3331] design ava has unconnected port CPE_HostToPeFifoData_In[28]
WARNING: [Synth 8-3331] design ava has unconnected port CPE_HostToPeFifoData_In[27]
WARNING: [Synth 8-3331] design ava has unconnected port CPE_HostToPeFifoData_In[26]
WARNING: [Synth 8-3331] design ava has unconnected port CPE_HostToPeFifoData_In[25]
WARNING: [Synth 8-3331] design ava has unconnected port CPE_HostToPeFifoData_In[24]
WARNING: [Synth 8-3331] design ava has unconnected port CPE_HostToPeFifoData_In[23]
WARNING: [Synth 8-3331] design ava has unconnected port CPE_HostToPeFifoData_In[22]
WARNING: [Synth 8-3331] design ava has unconnected port CPE_HostToPeFifoData_In[21]
WARNING: [Synth 8-3331] design ava has unconnected port CPE_HostToPeFifoData_In[20]
WARNING: [Synth 8-3331] design ava has unconnected port CPE_HostToPeFifoData_In[19]
WARNING: [Synth 8-3331] design ava has unconnected port CPE_HostToPeFifoData_In[18]
WARNING: [Synth 8-3331] design ava has unconnected port CPE_HostToPeFifoData_In[17]
WARNING: [Synth 8-3331] design ava has unconnected port CPE_HostToPeFifoData_In[16]
WARNING: [Synth 8-3331] design ava has unconnected port CPE_HostToPeFifoData_In[15]
WARNING: [Synth 8-3331] design ava has unconnected port CPE_HostToPeFifoData_In[14]
WARNING: [Synth 8-3331] design ava has unconnected port CPE_HostToPeFifoData_In[13]
WARNING: [Synth 8-3331] design ava has unconnected port CPE_HostToPeFifoData_In[12]
WARNING: [Synth 8-3331] design ava has unconnected port CPE_HostToPeFifoData_In[11]
WARNING: [Synth 8-3331] design ava has unconnected port CPE_HostToPeFifoData_In[10]
WARNING: [Synth 8-3331] design ava has unconnected port CPE_HostToPeFifoData_In[9]
WARNING: [Synth 8-3331] design ava has unconnected port CPE_HostToPeFifoData_In[8]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[31]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[30]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[29]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[28]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[27]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[26]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[25]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[24]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[23]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[22]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[21]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[20]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[19]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[18]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[17]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[16]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[15]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[14]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[13]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[12]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[11]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[10]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[9]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[8]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[7]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[6]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[5]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[4]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[3]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[2]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2781.312 ; gain = 268.867 ; free physical = 8594 ; free virtual = 22899
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 2799.117 ; gain = 286.672 ; free physical = 8554 ; free virtual = 22925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 2799.117 ; gain = 286.672 ; free physical = 8554 ; free virtual = 22925
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3294.992 ; gain = 1.000 ; free physical = 7831 ; free virtual = 22381
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3370.621 ; gain = 75.629 ; free physical = 7761 ; free virtual = 22326
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:02 ; elapsed = 00:01:08 . Memory (MB): peak = 3370.621 ; gain = 858.176 ; free physical = 8237 ; free virtual = 22862
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-802] inferred FSM for state register 'present_state_reg' in module 'ava'
INFO: [Synth 8-5546] ROM "evaluate_child1_initial" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "evaluate_child0_incrementT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "evaluate_child0_initial" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_min5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_min4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_min3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_min2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_min1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_used_row" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_spare_row" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_dm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "move_child1_to_child0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_pmetrics_from_child0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_quant_input" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reset_onehot_nmax2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "evaluate_child1_incrementT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_encoder_output" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reset_T" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "calc_bm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "evaluate_child1_initial" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "evaluate_child0_incrementT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "evaluate_child0_initial" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_min5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_min4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_min3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_min2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_min1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_used_row" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_spare_row" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_dm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "move_child1_to_child0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_pmetrics_from_child0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_quant_input" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reset_onehot_nmax2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "evaluate_child1_incrementT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_encoder_output" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reset_T" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "calc_bm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/div_uu.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/div_uu.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/div_uu.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/div_uu.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/div_uu.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/div_uu.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/div_uu.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/div_uu.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/div_uu.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/div_uu.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/div_uu.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/div_uu.v:93]
WARNING: [Synth 8-3936] Found unconnected internal register 'q_pipe_reg[11]' and it is trimmed from '12' to '11' bits. [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/div_uu.v:168]
WARNING: [Synth 8-3936] Found unconnected internal register 'q_pipe_reg[10]' and it is trimmed from '12' to '10' bits. [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/div_uu.v:168]
WARNING: [Synth 8-3936] Found unconnected internal register 'q_pipe_reg[9]' and it is trimmed from '12' to '9' bits. [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/div_uu.v:168]
WARNING: [Synth 8-3936] Found unconnected internal register 'q_pipe_reg[8]' and it is trimmed from '12' to '8' bits. [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/div_uu.v:168]
WARNING: [Synth 8-3936] Found unconnected internal register 'q_pipe_reg[7]' and it is trimmed from '12' to '7' bits. [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/div_uu.v:168]
WARNING: [Synth 8-3936] Found unconnected internal register 'q_pipe_reg[6]' and it is trimmed from '12' to '6' bits. [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/div_uu.v:168]
WARNING: [Synth 8-3936] Found unconnected internal register 'q_pipe_reg[5]' and it is trimmed from '12' to '5' bits. [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/div_uu.v:168]
WARNING: [Synth 8-3936] Found unconnected internal register 'q_pipe_reg[4]' and it is trimmed from '12' to '4' bits. [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/div_uu.v:168]
WARNING: [Synth 8-3936] Found unconnected internal register 'q_pipe_reg[3]' and it is trimmed from '12' to '3' bits. [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/div_uu.v:168]
WARNING: [Synth 8-3936] Found unconnected internal register 'q_pipe_reg[2]' and it is trimmed from '12' to '2' bits. [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/div_uu.v:168]
WARNING: [Synth 8-3936] Found unconnected internal register 'q_pipe_reg[1]' and it is trimmed from '12' to '1' bits. [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/div_uu.v:168]
WARNING: [Synth 8-3936] Found unconnected internal register 'd_pipe_reg[12]' and it is trimmed from '25' to '24' bits. [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/div_uu.v:150]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/jpeg_qnr.v:126]
WARNING: [Synth 8-3936] Found unconnected internal register 'rq_reg' and it is trimmed from '13' to '12' bits. [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/jpeg_qnr.v:127]
INFO: [Synth 8-802] inferred FSM for state register 'sState12_reg' in module 'B1'
INFO: [Synth 8-802] inferred FSM for state register 'sState8_reg' in module 'B1'
INFO: [Synth 8-802] inferred FSM for state register 'sState4_reg' in module 'B1'
INFO: [Synth 8-4471] merging register 'md_index_reg[1:0]' into 'mr_index_reg[1:0]' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/pid_controller/RTL/PID.v:232]
INFO: [Synth 8-4471] merging register 'wlb_reg' into 'rlb_reg' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/pid_controller/RTL/PID.v:83]
INFO: [Synth 8-802] inferred FSM for state register 'state_1_reg' in module 'PID'
INFO: [Synth 8-5546] ROM "err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "kpd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mr_index" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "hash" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cmphash" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data5" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data6" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data7" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data8" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data9" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data10" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data11" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data12" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data13" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data14" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data15" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data16" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data17" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data18" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data19" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "difficulty" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataout" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             reset_state | 00000000000000000000000000000000000001 |                           000000
                   read1 | 00000000000000000000000000000000000010 |                           010110
                   read2 | 00000000000000000000000000000000000100 |                           010111
                      s1 | 00000000000000000000000000000000001000 |                           000001
                      s2 | 00000000000000000000000000000000010000 |                           000010
                      s3 | 00000000000000000000000000000000100000 |                           000011
         evaluate_child0 | 00000000000000000000000000000001000000 |                           010001
         evaluate_child1 | 00000000000000000000000000000010000000 |                           010010
                  dummy1 | 00000000000000000000000000000100000000 |                           011100
          evaluate_count | 00000000000000000000000000001000000000 |                           000100
                  dummy0 | 00000000000000000000000000010000000000 |                           011101
    evaluate_child0_inct | 00000000000000000000000000100000000000 |                           010011
    evaluate_child1_inct | 00000000000000000000000001000000000000 |                           010100
              sort_step1 | 00000000000000000000000010000000000000 |                           000101
              sort_step2 | 00000000000000000000000100000000000000 |                           000110
              sort_step3 | 00000000000000000000001000000000000000 |                           100001
              sort_step4 | 00000000000000000000010000000000000000 |                           100010
              sort_step5 | 00000000000000000000100000000000000000 |                           100011
             evaluate_dm | 00000000000000000001000000000000000000 |                           000111
                      s7 | 00000000000000000010000000000000000000 |                           001000
                  dummy2 | 00000000000000000100000000000000000000 |                           011110
                      s8 | 00000000000000001000000000000000000000 |                           001001
                  dummy3 | 00000000000000010000000000000000000000 |                           011111
      assign_child1_test | 00000000000000100000000000000000000000 |                           010101
     assign_child1_step1 | 00000000000001000000000000000000000000 |                           001010
     assign_child1_step2 | 00000000000010000000000000000000000000 |                           011000
     assign_child1_step3 | 00000000000100000000000000000000000000 |                           011011
                  dummy8 | 00000000001000000000000000000000000000 |                           011010
     assign_child1_step4 | 00000000010000000000000000000000000000 |                           011001
                 dummy10 | 00000000100000000000000000000000000000 |                           100101
                  dummy9 | 00000001000000000000000000000000000000 |                           100100
                  dummy4 | 00000010000000000000000000000000000000 |                           010000
              fifo_write | 00000100000000000000000000000000000000 |                           001100
        increment_column | 00001000000000000000000000000000000000 |                           001111
                  dummy5 | 00010000000000000000000000000000000000 |                           001110
          complete_write | 00100000000000000000000000000000000000 |                           001011
                  dummy6 | 01000000000000000000000000000000000000 |                           100000
                  dummy7 | 10000000000000000000000000000000000000 |                           001101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'present_state_reg' using encoding 'one-hot' in module 'ava'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_sNextState12_reg' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/GH09/glue.vhdl:159]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_sNextState12_reg' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/GH09/glue.vhdl:159]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                              000 |                              000
                    idle |                              001 |                              001
                 waiting |                              010 |                              010
             processslow |                              011 |                              100
             processfast |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sState12_reg' using encoding 'sequential' in module 'B1'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_sNextState12_reg' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/GH09/glue.vhdl:159]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_sNextState8_reg' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/GH09/glue.vhdl:160]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_sNextState8_reg' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/GH09/glue.vhdl:160]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                              000 |                              000
                    idle |                              001 |                              001
                 waiting |                              010 |                              010
             processslow |                              011 |                              100
             processfast |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sState8_reg' using encoding 'sequential' in module 'B1'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_sNextState8_reg' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/GH09/glue.vhdl:160]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_sNextState4_reg' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/GH09/glue.vhdl:161]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_sNextState4_reg' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/GH09/glue.vhdl:161]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                              000 |                              000
                    idle |                              001 |                              001
                 waiting |                              010 |                              010
             processslow |                              011 |                              100
             processfast |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sState4_reg' using encoding 'sequential' in module 'B1'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_sNextState4_reg' [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/GH09/glue.vhdl:161]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 iSTATE7 |                       0000000001 |                       0000000001
                 iSTATE3 |                       0000000010 |                       0000000010
                 iSTATE1 |                       0000000100 |                       0000000100
                  iSTATE |                       0000001000 |                       0000001000
                 iSTATE6 |                       0000010000 |                       0000010000
                 iSTATE8 |                       0000100000 |                       0000100000
                 iSTATE4 |                       0001000000 |                       0001000000
                 iSTATE2 |                       0010000000 |                       0010000000
                 iSTATE0 |                       0100000000 |                       0100000000
                 iSTATE5 |                       1000000000 |                       1000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_1_reg' in module 'PID'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:27 ; elapsed = 00:01:37 . Memory (MB): peak = 3370.621 ; gain = 858.176 ; free physical = 6097 ; free virtual = 20817
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |dct                     |           2|      9838|
|2     |zigzag__1__GU           |           1|      1526|
|3     |jpeg_encoder__GC0       |           1|      3344|
|4     |control__GB0            |           1|     41028|
|5     |control__GB1            |           1|     31832|
|6     |zigzag__GU              |           1|      1526|
|7     |switch_elements0__GCBM0 |           1|     33394|
|8     |switch_elements0__GCBM1 |           1|     25372|
|9     |switch_elements__GC0    |           1|       128|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 8     
	   3 Input     34 Bit       Adders := 16    
	   3 Input     33 Bit       Adders := 8     
	   2 Input     32 Bit       Adders := 68    
	   4 Input     32 Bit       Adders := 4     
	   5 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 4     
	   3 Input     25 Bit       Adders := 48    
	   2 Input     24 Bit       Adders := 8     
	  25 Input     18 Bit       Adders := 4     
	   2 Input     13 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 16    
	   2 Input     11 Bit       Adders := 8     
	   2 Input      8 Bit       Adders := 8     
	   2 Input      6 Bit       Adders := 412   
	   3 Input      6 Bit       Adders := 96    
	   2 Input      4 Bit       Adders := 28    
	   2 Input      3 Bit       Adders := 4     
+---XORs : 
	   2 Input     48 Bit         XORs := 192   
	  10 Input     36 Bit         XORs := 4     
	   2 Input     34 Bit         XORs := 4     
	   3 Input     32 Bit         XORs := 20    
	   2 Input     32 Bit         XORs := 197   
	   6 Input     28 Bit         XORs := 4     
	   3 Input      6 Bit         XORs := 4     
	   3 Input      4 Bit         XORs := 4     
	   6 Input      4 Bit         XORs := 4     
	   2 Input      4 Bit         XORs := 8     
	   3 Input      3 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 1808  
	   9 Input      1 Bit         XORs := 96    
	   3 Input      1 Bit         XORs := 976   
	   4 Input      1 Bit         XORs := 7316  
+---Registers : 
	              512 Bit    Registers := 4     
	              256 Bit    Registers := 12    
	               64 Bit    Registers := 24    
	               56 Bit    Registers := 396   
	               36 Bit    Registers := 12    
	               34 Bit    Registers := 24    
	               32 Bit    Registers := 658   
	               28 Bit    Registers := 128   
	               25 Bit    Registers := 220   
	               24 Bit    Registers := 156   
	               19 Bit    Registers := 640   
	               18 Bit    Registers := 4     
	               16 Bit    Registers := 44    
	               14 Bit    Registers := 4     
	               13 Bit    Registers := 4     
	               12 Bit    Registers := 584   
	               11 Bit    Registers := 8     
	               10 Bit    Registers := 484   
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 224   
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 900   
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 132   
	                3 Bit    Registers := 60    
	                2 Bit    Registers := 252   
	                1 Bit    Registers := 328   
+---ROMs : 
	                              ROMs := 384   
+---Muxes : 
	   2 Input    512 Bit        Muxes := 4     
	  10 Input    256 Bit        Muxes := 8     
	 110 Input    256 Bit        Muxes := 4     
	   2 Input     56 Bit        Muxes := 8     
	  38 Input     38 Bit        Muxes := 4     
	   2 Input     38 Bit        Muxes := 64    
	  38 Input     36 Bit        Muxes := 4     
	   2 Input     36 Bit        Muxes := 52    
	   2 Input     35 Bit        Muxes := 512   
	   2 Input     34 Bit        Muxes := 32    
	   2 Input     33 Bit        Muxes := 8     
	  64 Input     32 Bit        Muxes := 16    
	 110 Input     32 Bit        Muxes := 76    
	   2 Input     32 Bit        Muxes := 368   
	   4 Input     32 Bit        Muxes := 8     
	  23 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 4     
	  12 Input     32 Bit        Muxes := 4     
	  11 Input     32 Bit        Muxes := 16    
	   2 Input     31 Bit        Muxes := 4     
	   2 Input     25 Bit        Muxes := 48    
	   2 Input     24 Bit        Muxes := 532   
	   3 Input     24 Bit        Muxes := 4     
	   2 Input     23 Bit        Muxes := 4     
	   2 Input     22 Bit        Muxes := 4     
	   2 Input     21 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     17 Bit        Muxes := 36    
	   2 Input     16 Bit        Muxes := 36    
	  11 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 8     
	   2 Input     15 Bit        Muxes := 4     
	   2 Input     14 Bit        Muxes := 4     
	   2 Input     13 Bit        Muxes := 8     
	   2 Input     12 Bit        Muxes := 520   
	   2 Input     11 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 384   
	  11 Input     10 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 12    
	   2 Input      6 Bit        Muxes := 1864  
	   4 Input      6 Bit        Muxes := 192   
	  24 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 4     
	  32 Input      5 Bit        Muxes := 4     
	  11 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 36    
	  12 Input      4 Bit        Muxes := 4     
	  17 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 112   
	   5 Input      3 Bit        Muxes := 24    
	   2 Input      2 Bit        Muxes := 4     
	  11 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14344 
	  16 Input      1 Bit        Muxes := 8     
	  34 Input      1 Bit        Muxes := 4     
	  17 Input      1 Bit        Muxes := 4     
	  24 Input      1 Bit        Muxes := 8     
	  25 Input      1 Bit        Muxes := 112   
	  38 Input      1 Bit        Muxes := 80    
	   6 Input      1 Bit        Muxes := 20    
	  11 Input      1 Bit        Muxes := 72    
	   5 Input      1 Bit        Muxes := 72    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lpm_mult 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module lpm_mult__63 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__63 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module lpm_mult__62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__62 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module lpm_mult__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__61 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module lpm_mult__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__60 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	  64 Input     32 Bit        Muxes := 1     
Module lpm_mult__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__59 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module lpm_mult__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__58 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module lpm_mult__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__57 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module lpm_mult__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__56 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module lpm_mult__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__55 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module lpm_mult__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__54 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module lpm_mult__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__53 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module lpm_mult__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__52 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module lpm_mult__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__51 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module lpm_mult__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__50 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module lpm_mult__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__49 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module lpm_mult__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__48 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module lpm_mult__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__47 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module lpm_mult__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__46 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module lpm_mult__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__45 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module lpm_mult__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__44 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module lpm_mult__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__43 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized20 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module lpm_mult__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__42 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module lpm_mult__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__41 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module lpm_mult__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__40 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module lpm_mult__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__39 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized24 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module lpm_mult__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__38 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module lpm_mult__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__37 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized26 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module lpm_mult__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__36 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module lpm_mult__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__35 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized28 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module lpm_mult__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__34 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized29 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module lpm_mult__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__33 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized30 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module lpm_mult__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__32 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	  64 Input     32 Bit        Muxes := 1     
Module lpm_mult__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__31 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized32 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module lpm_mult__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__30 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized33 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module lpm_mult__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__29 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized34 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module lpm_mult__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__28 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized35 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module lpm_mult__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__27 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized36 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module lpm_mult__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__26 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized37 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module lpm_mult__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__25 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized38 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module lpm_mult__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__24 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized39 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module lpm_mult__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__23 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized40 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module lpm_mult__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__22 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized41 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module lpm_mult__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__21 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized42 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module lpm_mult__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__20 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized43 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module lpm_mult__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__19 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized44 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module lpm_mult__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__18 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized45 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module lpm_mult__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__17 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized46 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module lpm_mult__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__16 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized47 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module lpm_mult__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__15 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized48 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module lpm_mult__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__14 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized49 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module lpm_mult__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__13 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized50 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module lpm_mult__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__12 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized51 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module lpm_mult__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__11 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized52 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module lpm_mult__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__10 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized53 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module lpm_mult__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__9 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized54 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module lpm_mult__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__8 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized55 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module lpm_mult__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__7 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized56 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module lpm_mult__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__6 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized57 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module lpm_mult__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__5 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized58 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module lpm_mult__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__4 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized59 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module lpm_mult__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__3 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized60 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module lpm_mult__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__2 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized61 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module lpm_mult__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module dct_mac__1 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module dctu__parameterized62 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module dct 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module zigzag__1__GU 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 64    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 63    
Module div_uu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 12    
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 23    
	               24 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 12    
	   2 Input     24 Bit        Muxes := 1     
Module div_su 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
Module jpeg_qnr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module jpeg_rle1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module jpeg_rzs__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module jpeg_rzs__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module jpeg_rzs__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module jpeg_rzs 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module jpeg_rle 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module jpeg_encoder 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module c4b 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module c6b 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      6 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module sha256 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 5     
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 10    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 17    
+---Registers : 
	              256 Bit    Registers := 3     
	               32 Bit    Registers := 44    
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	  10 Input    256 Bit        Muxes := 2     
	 110 Input    256 Bit        Muxes := 1     
	 110 Input     32 Bit        Muxes := 19    
	   2 Input     32 Bit        Muxes := 72    
	   4 Input     32 Bit        Muxes := 2     
	  23 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  32 Input      5 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
	  16 Input      1 Bit        Muxes := 2     
	  34 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 1     
Module zigzag__GU 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 64    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 63    
Module ava 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 99    
	   3 Input      6 Bit       Adders := 24    
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   9 Input      1 Bit         XORs := 24    
	   2 Input      1 Bit         XORs := 24    
	   3 Input      1 Bit         XORs := 24    
+---Registers : 
	               36 Bit    Registers := 1     
	               24 Bit    Registers := 37    
	               10 Bit    Registers := 120   
	                6 Bit    Registers := 195   
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 48    
	                1 Bit    Registers := 2     
+---Muxes : 
	  38 Input     38 Bit        Muxes := 1     
	   2 Input     38 Bit        Muxes := 16    
	  38 Input     36 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 13    
	   2 Input     24 Bit        Muxes := 131   
	   3 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 96    
	   2 Input      6 Bit        Muxes := 462   
	   4 Input      6 Bit        Muxes := 48    
	  24 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1202  
	  24 Input      1 Bit        Muxes := 2     
	  25 Input      1 Bit        Muxes := 28    
	  38 Input      1 Bit        Muxes := 20    
Module partial_product_gen__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module partial_product_gen__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module partial_product_gen__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module partial_product_gen__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module partial_product_gen__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module partial_product_gen__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module partial_product_gen__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module partial_product_gen 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module full_adder__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module full_adder__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module compressor42__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module full_adder__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module compressor42__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compressor42__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compressor42__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compressor42__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compressor42__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module full_adder__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module compressor42__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compressor42__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module full_adder__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module compressor42__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module full_adder__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module compressor42__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module full_adder__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module compressor42__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module full_adder__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module compressor42__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compressor42__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compressor42__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compressor42__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compressor42__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compressor42__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module full_adder__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module full_adder__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module full_adder__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module full_adder__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module full_adder__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module full_adder__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module full_adder__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module compressor42__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module full_adder__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module full_adder__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module compressor42__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compressor42__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compressor42__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compressor42__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compressor42__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compressor42__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compressor42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module full_adder__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module full_adder__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module full_adder__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module full_adder__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module full_adder__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module full_adder__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module full_adder__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module full_adder__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module full_adder__26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module full_adder__27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module full_adder__28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module full_adder__29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module full_adder__30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module full_adder__31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module full_adder__32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module full_adder__33 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module full_adder__34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module full_adder__35 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module full_adder__36 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module full_adder__37 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module full_adder__38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module full_adder__39 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module half_adder__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module half_adder__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module half_adder__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module half_adder__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module half_adder__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module half_adder__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module half_adder__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module half_adder__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module half_adder__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module half_adder__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module half_adder__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module half_adder__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module half_adder__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module full_adder__40 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module half_adder__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module full_adder__41 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module half_adder__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module full_adder__42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module half_adder__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module full_adder__43 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module half_adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module full_adder__44 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module full_adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module operator_A__63 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__62 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__61 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__60 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__59 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__58 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__57 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__56 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__55 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__54 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__53 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__52 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__51 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__50 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__49 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__48 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__47 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__46 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__45 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__44 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__43 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__41 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__40 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__39 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__37 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__36 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__35 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__33 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module adder_32bit__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
Module multiplier_16x16bit_pipelined 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 13    
	                1 Bit    Registers := 6     
Module operator_A__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A__31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module operator_A 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module adder_32bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
Module PID 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 8     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	  11 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 1     
	  11 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 2     
	  11 Input     10 Bit        Muxes := 1     
	  11 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   6 Input      1 Bit        Muxes := 5     
	  11 Input      1 Bit        Muxes := 18    
Module fir_filter 
Detailed RTL Component Info : 
+---Adders : 
	  25 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                8 Bit    Registers := 50    
Module modmult__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
	   3 Input     34 Bit       Adders := 2     
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 3     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 4     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module modmult 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
	   3 Input     34 Bit       Adders := 2     
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 3     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 4     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module RSACypher 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module key_sel__1 
Detailed RTL Component Info : 
+---Registers : 
	               56 Bit    Registers := 15    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 768   
Module crp__31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     48 Bit         XORs := 1     
Module crp__30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     48 Bit         XORs := 1     
Module crp__29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     48 Bit         XORs := 1     
Module crp__28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     48 Bit         XORs := 1     
Module crp__27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     48 Bit         XORs := 1     
Module crp__26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     48 Bit         XORs := 1     
Module crp__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     48 Bit         XORs := 1     
Module crp__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     48 Bit         XORs := 1     
Module crp__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     48 Bit         XORs := 1     
Module crp__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     48 Bit         XORs := 1     
Module crp__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     48 Bit         XORs := 1     
Module crp__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     48 Bit         XORs := 1     
Module crp__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     48 Bit         XORs := 1     
Module crp__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     48 Bit         XORs := 1     
Module crp__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     48 Bit         XORs := 1     
Module crp__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     48 Bit         XORs := 1     
Module des__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 16    
+---Registers : 
	               64 Bit    Registers := 2     
	               56 Bit    Registers := 1     
	               32 Bit    Registers := 30    
Module key_sel__2 
Detailed RTL Component Info : 
+---Registers : 
	               56 Bit    Registers := 15    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 768   
Module crp__47 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     48 Bit         XORs := 1     
Module crp__46 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     48 Bit         XORs := 1     
Module crp__45 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     48 Bit         XORs := 1     
Module crp__44 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     48 Bit         XORs := 1     
Module crp__43 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     48 Bit         XORs := 1     
Module crp__42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     48 Bit         XORs := 1     
Module crp__41 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     48 Bit         XORs := 1     
Module crp__40 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     48 Bit         XORs := 1     
Module crp__39 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     48 Bit         XORs := 1     
Module crp__38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     48 Bit         XORs := 1     
Module crp__37 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     48 Bit         XORs := 1     
Module crp__36 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     48 Bit         XORs := 1     
Module crp__35 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     48 Bit         XORs := 1     
Module crp__34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     48 Bit         XORs := 1     
Module crp__33 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     48 Bit         XORs := 1     
Module crp__32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     48 Bit         XORs := 1     
Module des__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 16    
+---Registers : 
	               64 Bit    Registers := 2     
	               56 Bit    Registers := 1     
	               32 Bit    Registers := 30    
Module key_sel 
Detailed RTL Component Info : 
+---Registers : 
	               56 Bit    Registers := 15    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 768   
Module crp__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     48 Bit         XORs := 1     
Module crp__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     48 Bit         XORs := 1     
Module crp__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     48 Bit         XORs := 1     
Module crp__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     48 Bit         XORs := 1     
Module crp__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     48 Bit         XORs := 1     
Module crp__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     48 Bit         XORs := 1     
Module crp__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     48 Bit         XORs := 1     
Module crp__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     48 Bit         XORs := 1     
Module crp__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     48 Bit         XORs := 1     
Module crp__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     48 Bit         XORs := 1     
Module crp__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     48 Bit         XORs := 1     
Module crp__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     48 Bit         XORs := 1     
Module crp__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     48 Bit         XORs := 1     
Module crp__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     48 Bit         XORs := 1     
Module crp__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     48 Bit         XORs := 1     
Module crp 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     48 Bit         XORs := 1     
Module des 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 16    
+---Registers : 
	               64 Bit    Registers := 2     
	               56 Bit    Registers := 1     
	               32 Bit    Registers := 30    
Module des3 
Detailed RTL Component Info : 
+---Registers : 
	               56 Bit    Registers := 51    
+---Muxes : 
	   2 Input     56 Bit        Muxes := 2     
Module B1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 27    
	   5 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 6     
Module rng_width512_taps4 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 457   
	   2 Input      1 Bit         XORs := 23    
	   3 Input      1 Bit         XORs := 55    
Module rng_width512_taps4__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 457   
	   2 Input      1 Bit         XORs := 23    
	   3 Input      1 Bit         XORs := 55    
Module rng_width512_taps4__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 457   
	   2 Input      1 Bit         XORs := 23    
	   3 Input      1 Bit         XORs := 55    
Module rng_width512_taps4__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 457   
	   2 Input      1 Bit         XORs := 23    
	   3 Input      1 Bit         XORs := 55    
Module top_level 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
Module switch_elements0 
Detailed RTL Component Info : 
+---XORs : 
	  10 Input     36 Bit         XORs := 1     
	   2 Input     34 Bit         XORs := 1     
	   6 Input     28 Bit         XORs := 1     
	   6 Input      4 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 2     
	   3 Input      3 Bit         XORs := 1     
+---Registers : 
	               36 Bit    Registers := 2     
	               32 Bit    Registers := 1     
Module switch_elements 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B2)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B2)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B2)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B2)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B2)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B2)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B2)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B2)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B2)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B2)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B2)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B2)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B2)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B2)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B2)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: Generating DSP macu/mult_res_reg, operation Mode is: (C+A*B)'.
DSP Report: register macu/mult_res_reg is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
DSP Report: operator macu/lpm_mult_component/res_sig is absorbed into DSP macu/mult_res_reg.
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[31]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[30]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[29]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[28]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[27]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[26]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[25]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[24]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[23]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[22]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[21]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[20]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[19]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[18]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[17]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[16]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[15]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[14]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[13]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[12]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[11]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[10]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[9]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[8]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[7]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[6]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[5]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[4]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[3]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[2]
WARNING: [Synth 8-3331] design switch_elements has unconnected port enable_i[1]
INFO: [Synth 8-3886] merging instance 'dct:/dct_block_4/dct_unit_0/coef_reg[30]' (FDE) to 'dct:/dct_block_4/dct_unit_0/coef_reg[31]'
INFO: [Synth 8-3886] merging instance 'dct:/dct_block_0/dct_unit_4/coef_reg[30]' (FDE) to 'dct:/dct_block_0/dct_unit_4/coef_reg[31]'
INFO: [Synth 8-3886] merging instance 'dct:/dct_block_0/dct_unit_0/coef_reg[21]' (FDRE) to 'dct:/dct_block_0/dct_unit_0/coef_reg[31]'
INFO: [Synth 8-3886] merging instance 'dct:/dct_block_0/dct_unit_0/coef_reg[20]' (FDRE) to 'dct:/dct_block_0/dct_unit_0/coef_reg[31]'
INFO: [Synth 8-3886] merging instance 'dct:/dct_block_0/dct_unit_0/coef_reg[19]' (FDRE) to 'dct:/dct_block_0/dct_unit_0/coef_reg[31]'
INFO: [Synth 8-3886] merging instance 'dct:/dct_block_0/dct_unit_0/coef_reg[18]' (FDRE) to 'dct:/dct_block_0/dct_unit_0/coef_reg[31]'
INFO: [Synth 8-3886] merging instance 'dct:/dct_block_0/dct_unit_0/coef_reg[17]' (FDRE) to 'dct:/dct_block_0/dct_unit_0/coef_reg[31]'
INFO: [Synth 8-3886] merging instance 'dct:/dct_block_0/dct_unit_0/coef_reg[16]' (FDRE) to 'dct:/dct_block_0/dct_unit_0/coef_reg[31]'
INFO: [Synth 8-3886] merging instance 'dct:/dct_block_0/dct_unit_0/coef_reg[15]' (FDRE) to 'dct:/dct_block_0/dct_unit_0/coef_reg[31]'
INFO: [Synth 8-3886] merging instance 'dct:/dct_block_0/dct_unit_0/coef_reg[14]' (FDRE) to 'dct:/dct_block_0/dct_unit_0/coef_reg[31]'
INFO: [Synth 8-3886] merging instance 'dct:/dct_block_0/dct_unit_0/coef_reg[13]' (FDRE) to 'dct:/dct_block_0/dct_unit_0/coef_reg[31]'
INFO: [Synth 8-3886] merging instance 'dct:/dct_block_0/dct_unit_0/coef_reg[12]' (FDRE) to 'dct:/dct_block_0/dct_unit_0/coef_reg[31]'
INFO: [Synth 8-3886] merging instance 'dct:/dct_block_0/dct_unit_0/coef_reg[11]' (FDRE) to 'dct:/dct_block_0/dct_unit_0/coef_reg[31]'
INFO: [Synth 8-3886] merging instance 'dct:/dct_block_0/dct_unit_0/coef_reg[10]' (FDRE) to 'dct:/dct_block_0/dct_unit_0/coef_reg[31]'
INFO: [Synth 8-3886] merging instance 'dct:/dct_block_0/dct_unit_0/coef_reg[9]' (FDRE) to 'dct:/dct_block_0/dct_unit_0/coef_reg[31]'
INFO: [Synth 8-3886] merging instance 'dct:/dct_block_0/dct_unit_0/coef_reg[8]' (FDRE) to 'dct:/dct_block_0/dct_unit_0/coef_reg[31]'
INFO: [Synth 8-3886] merging instance 'dct:/dct_block_0/dct_unit_0/coef_reg[7]' (FDRE) to 'dct:/dct_block_0/dct_unit_0/coef_reg[31]'
INFO: [Synth 8-3886] merging instance 'dct:/dct_block_0/dct_unit_0/coef_reg[6]' (FDRE) to 'dct:/dct_block_0/dct_unit_0/coef_reg[31]'
INFO: [Synth 8-3886] merging instance 'dct:/dct_block_0/dct_unit_0/coef_reg[5]' (FDRE) to 'dct:/dct_block_0/dct_unit_0/coef_reg[31]'
INFO: [Synth 8-3886] merging instance 'dct:/dct_block_0/dct_unit_0/coef_reg[4]' (FDRE) to 'dct:/dct_block_0/dct_unit_0/coef_reg[31]'
INFO: [Synth 8-3886] merging instance 'dct:/dct_block_0/dct_unit_0/coef_reg[3]' (FDRE) to 'dct:/dct_block_0/dct_unit_0/coef_reg[31]'
INFO: [Synth 8-3886] merging instance 'dct:/dct_block_0/dct_unit_0/coef_reg[2]' (FDRE) to 'dct:/dct_block_0/dct_unit_0/coef_reg[31]'
INFO: [Synth 8-3886] merging instance 'dct:/dct_block_0/dct_unit_0/coef_reg[1]' (FDRE) to 'dct:/dct_block_0/dct_unit_0/coef_reg[31]'
INFO: [Synth 8-3886] merging instance 'dct:/dct_block_0/dct_unit_0/coef_reg[0]' (FDRE) to 'dct:/dct_block_0/dct_unit_0/coef_reg[31]'
INFO: [Synth 8-3886] merging instance 'dct:/dct_block_0/dct_unit_0/coef_reg[22]' (FDRE) to 'dct:/dct_block_0/dct_unit_0/coef_reg[31]'
INFO: [Synth 8-3886] merging instance 'dct:/dct_block_0/dct_unit_0/coef_reg[23]' (FDRE) to 'dct:/dct_block_0/dct_unit_0/coef_reg[31]'
INFO: [Synth 8-3886] merging instance 'dct:/dct_block_0/dct_unit_0/coef_reg[24]' (FDRE) to 'dct:/dct_block_0/dct_unit_0/coef_reg[31]'
INFO: [Synth 8-3886] merging instance 'dct:/dct_block_0/dct_unit_0/coef_reg[25]' (FDRE) to 'dct:/dct_block_0/dct_unit_0/coef_reg[31]'
INFO: [Synth 8-3886] merging instance 'dct:/dct_block_0/dct_unit_0/coef_reg[26]' (FDRE) to 'dct:/dct_block_0/dct_unit_0/coef_reg[31]'
INFO: [Synth 8-3886] merging instance 'dct:/dct_block_0/dct_unit_0/coef_reg[27]' (FDRE) to 'dct:/dct_block_0/dct_unit_0/coef_reg[31]'
INFO: [Synth 8-3886] merging instance 'dct:/dct_block_0/dct_unit_0/coef_reg[28]' (FDRE) to 'dct:/dct_block_0/dct_unit_0/coef_reg[31]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dct:/\dct_block_0/dct_unit_0/coef_reg[29] )
INFO: [Synth 8-3886] merging instance 'dct:/dct_block_0/dct_unit_0/coef_reg[30]' (FDRE) to 'dct:/dct_block_0/dct_unit_0/coef_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dct:/\dct_block_0/dct_unit_0/coef_reg[31] )
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/iz_reg[12]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/s_pipe_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/iz_reg[13]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/s_pipe_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/iz_reg[14]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/s_pipe_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/iz_reg[15]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/s_pipe_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/iz_reg[16]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/s_pipe_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/iz_reg[17]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/s_pipe_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/iz_reg[18]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/s_pipe_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/iz_reg[19]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/s_pipe_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/iz_reg[20]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/s_pipe_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/iz_reg[21]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/s_pipe_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/iz_reg[22]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/s_pipe_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/iz_reg[23]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/s_pipe_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[1][20]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/s_pipe_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[1][21]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/s_pipe_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[1][22]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/s_pipe_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[1][23]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/s_pipe_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[1][24]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/s_pipe_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[1][0]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/s_pipe_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[1][1]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/s_pipe_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/s_pipe_reg[1][0]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[1][2]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[1][3]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[1][4]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[1][5]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[1][6]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[1][7]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[1][8]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[1][9]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[1][10]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[1][11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/\activity_blocks[0].switchtjpgi_2 /\qnr/divider/divider/d_pipe_reg[1][11] )
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[2][20]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[2][21]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[2][22]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[2][23]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[2][24]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[2][0]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[2][1]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[2][2]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[2][3]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[2][4]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[2][5]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[2][6]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[2][7]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[2][8]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[2][9]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[2][10]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[2][11]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[3][20]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[3][24]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[3][21]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[3][24]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[3][22]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[3][24]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[3][23]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[3][24]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[3][24]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[3][11]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[3][0]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[3][11]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[3][1]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[3][11]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[3][2]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[3][11]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[3][3]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[3][11]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[3][4]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[3][11]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[3][5]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[3][11]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[3][6]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[3][11]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[3][7]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[3][11]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[3][8]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[3][11]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[3][9]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[3][11]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[3][10]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[3][11]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[4][20]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[4][24]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[4][21]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[4][24]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[4][22]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[4][24]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[4][23]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[4][24]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[4][24]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[4][11]'
INFO: [Synth 8-3886] merging instance 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[4][0]' (FDE) to 'switch_elements0:/activity_blocks[0].switchtjpgi_2/qnr/divider/divider/d_pipe_reg[4][11]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/\activity_blocks[0].switchtjpgi_2 /\qnr/divider/divider/d_pipe_reg[1][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/\activity_blocks[0].switchtjpgi_2 /\qnr/divider/divider/d_pipe_reg[1][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/\activity_blocks[0].switchtjpgi_2 /\qnr/divider/divider/d_pipe_reg[1][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/\activity_blocks[0].switchtjpgi_2 /\qnr/divider/divider/d_pipe_reg[1][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/\activity_blocks[0].switchtjpgi_2 /\qnr/divider/divider/d_pipe_reg[1][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/\activity_blocks[0].switchtjpgi_2 /\qnr/divider/divider/d_pipe_reg[1][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/\activity_blocks[0].switchtjpgi_2 /\qnr/divider/divider/d_pipe_reg[1][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/\activity_blocks[0].switchtjpgi_2 /\qnr/divider/divider/d_pipe_reg[1][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/\activity_blocks[0].switchtjpgi_2 /\qnr/divider/divider/d_pipe_reg[1][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/\activity_blocks[0].switchtjpgi_2 /\qnr/divider/divider/d_pipe_reg[1][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_0/\activity_blocks[0].switch /\row1_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_0/\activity_blocks[0].switch /\row1_reg[11][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_0/\activity_blocks[0].switch /\row1_reg[5][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_0/\activity_blocks[0].switch /\row1_reg[6][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_0/\activity_blocks[0].switch /\row1_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_0/\activity_blocks[0].switch /\row1_reg[10][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_0/\activity_blocks[0].switch /\row1_reg[4][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_0/\activity_blocks[0].switch /\row1_reg[7][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_0/\activity_blocks[0].switch /\row1_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_0/\activity_blocks[0].switch /\row1_reg[9][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_0/\activity_blocks[0].switch /\row1_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_0/\activity_blocks[0].switch /\row1_reg[8][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_0/\activity_blocks[0].switchR/modsqr/modreg2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_0/\activity_blocks[0].switch /\next_state0_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_0/\activity_blocks[0].switch /\next_state0_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_0/\activity_blocks[0].switch /\next_state0_reg[2][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_0/\activity_blocks[0].switch /\next_state0_reg[3][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_0/\activity_blocks[0].switch /\next_state0_reg[4][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_0/\activity_blocks[0].switch /\next_state0_reg[5][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_0/\activity_blocks[0].switch /\next_state0_reg[6][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_0/\activity_blocks[0].switch /\next_state0_reg[7][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_0/\activity_blocks[0].switch /\next_state0_reg[8][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_0/\activity_blocks[0].switch /\next_state0_reg[9][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_0/\activity_blocks[0].switch /\next_state0_reg[10][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_0/\activity_blocks[0].switch /\next_state0_reg[11][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_0/\activity_blocks[0].switch /\next_state0_reg[12][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_0/\activity_blocks[0].switch /\next_state0_reg[13][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_0/\activity_blocks[0].switch /\next_state0_reg[14][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_0/\activity_blocks[0].switch /\next_state0_reg[15][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_0/\activity_blocks[0].switch /\next_state0_reg[16][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_0/\activity_blocks[0].switch /\next_state0_reg[17][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_0/\activity_blocks[0].switch /\next_state0_reg[18][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_0/\activity_blocks[0].switch /\next_state0_reg[19][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_0/\activity_blocks[0].switch /\next_state0_reg[20][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_0/\activity_blocks[0].switch /\next_state0_reg[21][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_0/\activity_blocks[0].switch /\next_state0_reg[22][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_0/\activity_blocks[0].switch /\next_state0_reg[23][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_0/\activity_blocks[0].switchR/modmultiply/modreg2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_0/\activity_blocks[0].switchR/count_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_1/\activity_blocks[0].switchdes/key_b_r_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_1/\activity_blocks[0].switchdes/key_b_r_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_1/\activity_blocks[0].switchdes/key_b_r_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_1/\activity_blocks[0].switchdes/key_b_r_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_1/\activity_blocks[0].switchdes/key_b_r_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_1/\activity_blocks[0].switchdes/key_b_r_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_1/\activity_blocks[0].switchdes/key_b_r_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_1/\activity_blocks[0].switchdes/key_b_r_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_1/\activity_blocks[0].switchdes/key_b_r_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_1/\activity_blocks[0].switchdes/key_b_r_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_1/\activity_blocks[0].switchdes/key_b_r_reg[1][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_1/\activity_blocks[0].switchdes/key_b_r_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_1/\activity_blocks[0].switchdes/key_b_r_reg[1][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_1/\activity_blocks[0].switchdes/key_b_r_reg[1][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_1/\activity_blocks[0].switchdes/key_b_r_reg[1][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_1/\activity_blocks[0].switchdes/key_b_r_reg[1][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_1/\activity_blocks[0].switchdes/key_b_r_reg[1][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_1/\activity_blocks[0].switchdes/key_b_r_reg[1][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_1/\activity_blocks[0].switchdes/key_b_r_reg[1][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_1/\activity_blocks[0].switchdes/key_b_r_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_1/\activity_blocks[0].switchdes/key_b_r_reg[2][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_1/\activity_blocks[0].switchdes/key_b_r_reg[2][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_1/\activity_blocks[0].switchdes/key_b_r_reg[2][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_1/\activity_blocks[0].switchdes/key_b_r_reg[2][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_1/\activity_blocks[0].switchdes/key_b_r_reg[2][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_1/\activity_blocks[0].switchdes/key_b_r_reg[2][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_1/\activity_blocks[0].switchdes/key_b_r_reg[2][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_1/\activity_blocks[0].switchdes/key_b_r_reg[2][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_1/\activity_blocks[0].switchdes/key_b_r_reg[2][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_1/\activity_blocks[0].switchdes/key_b_r_reg[2][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_1/\activity_blocks[0].switchdes/key_b_r_reg[3][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_1/\activity_blocks[0].switchdes/key_b_r_reg[3][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_1/\activity_blocks[0].switchdes/key_b_r_reg[3][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_1/\activity_blocks[0].switchdes/key_b_r_reg[3][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_1/\activity_blocks[0].switchdes/key_b_r_reg[3][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_1/\activity_blocks[0].switchdes/key_b_r_reg[3][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_1/\activity_blocks[0].switchdes/key_b_r_reg[3][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_1/\activity_blocks[0].switchdes/key_b_r_reg[3][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_1/\activity_blocks[0].switchdes/key_b_r_reg[3][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_1/\activity_blocks[0].switchdes/key_b_r_reg[3][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_1/\activity_blocks[0].switchdes/key_b_r_reg[4][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_1/\activity_blocks[0].switchdes/key_b_r_reg[4][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_1/\activity_blocks[0].switchdes/key_b_r_reg[4][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_1/\activity_blocks[0].switchdes/key_b_r_reg[4][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_1/\activity_blocks[0].switchdes/key_b_r_reg[4][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_1/\activity_blocks[0].switchdes/key_b_r_reg[4][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_1/\activity_blocks[0].switchdes/key_b_r_reg[4][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (switch_elements0:/i_1/\activity_blocks[0].switchdes/key_b_r_reg[4][20] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:34 ; elapsed = 00:04:22 . Memory (MB): peak = 3370.621 ; gain = 858.176 ; free physical = 2361 ; free virtual = 17520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-----------------+---------------+----------------+
|Module Name | RTL Object      | Depth x Width | Implemented As | 
+------------+-----------------+---------------+----------------+
|dctu        | dct_cos_table1  | 64x6          | LUT            | 
|dctu        | dct_cos_table5  | 64x6          | LUT            | 
|dctu        | dct_cos_table15 | 64x6          | LUT            | 
|dctu        | dct_cos_table17 | 64x6          | LUT            | 
|dctu        | dct_cos_table19 | 64x6          | LUT            | 
|dctu        | dct_cos_table21 | 64x6          | LUT            | 
|dctu        | dct_cos_table33 | 64x6          | LUT            | 
|dctu        | dct_cos_table35 | 64x4          | LUT            | 
|dctu        | dct_cos_table37 | 64x6          | LUT            | 
|dctu        | dct_cos_table47 | 64x6          | LUT            | 
|dctu        | dct_cos_table49 | 64x6          | LUT            | 
|dctu        | dct_cos_table51 | 64x6          | LUT            | 
|dctu        | dct_cos_table53 | 64x6          | LUT            | 
|sbox1       | dout            | 64x4          | LUT            | 
|sbox2       | dout            | 64x4          | LUT            | 
|sbox3       | dout            | 64x4          | LUT            | 
|sbox4       | dout            | 64x4          | LUT            | 
|sbox5       | dout            | 64x4          | LUT            | 
|sbox6       | dout            | 64x4          | LUT            | 
|sbox7       | dout            | 64x4          | LUT            | 
|sbox8       | dout            | 64x4          | LUT            | 
|romk        | k               | 64x32         | LUT            | 
|dctu        | coef_reg        | 64x19         | Block RAM      | 
|dctu        | dct_cos_table1  | 64x6          | LUT            | 
|dctu        | coef_reg        | 64x19         | Block RAM      | 
|dctu        | coef_reg        | 64x19         | Block RAM      | 
|dctu        | dct_cos_table5  | 64x6          | LUT            | 
|dctu        | coef_reg        | 64x19         | Block RAM      | 
|dctu        | coef_reg        | 64x19         | Block RAM      | 
|dctu        | coef_reg        | 64x25         | Block RAM      | 
|dctu        | coef_reg        | 64x28         | Block RAM      | 
|dctu        | coef_reg        | 64x25         | Block RAM      | 
|dctu        | coef_reg        | 64x19         | Block RAM      | 
|dctu        | coef_reg        | 64x25         | Block RAM      | 
|dctu        | coef_reg        | 64x28         | Block RAM      | 
|dctu        | coef_reg        | 64x25         | Block RAM      | 
|dctu        | dct_cos_table15 | 64x6          | LUT            | 
|dctu        | coef_reg        | 64x28         | Block RAM      | 
|dctu        | dct_cos_table17 | 64x6          | LUT            | 
|dctu        | coef_reg        | 64x28         | Block RAM      | 
|dctu        | dct_cos_table19 | 64x6          | LUT            | 
|dctu        | coef_reg        | 64x28         | Block RAM      | 
|dctu        | dct_cos_table21 | 64x6          | LUT            | 
|dctu        | coef_reg        | 64x28         | Block RAM      | 
|dctu        | coef_reg        | 64x19         | Block RAM      | 
|dctu        | coef_reg        | 64x25         | Block RAM      | 
|dctu        | coef_reg        | 64x28         | Block RAM      | 
|dctu        | coef_reg        | 64x25         | Block RAM      | 
|dctu        | coef_reg        | 64x19         | Block RAM      | 
|dctu        | coef_reg        | 64x25         | Block RAM      | 
|dctu        | coef_reg        | 64x28         | Block RAM      | 
|dctu        | coef_reg        | 64x25         | Block RAM      | 
|dctu        | coef_reg        | 64x19         | Block RAM      | 
|dctu        | dct_cos_table33 | 64x6          | LUT            | 
|dctu        | coef_reg        | 64x19         | Block RAM      | 
|dctu        | dct_cos_table35 | 64x4          | LUT            | 
|dctu        | coef_reg        | 64x19         | Block RAM      | 
|dctu        | dct_cos_table37 | 64x6          | LUT            | 
|dctu        | coef_reg        | 64x19         | Block RAM      | 
|dctu        | coef_reg        | 64x19         | Block RAM      | 
|dctu        | coef_reg        | 64x25         | Block RAM      | 
|dctu        | coef_reg        | 64x28         | Block RAM      | 
|dctu        | coef_reg        | 64x25         | Block RAM      | 
|dctu        | coef_reg        | 64x19         | Block RAM      | 
|dctu        | coef_reg        | 64x25         | Block RAM      | 
|dctu        | coef_reg        | 64x28         | Block RAM      | 
|dctu        | coef_reg        | 64x25         | Block RAM      | 
|dctu        | dct_cos_table47 | 64x6          | LUT            | 
|dctu        | coef_reg        | 64x28         | Block RAM      | 
|dctu        | dct_cos_table49 | 64x6          | LUT            | 
|dctu        | coef_reg        | 64x28         | Block RAM      | 
|dctu        | dct_cos_table51 | 64x6          | LUT            | 
|dctu        | coef_reg        | 64x28         | Block RAM      | 
|dctu        | dct_cos_table53 | 64x6          | LUT            | 
|dctu        | coef_reg        | 64x28         | Block RAM      | 
|dctu        | coef_reg        | 64x19         | Block RAM      | 
|dctu        | coef_reg        | 64x25         | Block RAM      | 
|dctu        | coef_reg        | 64x28         | Block RAM      | 
|dctu        | coef_reg        | 64x25         | Block RAM      | 
|dctu        | coef_reg        | 64x19         | Block RAM      | 
|dctu        | coef_reg        | 64x25         | Block RAM      | 
|dctu        | coef_reg        | 64x28         | Block RAM      | 
|dctu        | coef_reg        | 64x25         | Block RAM      | 
|sha256      | rom0/k          | 64x32         | LUT            | 
|crp         | u6/dout         | 64x4          | LUT            | 
|crp         | u0/dout         | 64x4          | LUT            | 
|crp         | u2/dout         | 64x4          | LUT            | 
|crp         | u5/dout         | 64x4          | LUT            | 
|crp         | u1/dout         | 64x4          | LUT            | 
|crp         | u7/dout         | 64x4          | LUT            | 
|crp         | u3/dout         | 64x4          | LUT            | 
|crp         | u4/dout         | 64x4          | LUT            | 
|crp         | u6/dout         | 64x4          | LUT            | 
|crp         | u0/dout         | 64x4          | LUT            | 
|crp         | u2/dout         | 64x4          | LUT            | 
|crp         | u5/dout         | 64x4          | LUT            | 
|crp         | u1/dout         | 64x4          | LUT            | 
|crp         | u7/dout         | 64x4          | LUT            | 
|crp         | u3/dout         | 64x4          | LUT            | 
|crp         | u4/dout         | 64x4          | LUT            | 
|crp         | u6/dout         | 64x4          | LUT            | 
|crp         | u0/dout         | 64x4          | LUT            | 
|crp         | u2/dout         | 64x4          | LUT            | 
|crp         | u5/dout         | 64x4          | LUT            | 
|crp         | u1/dout         | 64x4          | LUT            | 
|crp         | u7/dout         | 64x4          | LUT            | 
|crp         | u3/dout         | 64x4          | LUT            | 
|crp         | u4/dout         | 64x4          | LUT            | 
|crp         | u6/dout         | 64x4          | LUT            | 
|crp         | u0/dout         | 64x4          | LUT            | 
|crp         | u2/dout         | 64x4          | LUT            | 
|crp         | u5/dout         | 64x4          | LUT            | 
|crp         | u1/dout         | 64x4          | LUT            | 
|crp         | u7/dout         | 64x4          | LUT            | 
|crp         | u3/dout         | 64x4          | LUT            | 
|crp         | u4/dout         | 64x4          | LUT            | 
|crp         | u6/dout         | 64x4          | LUT            | 
|crp         | u0/dout         | 64x4          | LUT            | 
|crp         | u2/dout         | 64x4          | LUT            | 
|crp         | u5/dout         | 64x4          | LUT            | 
|crp         | u1/dout         | 64x4          | LUT            | 
|crp         | u7/dout         | 64x4          | LUT            | 
|crp         | u3/dout         | 64x4          | LUT            | 
|crp         | u4/dout         | 64x4          | LUT            | 
|crp         | u6/dout         | 64x4          | LUT            | 
|crp         | u0/dout         | 64x4          | LUT            | 
|crp         | u2/dout         | 64x4          | LUT            | 
|crp         | u5/dout         | 64x4          | LUT            | 
|crp         | u1/dout         | 64x4          | LUT            | 
|crp         | u7/dout         | 64x4          | LUT            | 
|crp         | u3/dout         | 64x4          | LUT            | 
|crp         | u4/dout         | 64x4          | LUT            | 
|crp         | u6/dout         | 64x4          | LUT            | 
|crp         | u0/dout         | 64x4          | LUT            | 
|crp         | u2/dout         | 64x4          | LUT            | 
|crp         | u5/dout         | 64x4          | LUT            | 
|crp         | u1/dout         | 64x4          | LUT            | 
|crp         | u7/dout         | 64x4          | LUT            | 
|crp         | u3/dout         | 64x4          | LUT            | 
|crp         | u4/dout         | 64x4          | LUT            | 
|crp         | u6/dout         | 64x4          | LUT            | 
|crp         | u0/dout         | 64x4          | LUT            | 
|crp         | u2/dout         | 64x4          | LUT            | 
|crp         | u5/dout         | 64x4          | LUT            | 
|crp         | u1/dout         | 64x4          | LUT            | 
|crp         | u7/dout         | 64x4          | LUT            | 
|crp         | u3/dout         | 64x4          | LUT            | 
|crp         | u4/dout         | 64x4          | LUT            | 
|crp         | u6/dout         | 64x4          | LUT            | 
|crp         | u0/dout         | 64x4          | LUT            | 
|crp         | u2/dout         | 64x4          | LUT            | 
|crp         | u5/dout         | 64x4          | LUT            | 
|crp         | u1/dout         | 64x4          | LUT            | 
|crp         | u7/dout         | 64x4          | LUT            | 
|crp         | u3/dout         | 64x4          | LUT            | 
|crp         | u4/dout         | 64x4          | LUT            | 
|crp         | u6/dout         | 64x4          | LUT            | 
|crp         | u0/dout         | 64x4          | LUT            | 
|crp         | u2/dout         | 64x4          | LUT            | 
|crp         | u5/dout         | 64x4          | LUT            | 
|crp         | u1/dout         | 64x4          | LUT            | 
|crp         | u7/dout         | 64x4          | LUT            | 
|crp         | u3/dout         | 64x4          | LUT            | 
|crp         | u4/dout         | 64x4          | LUT            | 
|crp         | u6/dout         | 64x4          | LUT            | 
|crp         | u0/dout         | 64x4          | LUT            | 
|crp         | u2/dout         | 64x4          | LUT            | 
|crp         | u5/dout         | 64x4          | LUT            | 
|crp         | u1/dout         | 64x4          | LUT            | 
|crp         | u7/dout         | 64x4          | LUT            | 
|crp         | u3/dout         | 64x4          | LUT            | 
|crp         | u4/dout         | 64x4          | LUT            | 
|crp         | u6/dout         | 64x4          | LUT            | 
|crp         | u0/dout         | 64x4          | LUT            | 
|crp         | u2/dout         | 64x4          | LUT            | 
|crp         | u5/dout         | 64x4          | LUT            | 
|crp         | u1/dout         | 64x4          | LUT            | 
|crp         | u7/dout         | 64x4          | LUT            | 
|crp         | u3/dout         | 64x4          | LUT            | 
|crp         | u4/dout         | 64x4          | LUT            | 
|crp         | u6/dout         | 64x4          | LUT            | 
|crp         | u0/dout         | 64x4          | LUT            | 
|crp         | u2/dout         | 64x4          | LUT            | 
|crp         | u5/dout         | 64x4          | LUT            | 
|crp         | u1/dout         | 64x4          | LUT            | 
|crp         | u7/dout         | 64x4          | LUT            | 
|crp         | u3/dout         | 64x4          | LUT            | 
|crp         | u4/dout         | 64x4          | LUT            | 
|crp         | u6/dout         | 64x4          | LUT            | 
|crp         | u0/dout         | 64x4          | LUT            | 
|crp         | u2/dout         | 64x4          | LUT            | 
|crp         | u5/dout         | 64x4          | LUT            | 
|crp         | u1/dout         | 64x4          | LUT            | 
|crp         | u7/dout         | 64x4          | LUT            | 
|crp         | u3/dout         | 64x4          | LUT            | 
|crp         | u4/dout         | 64x4          | LUT            | 
|crp         | u6/dout         | 64x4          | LUT            | 
|crp         | u0/dout         | 64x4          | LUT            | 
|crp         | u2/dout         | 64x4          | LUT            | 
|crp         | u5/dout         | 64x4          | LUT            | 
|crp         | u1/dout         | 64x4          | LUT            | 
|crp         | u7/dout         | 64x4          | LUT            | 
|crp         | u3/dout         | 64x4          | LUT            | 
|crp         | u4/dout         | 64x4          | LUT            | 
|crp         | u6/dout         | 64x4          | LUT            | 
|crp         | u0/dout         | 64x4          | LUT            | 
|crp         | u2/dout         | 64x4          | LUT            | 
|crp         | u5/dout         | 64x4          | LUT            | 
|crp         | u1/dout         | 64x4          | LUT            | 
|crp         | u7/dout         | 64x4          | LUT            | 
|crp         | u3/dout         | 64x4          | LUT            | 
|crp         | u4/dout         | 64x4          | LUT            | 
|crp         | u6/dout         | 64x4          | LUT            | 
|crp         | u0/dout         | 64x4          | LUT            | 
|crp         | u2/dout         | 64x4          | LUT            | 
|crp         | u5/dout         | 64x4          | LUT            | 
|crp         | u1/dout         | 64x4          | LUT            | 
|crp         | u7/dout         | 64x4          | LUT            | 
|crp         | u3/dout         | 64x4          | LUT            | 
|crp         | u4/dout         | 64x4          | LUT            | 
|crp         | u6/dout         | 64x4          | LUT            | 
|crp         | u0/dout         | 64x4          | LUT            | 
|crp         | u2/dout         | 64x4          | LUT            | 
|crp         | u5/dout         | 64x4          | LUT            | 
|crp         | u1/dout         | 64x4          | LUT            | 
|crp         | u7/dout         | 64x4          | LUT            | 
|crp         | u3/dout         | 64x4          | LUT            | 
|crp         | u4/dout         | 64x4          | LUT            | 
|crp         | u6/dout         | 64x4          | LUT            | 
|crp         | u0/dout         | 64x4          | LUT            | 
|crp         | u2/dout         | 64x4          | LUT            | 
|crp         | u5/dout         | 64x4          | LUT            | 
|crp         | u1/dout         | 64x4          | LUT            | 
|crp         | u7/dout         | 64x4          | LUT            | 
|crp         | u3/dout         | 64x4          | LUT            | 
|crp         | u4/dout         | 64x4          | LUT            | 
|crp         | u6/dout         | 64x4          | LUT            | 
|crp         | u0/dout         | 64x4          | LUT            | 
|crp         | u2/dout         | 64x4          | LUT            | 
|crp         | u5/dout         | 64x4          | LUT            | 
|crp         | u1/dout         | 64x4          | LUT            | 
|crp         | u7/dout         | 64x4          | LUT            | 
|crp         | u3/dout         | 64x4          | LUT            | 
|crp         | u4/dout         | 64x4          | LUT            | 
|crp         | u6/dout         | 64x4          | LUT            | 
|crp         | u0/dout         | 64x4          | LUT            | 
|crp         | u2/dout         | 64x4          | LUT            | 
|crp         | u5/dout         | 64x4          | LUT            | 
|crp         | u1/dout         | 64x4          | LUT            | 
|crp         | u7/dout         | 64x4          | LUT            | 
|crp         | u3/dout         | 64x4          | LUT            | 
|crp         | u4/dout         | 64x4          | LUT            | 
|crp         | u6/dout         | 64x4          | LUT            | 
|crp         | u0/dout         | 64x4          | LUT            | 
|crp         | u2/dout         | 64x4          | LUT            | 
|crp         | u5/dout         | 64x4          | LUT            | 
|crp         | u1/dout         | 64x4          | LUT            | 
|crp         | u7/dout         | 64x4          | LUT            | 
|crp         | u3/dout         | 64x4          | LUT            | 
|crp         | u4/dout         | 64x4          | LUT            | 
|crp         | u6/dout         | 64x4          | LUT            | 
|crp         | u0/dout         | 64x4          | LUT            | 
|crp         | u2/dout         | 64x4          | LUT            | 
|crp         | u5/dout         | 64x4          | LUT            | 
|crp         | u1/dout         | 64x4          | LUT            | 
|crp         | u7/dout         | 64x4          | LUT            | 
|crp         | u3/dout         | 64x4          | LUT            | 
|crp         | u4/dout         | 64x4          | LUT            | 
|crp         | u6/dout         | 64x4          | LUT            | 
|crp         | u0/dout         | 64x4          | LUT            | 
|crp         | u2/dout         | 64x4          | LUT            | 
|crp         | u5/dout         | 64x4          | LUT            | 
|crp         | u1/dout         | 64x4          | LUT            | 
|crp         | u7/dout         | 64x4          | LUT            | 
|crp         | u3/dout         | 64x4          | LUT            | 
|crp         | u4/dout         | 64x4          | LUT            | 
|crp         | u6/dout         | 64x4          | LUT            | 
|crp         | u0/dout         | 64x4          | LUT            | 
|crp         | u2/dout         | 64x4          | LUT            | 
|crp         | u5/dout         | 64x4          | LUT            | 
|crp         | u1/dout         | 64x4          | LUT            | 
|crp         | u7/dout         | 64x4          | LUT            | 
|crp         | u3/dout         | 64x4          | LUT            | 
|crp         | u4/dout         | 64x4          | LUT            | 
|crp         | u6/dout         | 64x4          | LUT            | 
|crp         | u0/dout         | 64x4          | LUT            | 
|crp         | u2/dout         | 64x4          | LUT            | 
|crp         | u5/dout         | 64x4          | LUT            | 
|crp         | u1/dout         | 64x4          | LUT            | 
|crp         | u7/dout         | 64x4          | LUT            | 
|crp         | u3/dout         | 64x4          | LUT            | 
|crp         | u4/dout         | 64x4          | LUT            | 
|crp         | u6/dout         | 64x4          | LUT            | 
|crp         | u0/dout         | 64x4          | LUT            | 
|crp         | u2/dout         | 64x4          | LUT            | 
|crp         | u5/dout         | 64x4          | LUT            | 
|crp         | u1/dout         | 64x4          | LUT            | 
|crp         | u7/dout         | 64x4          | LUT            | 
|crp         | u3/dout         | 64x4          | LUT            | 
|crp         | u4/dout         | 64x4          | LUT            | 
|crp         | u6/dout         | 64x4          | LUT            | 
|crp         | u0/dout         | 64x4          | LUT            | 
|crp         | u2/dout         | 64x4          | LUT            | 
|crp         | u5/dout         | 64x4          | LUT            | 
|crp         | u1/dout         | 64x4          | LUT            | 
|crp         | u7/dout         | 64x4          | LUT            | 
|crp         | u3/dout         | 64x4          | LUT            | 
|crp         | u4/dout         | 64x4          | LUT            | 
|crp         | u6/dout         | 64x4          | LUT            | 
|crp         | u0/dout         | 64x4          | LUT            | 
|crp         | u2/dout         | 64x4          | LUT            | 
|crp         | u5/dout         | 64x4          | LUT            | 
|crp         | u1/dout         | 64x4          | LUT            | 
|crp         | u7/dout         | 64x4          | LUT            | 
|crp         | u3/dout         | 64x4          | LUT            | 
|crp         | u4/dout         | 64x4          | LUT            | 
|crp         | u6/dout         | 64x4          | LUT            | 
|crp         | u0/dout         | 64x4          | LUT            | 
|crp         | u2/dout         | 64x4          | LUT            | 
|crp         | u5/dout         | 64x4          | LUT            | 
|crp         | u1/dout         | 64x4          | LUT            | 
|crp         | u7/dout         | 64x4          | LUT            | 
|crp         | u3/dout         | 64x4          | LUT            | 
|crp         | u4/dout         | 64x4          | LUT            | 
|crp         | u6/dout         | 64x4          | LUT            | 
|crp         | u0/dout         | 64x4          | LUT            | 
|crp         | u2/dout         | 64x4          | LUT            | 
|crp         | u5/dout         | 64x4          | LUT            | 
|crp         | u1/dout         | 64x4          | LUT            | 
|crp         | u7/dout         | 64x4          | LUT            | 
|crp         | u3/dout         | 64x4          | LUT            | 
|crp         | u4/dout         | 64x4          | LUT            | 
|crp         | u6/dout         | 64x4          | LUT            | 
|crp         | u0/dout         | 64x4          | LUT            | 
|crp         | u2/dout         | 64x4          | LUT            | 
|crp         | u5/dout         | 64x4          | LUT            | 
|crp         | u1/dout         | 64x4          | LUT            | 
|crp         | u7/dout         | 64x4          | LUT            | 
|crp         | u3/dout         | 64x4          | LUT            | 
|crp         | u4/dout         | 64x4          | LUT            | 
|crp         | u6/dout         | 64x4          | LUT            | 
|crp         | u0/dout         | 64x4          | LUT            | 
|crp         | u2/dout         | 64x4          | LUT            | 
|crp         | u5/dout         | 64x4          | LUT            | 
|crp         | u1/dout         | 64x4          | LUT            | 
|crp         | u7/dout         | 64x4          | LUT            | 
|crp         | u3/dout         | 64x4          | LUT            | 
|crp         | u4/dout         | 64x4          | LUT            | 
|crp         | u6/dout         | 64x4          | LUT            | 
|crp         | u0/dout         | 64x4          | LUT            | 
|crp         | u2/dout         | 64x4          | LUT            | 
|crp         | u5/dout         | 64x4          | LUT            | 
|crp         | u1/dout         | 64x4          | LUT            | 
|crp         | u7/dout         | 64x4          | LUT            | 
|crp         | u3/dout         | 64x4          | LUT            | 
|crp         | u4/dout         | 64x4          | LUT            | 
|crp         | u6/dout         | 64x4          | LUT            | 
|crp         | u0/dout         | 64x4          | LUT            | 
|crp         | u2/dout         | 64x4          | LUT            | 
|crp         | u5/dout         | 64x4          | LUT            | 
|crp         | u1/dout         | 64x4          | LUT            | 
|crp         | u7/dout         | 64x4          | LUT            | 
|crp         | u3/dout         | 64x4          | LUT            | 
|crp         | u4/dout         | 64x4          | LUT            | 
|crp         | u6/dout         | 64x4          | LUT            | 
|crp         | u0/dout         | 64x4          | LUT            | 
|crp         | u2/dout         | 64x4          | LUT            | 
|crp         | u5/dout         | 64x4          | LUT            | 
|crp         | u1/dout         | 64x4          | LUT            | 
|crp         | u7/dout         | 64x4          | LUT            | 
|crp         | u3/dout         | 64x4          | LUT            | 
|crp         | u4/dout         | 64x4          | LUT            | 
|crp         | u6/dout         | 64x4          | LUT            | 
|crp         | u0/dout         | 64x4          | LUT            | 
|crp         | u2/dout         | 64x4          | LUT            | 
|crp         | u5/dout         | 64x4          | LUT            | 
|crp         | u1/dout         | 64x4          | LUT            | 
|crp         | u7/dout         | 64x4          | LUT            | 
|crp         | u3/dout         | 64x4          | LUT            | 
|crp         | u4/dout         | 64x4          | LUT            | 
|crp         | u6/dout         | 64x4          | LUT            | 
|crp         | u0/dout         | 64x4          | LUT            | 
|crp         | u2/dout         | 64x4          | LUT            | 
|crp         | u5/dout         | 64x4          | LUT            | 
|crp         | u1/dout         | 64x4          | LUT            | 
|crp         | u7/dout         | 64x4          | LUT            | 
|crp         | u3/dout         | 64x4          | LUT            | 
|crp         | u4/dout         | 64x4          | LUT            | 
|crp         | u6/dout         | 64x4          | LUT            | 
|crp         | u0/dout         | 64x4          | LUT            | 
|crp         | u2/dout         | 64x4          | LUT            | 
|crp         | u5/dout         | 64x4          | LUT            | 
|crp         | u1/dout         | 64x4          | LUT            | 
|crp         | u7/dout         | 64x4          | LUT            | 
|crp         | u3/dout         | 64x4          | LUT            | 
|crp         | u4/dout         | 64x4          | LUT            | 
|crp         | u6/dout         | 64x4          | LUT            | 
|crp         | u0/dout         | 64x4          | LUT            | 
|crp         | u2/dout         | 64x4          | LUT            | 
|crp         | u5/dout         | 64x4          | LUT            | 
|crp         | u1/dout         | 64x4          | LUT            | 
|crp         | u7/dout         | 64x4          | LUT            | 
|crp         | u3/dout         | 64x4          | LUT            | 
|crp         | u4/dout         | 64x4          | LUT            | 
|crp         | u6/dout         | 64x4          | LUT            | 
|crp         | u0/dout         | 64x4          | LUT            | 
|crp         | u2/dout         | 64x4          | LUT            | 
|crp         | u5/dout         | 64x4          | LUT            | 
|crp         | u1/dout         | 64x4          | LUT            | 
|crp         | u7/dout         | 64x4          | LUT            | 
|crp         | u3/dout         | 64x4          | LUT            | 
|crp         | u4/dout         | 64x4          | LUT            | 
|crp         | u6/dout         | 64x4          | LUT            | 
|crp         | u0/dout         | 64x4          | LUT            | 
|crp         | u2/dout         | 64x4          | LUT            | 
|crp         | u5/dout         | 64x4          | LUT            | 
|crp         | u1/dout         | 64x4          | LUT            | 
|crp         | u7/dout         | 64x4          | LUT            | 
|crp         | u3/dout         | 64x4          | LUT            | 
|crp         | u4/dout         | 64x4          | LUT            | 
|crp         | u6/dout         | 64x4          | LUT            | 
|crp         | u0/dout         | 64x4          | LUT            | 
|crp         | u2/dout         | 64x4          | LUT            | 
|crp         | u5/dout         | 64x4          | LUT            | 
|crp         | u1/dout         | 64x4          | LUT            | 
|crp         | u7/dout         | 64x4          | LUT            | 
|crp         | u3/dout         | 64x4          | LUT            | 
|crp         | u4/dout         | 64x4          | LUT            | 
|crp         | u6/dout         | 64x4          | LUT            | 
|crp         | u0/dout         | 64x4          | LUT            | 
|crp         | u2/dout         | 64x4          | LUT            | 
|crp         | u5/dout         | 64x4          | LUT            | 
|crp         | u1/dout         | 64x4          | LUT            | 
|crp         | u7/dout         | 64x4          | LUT            | 
|crp         | u3/dout         | 64x4          | LUT            | 
|crp         | u4/dout         | 64x4          | LUT            | 
|crp         | u6/dout         | 64x4          | LUT            | 
|crp         | u0/dout         | 64x4          | LUT            | 
|crp         | u2/dout         | 64x4          | LUT            | 
|crp         | u5/dout         | 64x4          | LUT            | 
|crp         | u1/dout         | 64x4          | LUT            | 
|crp         | u7/dout         | 64x4          | LUT            | 
|crp         | u3/dout         | 64x4          | LUT            | 
|crp         | u4/dout         | 64x4          | LUT            | 
|crp         | u6/dout         | 64x4          | LUT            | 
|crp         | u0/dout         | 64x4          | LUT            | 
|crp         | u2/dout         | 64x4          | LUT            | 
|crp         | u5/dout         | 64x4          | LUT            | 
|crp         | u1/dout         | 64x4          | LUT            | 
|crp         | u7/dout         | 64x4          | LUT            | 
|crp         | u3/dout         | 64x4          | LUT            | 
|crp         | u4/dout         | 64x4          | LUT            | 
|crp         | u6/dout         | 64x4          | LUT            | 
|crp         | u0/dout         | 64x4          | LUT            | 
|crp         | u2/dout         | 64x4          | LUT            | 
|crp         | u5/dout         | 64x4          | LUT            | 
|crp         | u1/dout         | 64x4          | LUT            | 
|crp         | u7/dout         | 64x4          | LUT            | 
|crp         | u3/dout         | 64x4          | LUT            | 
|crp         | u4/dout         | 64x4          | LUT            | 
|crp         | u6/dout         | 64x4          | LUT            | 
|crp         | u0/dout         | 64x4          | LUT            | 
|crp         | u2/dout         | 64x4          | LUT            | 
|crp         | u5/dout         | 64x4          | LUT            | 
|crp         | u1/dout         | 64x4          | LUT            | 
|crp         | u7/dout         | 64x4          | LUT            | 
|crp         | u3/dout         | 64x4          | LUT            | 
|crp         | u4/dout         | 64x4          | LUT            | 
|dct         | coef_reg        | 64x19         | Block RAM      | 
|dct         | coef_reg        | 64x19         | Block RAM      | 
|dct         | coef_reg        | 64x19         | Block RAM      | 
|dct         | coef_reg        | 64x19         | Block RAM      | 
|dct         | coef_reg        | 64x19         | Block RAM      | 
|dct         | coef_reg        | 64x25         | Block RAM      | 
|dct         | coef_reg        | 64x28         | Block RAM      | 
|dct         | coef_reg        | 64x25         | Block RAM      | 
|dct         | coef_reg        | 64x19         | Block RAM      | 
|dct         | coef_reg        | 64x25         | Block RAM      | 
|dct         | coef_reg        | 64x28         | Block RAM      | 
|dct         | coef_reg        | 64x25         | Block RAM      | 
|dct         | coef_reg        | 64x28         | Block RAM      | 
|dct         | coef_reg        | 64x28         | Block RAM      | 
|dct         | coef_reg        | 64x28         | Block RAM      | 
|dct         | coef_reg        | 64x28         | Block RAM      | 
|dct         | coef_reg        | 64x19         | Block RAM      | 
|dct         | coef_reg        | 64x25         | Block RAM      | 
|dct         | coef_reg        | 64x28         | Block RAM      | 
|dct         | coef_reg        | 64x25         | Block RAM      | 
|dct         | coef_reg        | 64x19         | Block RAM      | 
|dct         | coef_reg        | 64x25         | Block RAM      | 
|dct         | coef_reg        | 64x28         | Block RAM      | 
|dct         | coef_reg        | 64x25         | Block RAM      | 
|dct         | coef_reg        | 64x19         | Block RAM      | 
|dct         | coef_reg        | 64x19         | Block RAM      | 
|dct         | coef_reg        | 64x19         | Block RAM      | 
|dct         | coef_reg        | 64x19         | Block RAM      | 
|dct         | coef_reg        | 64x19         | Block RAM      | 
|dct         | coef_reg        | 64x25         | Block RAM      | 
|dct         | coef_reg        | 64x28         | Block RAM      | 
|dct         | coef_reg        | 64x25         | Block RAM      | 
|dct         | coef_reg        | 64x19         | Block RAM      | 
|dct         | coef_reg        | 64x25         | Block RAM      | 
|dct         | coef_reg        | 64x28         | Block RAM      | 
|dct         | coef_reg        | 64x25         | Block RAM      | 
|dct         | coef_reg        | 64x28         | Block RAM      | 
|dct         | coef_reg        | 64x28         | Block RAM      | 
|dct         | coef_reg        | 64x28         | Block RAM      | 
|dct         | coef_reg        | 64x28         | Block RAM      | 
|dct         | coef_reg        | 64x19         | Block RAM      | 
|dct         | coef_reg        | 64x25         | Block RAM      | 
|dct         | coef_reg        | 64x28         | Block RAM      | 
|dct         | coef_reg        | 64x25         | Block RAM      | 
|dct         | coef_reg        | 64x19         | Block RAM      | 
|dct         | coef_reg        | 64x25         | Block RAM      | 
|dct         | coef_reg        | 64x28         | Block RAM      | 
|dct         | coef_reg        | 64x25         | Block RAM      | 
+------------+-----------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dctu        | (C+A*B)'    | 18     | 17     | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B)'    | 18     | 17     | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B2)'   | 18     | 17     | 19     | -      | 19     | 0    | 1    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B)'    | 18     | 17     | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B2)'   | 18     | 17     | 19     | -      | 19     | 0    | 1    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B)'    | 18     | 17     | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B2)'   | 18     | 17     | 19     | -      | 19     | 0    | 1    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B)'    | 18     | 17     | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B)'    | 18     | 17     | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B)'    | 18     | 17     | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B)'    | 18     | 17     | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B)'    | 18     | 17     | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B)'    | 18     | 17     | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B)'    | 18     | 17     | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B)'    | 18     | 17     | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B)'    | 18     | 17     | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B2)'   | 18     | 17     | 19     | -      | 19     | 0    | 1    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B)'    | 18     | 17     | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B2)'   | 18     | 17     | 19     | -      | 19     | 0    | 1    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B)'    | 18     | 17     | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B2)'   | 18     | 17     | 19     | -      | 19     | 0    | 1    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B)'    | 18     | 17     | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B2)'   | 18     | 17     | 19     | -      | 19     | 0    | 1    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B)'    | 18     | 17     | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B)'    | 18     | 17     | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B)'    | 18     | 17     | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B)'    | 18     | 17     | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B)'    | 18     | 17     | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B)'    | 18     | 17     | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B)'    | 18     | 17     | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B)'    | 18     | 17     | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B)'    | 18     | 17     | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B2)'   | 18     | 17     | 19     | -      | 19     | 0    | 1    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B)'    | 18     | 17     | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B2)'   | 18     | 17     | 19     | -      | 19     | 0    | 1    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B)'    | 18     | 17     | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B2)'   | 18     | 17     | 19     | -      | 19     | 0    | 1    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B)'    | 18     | 17     | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B2)'   | 18     | 17     | 19     | -      | 19     | 0    | 1    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B)'    | 18     | 17     | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B)'    | 18     | 17     | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B)'    | 18     | 17     | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B)'    | 18     | 17     | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B)'    | 18     | 17     | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B)'    | 18     | 17     | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B)'    | 18     | 17     | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B)'    | 18     | 17     | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B)'    | 18     | 17     | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B2)'   | 18     | 17     | 19     | -      | 19     | 0    | 1    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B)'    | 18     | 17     | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B2)'   | 18     | 17     | 19     | -      | 19     | 0    | 1    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B)'    | 18     | 17     | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B2)'   | 18     | 17     | 19     | -      | 19     | 0    | 1    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B)'    | 18     | 17     | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B2)'   | 18     | 17     | 19     | -      | 19     | 0    | 1    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B)'    | 18     | 17     | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B)'    | 18     | 17     | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B)'    | 18     | 17     | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B)'    | 18     | 17     | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B)'    | 18     | 17     | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B)'    | 18     | 17     | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B)'    | 18     | 17     | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B)'    | 18     | 17     | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dctu        | (C+A*B)'    | 18     | 17     | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_0/dct_unit_1/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_0/dct_unit_1/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_0/dct_unit_3/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_0/dct_unit_3/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_0/dct_unit_5/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_0/dct_unit_5/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_0/dct_unit_7/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_0/dct_unit_7/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_1/dct_unit_0/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_1/dct_unit_0/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_1/dct_unit_1/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_1/dct_unit_1/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_1/dct_unit_2/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_1/dct_unit_2/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_1/dct_unit_3/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_1/dct_unit_3/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_1/dct_unit_4/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_1/dct_unit_4/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_1/dct_unit_5/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_1/dct_unit_5/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_1/dct_unit_6/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_1/dct_unit_6/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_1/dct_unit_7/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_1/dct_unit_7/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_2/dct_unit_1/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_2/dct_unit_3/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_2/dct_unit_5/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_2/dct_unit_7/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_3/dct_unit_0/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_3/dct_unit_0/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_3/dct_unit_1/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_3/dct_unit_1/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_3/dct_unit_2/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_3/dct_unit_3/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_3/dct_unit_3/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_3/dct_unit_4/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_3/dct_unit_4/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_3/dct_unit_5/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_3/dct_unit_5/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_3/dct_unit_6/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_3/dct_unit_7/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_3/dct_unit_7/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_4/dct_unit_1/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_4/dct_unit_1/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_4/dct_unit_3/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_4/dct_unit_3/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_4/dct_unit_5/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_4/dct_unit_5/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_4/dct_unit_7/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_4/dct_unit_7/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_5/dct_unit_0/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_5/dct_unit_0/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_5/dct_unit_1/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_5/dct_unit_1/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_5/dct_unit_2/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_5/dct_unit_3/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_5/dct_unit_3/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_5/dct_unit_4/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_5/dct_unit_4/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_5/dct_unit_5/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_5/dct_unit_5/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_5/dct_unit_6/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_5/dct_unit_6/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_5/dct_unit_7/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_5/dct_unit_7/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_6/dct_unit_1/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_6/dct_unit_1/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_6/dct_unit_3/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_6/dct_unit_3/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_6/dct_unit_5/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_6/dct_unit_7/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_7/dct_unit_0/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_7/dct_unit_0/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_7/dct_unit_1/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_7/dct_unit_1/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_7/dct_unit_2/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_7/dct_unit_3/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_7/dct_unit_3/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_7/dct_unit_4/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_7/dct_unit_4/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_7/dct_unit_5/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_7/dct_unit_5/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_7/dct_unit_6/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_7/dct_unit_7/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dct:/dct_block_7/dct_unit_7/i_/i_/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |dct                     |           8|      4779|
|2     |zigzag__1__GU           |           4|      3038|
|3     |jpeg_encoder__GC0       |           4|       390|
|4     |control__GB0            |           4|      4066|
|5     |control__GB1            |           4|      6403|
|6     |zigzag__GU              |           4|      3038|
|7     |switch_elements0__GCBM0 |           4|     37428|
|8     |switch_elements0__GCBM1 |           4|     24798|
|9     |switch_elements__GC0    |           1|       128|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:00 ; elapsed = 00:05:55 . Memory (MB): peak = 3370.621 ; gain = 858.176 ; free physical = 337 ; free virtual = 12854
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:01 ; elapsed = 00:05:57 . Memory (MB): peak = 3370.621 ; gain = 858.176 ; free physical = 343 ; free virtual = 12841
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |dct                     |           4|      5227|
|2     |zigzag__1__GU           |           4|       255|
|3     |jpeg_encoder__GC0       |           4|       390|
|4     |control__GB0            |           4|      4066|
|5     |control__GB1            |           4|      6403|
|6     |zigzag__GU              |           4|      3038|
|7     |switch_elements0__GCBM0 |           4|     37428|
|8     |switch_elements0__GCBM1 |           4|     24796|
|9     |switch_elements__GC0    |           1|       128|
|10    |dct__1                  |           4|      5227|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4765] Removing register instance (\activity_blocks[0].switchR/modreg_reg[31]__0 ) from module (switch_elements0__GCBM0) as it is equivalent to (\activity_blocks[0].switchR/modreg_reg[31] ) and driving same net [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/BasicRSA/rtl/vhdl/rsacypher.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\activity_blocks[0].switchR/modreg_reg[30]__0 ) from module (switch_elements0__GCBM0) as it is equivalent to (\activity_blocks[0].switchR/modreg_reg[30] ) and driving same net [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/BasicRSA/rtl/vhdl/rsacypher.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\activity_blocks[0].switchR/modreg_reg[29]__0 ) from module (switch_elements0__GCBM0) as it is equivalent to (\activity_blocks[0].switchR/modreg_reg[29] ) and driving same net [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/BasicRSA/rtl/vhdl/rsacypher.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\activity_blocks[0].switchR/modreg_reg[28]__0 ) from module (switch_elements0__GCBM0) as it is equivalent to (\activity_blocks[0].switchR/modreg_reg[28] ) and driving same net [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/BasicRSA/rtl/vhdl/rsacypher.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\activity_blocks[0].switchR/modreg_reg[27]__0 ) from module (switch_elements0__GCBM0) as it is equivalent to (\activity_blocks[0].switchR/modreg_reg[27] ) and driving same net [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/BasicRSA/rtl/vhdl/rsacypher.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\activity_blocks[0].switchR/modreg_reg[26]__0 ) from module (switch_elements0__GCBM0) as it is equivalent to (\activity_blocks[0].switchR/modreg_reg[26] ) and driving same net [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/BasicRSA/rtl/vhdl/rsacypher.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\activity_blocks[0].switchR/modreg_reg[25]__0 ) from module (switch_elements0__GCBM0) as it is equivalent to (\activity_blocks[0].switchR/modreg_reg[25] ) and driving same net [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/BasicRSA/rtl/vhdl/rsacypher.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\activity_blocks[0].switchR/modreg_reg[24]__0 ) from module (switch_elements0__GCBM0) as it is equivalent to (\activity_blocks[0].switchR/modreg_reg[24] ) and driving same net [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/BasicRSA/rtl/vhdl/rsacypher.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\activity_blocks[0].switchR/modreg_reg[23]__0 ) from module (switch_elements0__GCBM0) as it is equivalent to (\activity_blocks[0].switchR/modreg_reg[23] ) and driving same net [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/BasicRSA/rtl/vhdl/rsacypher.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\activity_blocks[0].switchR/modreg_reg[22]__0 ) from module (switch_elements0__GCBM0) as it is equivalent to (\activity_blocks[0].switchR/modreg_reg[22] ) and driving same net [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/BasicRSA/rtl/vhdl/rsacypher.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\activity_blocks[0].switchR/modreg_reg[21]__0 ) from module (switch_elements0__GCBM0) as it is equivalent to (\activity_blocks[0].switchR/modreg_reg[21] ) and driving same net [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/BasicRSA/rtl/vhdl/rsacypher.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\activity_blocks[0].switchR/modreg_reg[20]__0 ) from module (switch_elements0__GCBM0) as it is equivalent to (\activity_blocks[0].switchR/modreg_reg[20] ) and driving same net [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/BasicRSA/rtl/vhdl/rsacypher.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\activity_blocks[0].switchR/modreg_reg[19]__0 ) from module (switch_elements0__GCBM0) as it is equivalent to (\activity_blocks[0].switchR/modreg_reg[19] ) and driving same net [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/BasicRSA/rtl/vhdl/rsacypher.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\activity_blocks[0].switchR/modreg_reg[18]__0 ) from module (switch_elements0__GCBM0) as it is equivalent to (\activity_blocks[0].switchR/modreg_reg[18] ) and driving same net [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/BasicRSA/rtl/vhdl/rsacypher.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\activity_blocks[0].switchR/modreg_reg[17]__0 ) from module (switch_elements0__GCBM0) as it is equivalent to (\activity_blocks[0].switchR/modreg_reg[17] ) and driving same net [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/BasicRSA/rtl/vhdl/rsacypher.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\activity_blocks[0].switchR/modreg_reg[16]__0 ) from module (switch_elements0__GCBM0) as it is equivalent to (\activity_blocks[0].switchR/modreg_reg[16] ) and driving same net [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/BasicRSA/rtl/vhdl/rsacypher.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\activity_blocks[0].switchR/modreg_reg[15]__0 ) from module (switch_elements0__GCBM0) as it is equivalent to (\activity_blocks[0].switchR/modreg_reg[15] ) and driving same net [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/BasicRSA/rtl/vhdl/rsacypher.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\activity_blocks[0].switchR/modreg_reg[14]__0 ) from module (switch_elements0__GCBM0) as it is equivalent to (\activity_blocks[0].switchR/modreg_reg[14] ) and driving same net [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/BasicRSA/rtl/vhdl/rsacypher.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\activity_blocks[0].switchR/modreg_reg[13]__0 ) from module (switch_elements0__GCBM0) as it is equivalent to (\activity_blocks[0].switchR/modreg_reg[13] ) and driving same net [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/BasicRSA/rtl/vhdl/rsacypher.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\activity_blocks[0].switchR/modreg_reg[12]__0 ) from module (switch_elements0__GCBM0) as it is equivalent to (\activity_blocks[0].switchR/modreg_reg[12] ) and driving same net [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/BasicRSA/rtl/vhdl/rsacypher.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\activity_blocks[0].switchR/modreg_reg[11]__0 ) from module (switch_elements0__GCBM0) as it is equivalent to (\activity_blocks[0].switchR/modreg_reg[11] ) and driving same net [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/BasicRSA/rtl/vhdl/rsacypher.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\activity_blocks[0].switchR/modreg_reg[10]__0 ) from module (switch_elements0__GCBM0) as it is equivalent to (\activity_blocks[0].switchR/modreg_reg[10] ) and driving same net [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/BasicRSA/rtl/vhdl/rsacypher.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\activity_blocks[0].switchR/modreg_reg[9]__0 ) from module (switch_elements0__GCBM0) as it is equivalent to (\activity_blocks[0].switchR/modreg_reg[9] ) and driving same net [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/BasicRSA/rtl/vhdl/rsacypher.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\activity_blocks[0].switchR/modreg_reg[8]__0 ) from module (switch_elements0__GCBM0) as it is equivalent to (\activity_blocks[0].switchR/modreg_reg[8] ) and driving same net [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/BasicRSA/rtl/vhdl/rsacypher.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\activity_blocks[0].switchR/modreg_reg[7]__0 ) from module (switch_elements0__GCBM0) as it is equivalent to (\activity_blocks[0].switchR/modreg_reg[7] ) and driving same net [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/BasicRSA/rtl/vhdl/rsacypher.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\activity_blocks[0].switchR/modreg_reg[6]__0 ) from module (switch_elements0__GCBM0) as it is equivalent to (\activity_blocks[0].switchR/modreg_reg[6] ) and driving same net [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/BasicRSA/rtl/vhdl/rsacypher.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\activity_blocks[0].switchR/modreg_reg[5]__0 ) from module (switch_elements0__GCBM0) as it is equivalent to (\activity_blocks[0].switchR/modreg_reg[5] ) and driving same net [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/BasicRSA/rtl/vhdl/rsacypher.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\activity_blocks[0].switchR/modreg_reg[4]__0 ) from module (switch_elements0__GCBM0) as it is equivalent to (\activity_blocks[0].switchR/modreg_reg[4] ) and driving same net [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/BasicRSA/rtl/vhdl/rsacypher.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\activity_blocks[0].switchR/modreg_reg[3]__0 ) from module (switch_elements0__GCBM0) as it is equivalent to (\activity_blocks[0].switchR/modreg_reg[3] ) and driving same net [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/BasicRSA/rtl/vhdl/rsacypher.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\activity_blocks[0].switchR/modreg_reg[2]__0 ) from module (switch_elements0__GCBM0) as it is equivalent to (\activity_blocks[0].switchR/modreg_reg[2] ) and driving same net [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/BasicRSA/rtl/vhdl/rsacypher.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\activity_blocks[0].switchR/modreg_reg[1]__0 ) from module (switch_elements0__GCBM0) as it is equivalent to (\activity_blocks[0].switchR/modreg_reg[1] ) and driving same net [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/BasicRSA/rtl/vhdl/rsacypher.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\activity_blocks[0].switchR/modreg_reg[0]__0 ) from module (switch_elements0__GCBM0) as it is equivalent to (\activity_blocks[0].switchR/modreg_reg[0] ) and driving same net [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/BasicRSA/rtl/vhdl/rsacypher.vhd:133]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct.v:142]
INFO: [Common 17-14] Message 'Synth 8-5844' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-6837] The timing for the instance inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/imports/srcs_benchmarks/jpeg/dct_mac.v:117]
INFO: [Common 17-14] Message 'Synth 8-5842' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:31 ; elapsed = 00:06:31 . Memory (MB): peak = 3597.641 ; gain = 1085.195 ; free physical = 357 ; free virtual = 12558
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:39 ; elapsed = 00:06:40 . Memory (MB): peak = 3638.152 ; gain = 1125.707 ; free physical = 356 ; free virtual = 12552
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:41 ; elapsed = 00:06:42 . Memory (MB): peak = 3638.152 ; gain = 1125.707 ; free physical = 354 ; free virtual = 12534
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:53 ; elapsed = 00:06:54 . Memory (MB): peak = 3638.152 ; gain = 1125.707 ; free physical = 360 ; free virtual = 12444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:54 ; elapsed = 00:06:55 . Memory (MB): peak = 3638.152 ; gain = 1125.707 ; free physical = 378 ; free virtual = 12449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:58 ; elapsed = 00:07:00 . Memory (MB): peak = 3638.152 ; gain = 1125.707 ; free physical = 342 ; free virtual = 12450
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:00 ; elapsed = 00:07:01 . Memory (MB): peak = 3638.152 ; gain = 1125.707 ; free physical = 363 ; free virtual = 12455
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------+---------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name      | RTL Name                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------+---------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|switch_elements0 | activity_blocks[0].switchtjpg/qnr/divider/spipe_reg[13] | 16     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|switch_elements0 | activity_blocks[0].switchdes/u1/key_r_reg[55]           | 18     | 184   | NO           | NO                 | YES               | 0      | 184     | 
|switch_elements0 | activity_blocks[0].switchdes/u2/key_r_reg[55]           | 35     | 96    | NO           | NO                 | YES               | 0      | 192     | 
|switch_elements0 | activity_blocks[0].switchdes/u2/key_r_reg[51]           | 19     | 128   | NO           | NO                 | YES               | 0      | 128     | 
|switch_elements0 | activity_blocks[0].switchX/hashsha256/w0_reg[479]       | 8      | 128   | YES          | NO                 | YES               | 128    | 0       | 
|switch_elements0 | activity_blocks[0].switchX/hashsha256/w0_reg[223]       | 5      | 128   | YES          | NO                 | YES               | 128    | 0       | 
+-----------------+---------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |  3124|
|2     |DSP_ALU         |   512|
|3     |DSP_A_B_DATA    |   392|
|4     |DSP_A_B_DATA_1  |   120|
|5     |DSP_C_DATA      |   512|
|6     |DSP_MULTIPLIER  |   512|
|7     |DSP_M_DATA      |   512|
|8     |DSP_OUTPUT      |   512|
|9     |DSP_PREADD      |   512|
|10    |DSP_PREADD_DATA |   512|
|11    |LUT1            |   284|
|12    |LUT2            | 15724|
|13    |LUT3            | 23956|
|14    |LUT4            | 23492|
|15    |LUT5            |  9616|
|16    |LUT6            | 21224|
|17    |MUXF7           |   200|
|18    |RAMB18E2        |     8|
|19    |RAMB18E2_1      |     8|
|20    |RAMB18E2_10     |     8|
|21    |RAMB18E2_11     |     8|
|22    |RAMB18E2_12     |     8|
|23    |RAMB18E2_13     |     8|
|24    |RAMB18E2_14     |     8|
|25    |RAMB18E2_15     |     8|
|26    |RAMB18E2_16     |     8|
|27    |RAMB18E2_17     |     8|
|28    |RAMB18E2_18     |     8|
|29    |RAMB18E2_19     |     8|
|30    |RAMB18E2_2      |     8|
|31    |RAMB18E2_20     |     8|
|32    |RAMB18E2_21     |     8|
|33    |RAMB18E2_22     |     8|
|34    |RAMB18E2_23     |     8|
|35    |RAMB18E2_24     |     8|
|36    |RAMB18E2_25     |     8|
|37    |RAMB18E2_26     |     8|
|38    |RAMB18E2_27     |     8|
|39    |RAMB18E2_28     |     8|
|40    |RAMB18E2_29     |     8|
|41    |RAMB18E2_3      |     8|
|42    |RAMB18E2_30     |     8|
|43    |RAMB18E2_31     |     8|
|44    |RAMB18E2_32     |     8|
|45    |RAMB18E2_33     |     8|
|46    |RAMB18E2_34     |     8|
|47    |RAMB18E2_35     |     8|
|48    |RAMB18E2_36     |     8|
|49    |RAMB18E2_37     |     8|
|50    |RAMB18E2_38     |     8|
|51    |RAMB18E2_39     |     8|
|52    |RAMB18E2_4      |     8|
|53    |RAMB18E2_40     |     8|
|54    |RAMB18E2_41     |     8|
|55    |RAMB18E2_42     |     8|
|56    |RAMB18E2_43     |     8|
|57    |RAMB18E2_44     |     8|
|58    |RAMB18E2_45     |     8|
|59    |RAMB18E2_46     |     8|
|60    |RAMB18E2_47     |     8|
|61    |RAMB18E2_5      |     8|
|62    |RAMB18E2_6      |     8|
|63    |RAMB18E2_7      |     8|
|64    |RAMB18E2_8      |     8|
|65    |RAMB18E2_9      |     8|
|66    |SRL16E          |   260|
|67    |SRLC32E         |   504|
|68    |FDCE            | 20528|
|69    |FDPE            |  1240|
|70    |FDRE            | 50224|
|71    |FDSE            |   580|
|72    |LD              |    36|
+------+----------------+------+

Report Instance Areas: 
+------+----------------------------------------+--------------------------------------------------------------------------------------------+-------+
|      |Instance                                |Module                                                                                      |Cells  |
+------+----------------------------------------+--------------------------------------------------------------------------------------------+-------+
|1     |top                                     |                                                                                            | 175472|
|2     |  inst                                  |Simulated_Load_IP_Core                                                                      | 175472|
|3     |    u0                                  |switch_elements                                                                             | 175472|
|4     |      \activity_blocks[0].switch        |switch_elements0__1                                                                         |  43836|
|5     |        \activity_blocks[0].switch      |ava_1021                                                                                    |   7946|
|6     |        \activity_blocks[0].switchR     |RSACypher_1022                                                                              |   1105|
|7     |          modmultiply                   |modmult_1394                                                                                |    434|
|8     |          modsqr                        |modmult_1395                                                                                |    467|
|9     |        \activity_blocks[0].switchX     |control_1023                                                                                |   5431|
|10    |          hashsha256                    |sha256_1391                                                                                 |   2240|
|11    |            ct2                         |c4b_1392                                                                                    |    105|
|12    |            ct3                         |c6b_1393                                                                                    |     75|
|13    |        \activity_blocks[0].switchdct   |fdct__parameterized0_1024                                                                   |   5198|
|14    |          dct_mod                       |dct_1253                                                                                    |   3666|
|15    |            dct_block_0                 |dctub_1255                                                                                  |    276|
|16    |              dct_unit_0                |dctu_1375                                                                                   |     34|
|17    |                macu                    |dct_mac_1390                                                                                |     31|
|18    |                  mult_res_reg          |\dct_block_0/dct_unit_0/macu/mult_res_reg_funnel__195                                       |      8|
|19    |              dct_unit_1                |dctu__parameterized0_1376                                                                   |     34|
|20    |                macu                    |dct_mac_1389                                                                                |     31|
|21    |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__92   |      8|
|22    |              dct_unit_2                |dctu__parameterized1_1377                                                                   |     35|
|23    |                macu                    |dct_mac_1388                                                                                |     31|
|24    |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__25   |      8|
|25    |              dct_unit_3                |dctu__parameterized2_1378                                                                   |     34|
|26    |                macu                    |dct_mac_1387                                                                                |     31|
|27    |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__85   |      8|
|28    |              dct_unit_4                |dctu__parameterized3_1379                                                                   |     36|
|29    |                macu                    |dct_mac_1386                                                                                |     32|
|30    |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__4    |      8|
|31    |              dct_unit_5                |dctu__parameterized4_1380                                                                   |     34|
|32    |                macu                    |dct_mac_1385                                                                                |     31|
|33    |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__13   |      8|
|34    |              dct_unit_6                |dctu__parameterized5_1381                                                                   |     35|
|35    |                macu                    |dct_mac_1384                                                                                |     31|
|36    |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__3    |      8|
|37    |              dct_unit_7                |dctu__parameterized6_1382                                                                   |     34|
|38    |                macu                    |dct_mac_1383                                                                                |     31|
|39    |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__39   |      8|
|40    |            dct_block_1                 |dctub__parameterized0_1256                                                                  |    272|
|41    |              dct_unit_0                |dctu__parameterized7_1359                                                                   |     34|
|42    |                macu                    |dct_mac_1374                                                                                |     31|
|43    |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__32   |      8|
|44    |              dct_unit_1                |dctu__parameterized8_1360                                                                   |     34|
|45    |                macu                    |dct_mac_1373                                                                                |     31|
|46    |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__11   |      8|
|47    |              dct_unit_2                |dctu__parameterized9_1361                                                                   |     34|
|48    |                macu                    |dct_mac_1372                                                                                |     31|
|49    |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__10   |      8|
|50    |              dct_unit_3                |dctu__parameterized10_1362                                                                  |     34|
|51    |                macu                    |dct_mac_1371                                                                                |     31|
|52    |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__94   |      8|
|53    |              dct_unit_4                |dctu__parameterized11_1363                                                                  |     34|
|54    |                macu                    |dct_mac_1370                                                                                |     31|
|55    |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel       |      8|
|56    |              dct_unit_5                |dctu__parameterized12_1364                                                                  |     34|
|57    |                macu                    |dct_mac_1369                                                                                |     31|
|58    |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__93   |      8|
|59    |              dct_unit_6                |dctu__parameterized13_1365                                                                  |     34|
|60    |                macu                    |dct_mac_1368                                                                                |     31|
|61    |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__4    |      8|
|62    |              dct_unit_7                |dctu__parameterized14_1366                                                                  |     34|
|63    |                macu                    |dct_mac_1367                                                                                |     31|
|64    |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__1    |      8|
|65    |            dct_block_2                 |dctub__parameterized1_1257                                                                  |    276|
|66    |              dct_unit_0                |dctu__parameterized15_1343                                                                  |     35|
|67    |                macu                    |dct_mac_1358                                                                                |     31|
|68    |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__23   |      8|
|69    |              dct_unit_1                |dctu__parameterized16_1344                                                                  |     34|
|70    |                macu                    |dct_mac_1357                                                                                |     31|
|71    |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__88   |      8|
|72    |              dct_unit_2                |dctu__parameterized17_1345                                                                  |     35|
|73    |                macu                    |dct_mac_1356                                                                                |     31|
|74    |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__21   |      8|
|75    |              dct_unit_3                |dctu__parameterized18_1346                                                                  |     34|
|76    |                macu                    |dct_mac_1355                                                                                |     31|
|77    |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__72   |      8|
|78    |              dct_unit_4                |dctu__parameterized19_1347                                                                  |     35|
|79    |                macu                    |dct_mac_1354                                                                                |     31|
|80    |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__18   |      8|
|81    |              dct_unit_5                |dctu__parameterized20_1348                                                                  |     34|
|82    |                macu                    |dct_mac_1353                                                                                |     31|
|83    |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__62   |      8|
|84    |              dct_unit_6                |dctu__parameterized21_1349                                                                  |     35|
|85    |                macu                    |dct_mac_1352                                                                                |     31|
|86    |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__14   |      8|
|87    |              dct_unit_7                |dctu__parameterized22_1350                                                                  |     34|
|88    |                macu                    |dct_mac_1351                                                                                |     31|
|89    |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__43   |      8|
|90    |            dct_block_3                 |dctub__parameterized2_1258                                                                  |    272|
|91    |              dct_unit_0                |dctu__parameterized23_1327                                                                  |     34|
|92    |                macu                    |dct_mac_1342                                                                                |     31|
|93    |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__40   |      8|
|94    |              dct_unit_1                |dctu__parameterized24_1328                                                                  |     34|
|95    |                macu                    |dct_mac_1341                                                                                |     31|
|96    |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__37   |      8|
|97    |              dct_unit_2                |dctu__parameterized25_1329                                                                  |     34|
|98    |                macu                    |dct_mac_1340                                                                                |     31|
|99    |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__29   |      8|
|100   |              dct_unit_3                |dctu__parameterized26_1330                                                                  |     34|
|101   |                macu                    |dct_mac_1339                                                                                |     31|
|102   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__26   |      8|
|103   |              dct_unit_4                |dctu__parameterized27_1331                                                                  |     34|
|104   |                macu                    |dct_mac_1338                                                                                |     31|
|105   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__23   |      8|
|106   |              dct_unit_5                |dctu__parameterized28_1332                                                                  |     34|
|107   |                macu                    |dct_mac_1337                                                                                |     31|
|108   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__19   |      8|
|109   |              dct_unit_6                |dctu__parameterized29_1333                                                                  |     34|
|110   |                macu                    |dct_mac_1336                                                                                |     31|
|111   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__17   |      8|
|112   |              dct_unit_7                |dctu__parameterized30_1334                                                                  |     34|
|113   |                macu                    |dct_mac_1335                                                                                |     31|
|114   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__14   |      8|
|115   |            dct_block_4                 |dctub__parameterized3_1259                                                                  |    277|
|116   |              dct_unit_0                |dctu__parameterized31_1311                                                                  |     36|
|117   |                macu                    |dct_mac_1326                                                                                |     32|
|118   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__2    |      8|
|119   |              dct_unit_1                |dctu__parameterized32_1312                                                                  |     34|
|120   |                macu                    |dct_mac_1325                                                                                |     31|
|121   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__8    |      8|
|122   |              dct_unit_2                |dctu__parameterized33_1313                                                                  |     35|
|123   |                macu                    |dct_mac_1324                                                                                |     31|
|124   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__26   |      8|
|125   |              dct_unit_3                |dctu__parameterized34_1314                                                                  |     34|
|126   |                macu                    |dct_mac_1323                                                                                |     31|
|127   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__86   |      8|
|128   |              dct_unit_4                |dctu__parameterized35_1315                                                                  |     35|
|129   |                macu                    |dct_mac_1322                                                                                |     31|
|130   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__17   |      8|
|131   |              dct_unit_5                |dctu__parameterized36_1316                                                                  |     34|
|132   |                macu                    |dct_mac_1321                                                                                |     31|
|133   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__64   |      8|
|134   |              dct_unit_6                |dctu__parameterized37_1317                                                                  |     35|
|135   |                macu                    |dct_mac_1320                                                                                |     31|
|136   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__12   |      8|
|137   |              dct_unit_7                |dctu__parameterized38_1318                                                                  |     34|
|138   |                macu                    |dct_mac_1319                                                                                |     31|
|139   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__42   |      8|
|140   |            dct_block_5                 |dctub__parameterized4_1260                                                                  |    272|
|141   |              dct_unit_0                |dctu__parameterized39_1295                                                                  |     34|
|142   |                macu                    |dct_mac_1310                                                                                |     31|
|143   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__66   |      8|
|144   |              dct_unit_1                |dctu__parameterized40_1296                                                                  |     34|
|145   |                macu                    |dct_mac_1309                                                                                |     31|
|146   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__63   |      8|
|147   |              dct_unit_2                |dctu__parameterized41_1297                                                                  |     34|
|148   |                macu                    |dct_mac_1308                                                                                |     31|
|149   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__61   |      8|
|150   |              dct_unit_3                |dctu__parameterized42_1298                                                                  |     34|
|151   |                macu                    |dct_mac_1307                                                                                |     31|
|152   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__58   |      8|
|153   |              dct_unit_4                |dctu__parameterized43_1299                                                                  |     34|
|154   |                macu                    |dct_mac_1306                                                                                |     31|
|155   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__55   |      8|
|156   |              dct_unit_5                |dctu__parameterized44_1300                                                                  |     34|
|157   |                macu                    |dct_mac_1305                                                                                |     31|
|158   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__52   |      8|
|159   |              dct_unit_6                |dctu__parameterized45_1301                                                                  |     34|
|160   |                macu                    |dct_mac_1304                                                                                |     31|
|161   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__50   |      8|
|162   |              dct_unit_7                |dctu__parameterized46_1302                                                                  |     34|
|163   |                macu                    |dct_mac_1303                                                                                |     31|
|164   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__47   |      8|
|165   |            dct_block_6                 |dctub__parameterized5_1261                                                                  |    276|
|166   |              dct_unit_0                |dctu__parameterized47_1279                                                                  |     35|
|167   |                macu                    |dct_mac_1294                                                                                |     31|
|168   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__10   |      8|
|169   |              dct_unit_1                |dctu__parameterized48_1280                                                                  |     34|
|170   |                macu                    |dct_mac_1293                                                                                |     31|
|171   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__28   |      8|
|172   |              dct_unit_2                |dctu__parameterized49_1281                                                                  |     35|
|173   |                macu                    |dct_mac_1292                                                                                |     31|
|174   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__6    |      8|
|175   |              dct_unit_3                |dctu__parameterized50_1282                                                                  |     34|
|176   |                macu                    |dct_mac_1291                                                                                |     31|
|177   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__12   |      8|
|178   |              dct_unit_4                |dctu__parameterized51_1283                                                                  |     35|
|179   |                macu                    |dct_mac_1290                                                                                |     31|
|180   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel       |      8|
|181   |              dct_unit_5                |dctu__parameterized52_1284                                                                  |     34|
|182   |                macu                    |dct_mac_1289                                                                                |     31|
|183   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__91   |      8|
|184   |              dct_unit_6                |dctu__parameterized53_1285                                                                  |     35|
|185   |                macu                    |dct_mac_1288                                                                                |     31|
|186   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__20   |      8|
|187   |              dct_unit_7                |dctu__parameterized54_1286                                                                  |     34|
|188   |                macu                    |dct_mac_1287                                                                                |     31|
|189   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__76   |      8|
|190   |            dct_block_7                 |dctub__parameterized6_1262                                                                  |    272|
|191   |              dct_unit_0                |dctu__parameterized55_1263                                                                  |     34|
|192   |                macu                    |dct_mac_1278                                                                                |     31|
|193   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__71   |      8|
|194   |              dct_unit_1                |dctu__parameterized56_1264                                                                  |     34|
|195   |                macu                    |dct_mac_1277                                                                                |     31|
|196   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__67   |      8|
|197   |              dct_unit_2                |dctu__parameterized57_1265                                                                  |     34|
|198   |                macu                    |dct_mac_1276                                                                                |     31|
|199   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__60   |      8|
|200   |              dct_unit_3                |dctu__parameterized58_1266                                                                  |     34|
|201   |                macu                    |dct_mac_1275                                                                                |     31|
|202   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__51   |      8|
|203   |              dct_unit_4                |dctu__parameterized59_1267                                                                  |     34|
|204   |                macu                    |dct_mac_1274                                                                                |     31|
|205   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__49   |      8|
|206   |              dct_unit_5                |dctu__parameterized60_1268                                                                  |     34|
|207   |                macu                    |dct_mac_1273                                                                                |     31|
|208   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__44   |      8|
|209   |              dct_unit_6                |dctu__parameterized61_1269                                                                  |     34|
|210   |                macu                    |dct_mac_1272                                                                                |     31|
|211   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__36   |      8|
|212   |              dct_unit_7                |dctu__parameterized62_1270                                                                  |     34|
|213   |                macu                    |dct_mac_1271                                                                                |     31|
|214   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__33   |      8|
|215   |          zigzag_mod                    |zigzag_1254                                                                                 |   1532|
|216   |        \activity_blocks[0].switchdes   |des3_1025                                                                                   |  11232|
|217   |          u0                            |des_1208                                                                                    |   3213|
|218   |            u10                         |crp_1239                                                                                    |     48|
|219   |            u11                         |crp_1240                                                                                    |     48|
|220   |            u12                         |crp_1241                                                                                    |     48|
|221   |            u13                         |crp_1242                                                                                    |     48|
|222   |            u14                         |crp_1243                                                                                    |     48|
|223   |            u15                         |crp_1244                                                                                    |     48|
|224   |            u3                          |crp_1245                                                                                    |     48|
|225   |            u4                          |crp_1246                                                                                    |     48|
|226   |            u5                          |crp_1247                                                                                    |     48|
|227   |            u6                          |crp_1248                                                                                    |     48|
|228   |            u7                          |crp_1249                                                                                    |     48|
|229   |            u8                          |crp_1250                                                                                    |     48|
|230   |            u9                          |crp_1251                                                                                    |     48|
|231   |            uk                          |key_sel_1252                                                                                |    840|
|232   |          u1                            |des_1209                                                                                    |   3599|
|233   |            u10                         |crp_1225                                                                                    |     46|
|234   |            u11                         |crp_1226                                                                                    |     47|
|235   |            u12                         |crp_1227                                                                                    |     47|
|236   |            u13                         |crp_1228                                                                                    |     48|
|237   |            u14                         |crp_1229                                                                                    |     48|
|238   |            u15                         |crp_1230                                                                                    |     45|
|239   |            u3                          |crp_1231                                                                                    |     47|
|240   |            u4                          |crp_1232                                                                                    |     47|
|241   |            u5                          |crp_1233                                                                                    |     46|
|242   |            u6                          |crp_1234                                                                                    |     48|
|243   |            u7                          |crp_1235                                                                                    |     45|
|244   |            u8                          |crp_1236                                                                                    |     45|
|245   |            u9                          |crp_1237                                                                                    |     48|
|246   |            uk                          |key_sel_1238                                                                                |   1170|
|247   |          u2                            |des_1210                                                                                    |   3782|
|248   |            u10                         |crp_1211                                                                                    |     48|
|249   |            u11                         |crp_1212                                                                                    |     48|
|250   |            u12                         |crp_1213                                                                                    |     48|
|251   |            u13                         |crp_1214                                                                                    |     48|
|252   |            u14                         |crp_1215                                                                                    |     48|
|253   |            u15                         |crp_1216                                                                                    |     48|
|254   |            u3                          |crp_1217                                                                                    |     48|
|255   |            u4                          |crp_1218                                                                                    |     48|
|256   |            u5                          |crp_1219                                                                                    |     48|
|257   |            u6                          |crp_1220                                                                                    |     48|
|258   |            u7                          |crp_1221                                                                                    |     48|
|259   |            u8                          |crp_1222                                                                                    |     48|
|260   |            u9                          |crp_1223                                                                                    |     48|
|261   |            uk                          |key_sel_1224                                                                                |   1315|
|262   |        \activity_blocks[0].switcher    |PID_1026                                                                                    |   1228|
|263   |          multiplier_16x16bit_pipelined |multiplier_16x16bit_pipelined_1207                                                          |    649|
|264   |        \activity_blocks[0].switcherY   |fir_filter_1027                                                                             |   3111|
|265   |          \mpy_struct[0].m              |lpm_mult0_1182                                                                              |     94|
|266   |          \mpy_struct[10].m             |lpm_mult0_1183                                                                              |     94|
|267   |          \mpy_struct[11].m             |lpm_mult0_1184                                                                              |     94|
|268   |          \mpy_struct[12].m             |lpm_mult0_1185                                                                              |     94|
|269   |          \mpy_struct[13].m             |lpm_mult0_1186                                                                              |     94|
|270   |          \mpy_struct[14].m             |lpm_mult0_1187                                                                              |     94|
|271   |          \mpy_struct[15].m             |lpm_mult0_1188                                                                              |     94|
|272   |          \mpy_struct[16].m             |lpm_mult0_1189                                                                              |     94|
|273   |          \mpy_struct[17].m             |lpm_mult0_1190                                                                              |     94|
|274   |          \mpy_struct[18].m             |lpm_mult0_1191                                                                              |     94|
|275   |          \mpy_struct[19].m             |lpm_mult0_1192                                                                              |     94|
|276   |          \mpy_struct[1].m              |lpm_mult0_1193                                                                              |     94|
|277   |          \mpy_struct[20].m             |lpm_mult0_1194                                                                              |     94|
|278   |          \mpy_struct[21].m             |lpm_mult0_1195                                                                              |     94|
|279   |          \mpy_struct[22].m             |lpm_mult0_1196                                                                              |     94|
|280   |          \mpy_struct[23].m             |lpm_mult0_1197                                                                              |     94|
|281   |          \mpy_struct[24].m             |lpm_mult0_1198                                                                              |     94|
|282   |          \mpy_struct[2].m              |lpm_mult0_1199                                                                              |     94|
|283   |          \mpy_struct[3].m              |lpm_mult0_1200                                                                              |     94|
|284   |          \mpy_struct[4].m              |lpm_mult0_1201                                                                              |     94|
|285   |          \mpy_struct[5].m              |lpm_mult0_1202                                                                              |     94|
|286   |          \mpy_struct[6].m              |lpm_mult0_1203                                                                              |     94|
|287   |          \mpy_struct[7].m              |lpm_mult0_1204                                                                              |     94|
|288   |          \mpy_struct[8].m              |lpm_mult0_1205                                                                              |     94|
|289   |          \mpy_struct[9].m              |lpm_mult0_1206                                                                              |     94|
|290   |        \activity_blocks[0].switchtjpg  |jpeg_encoder_1028                                                                           |   4097|
|291   |          fdct_zigzag                   |fdct_1035                                                                                   |   3799|
|292   |            dct_mod                     |dct_1044                                                                                    |   3669|
|293   |              dct_block_0               |dctub_1046                                                                                  |    276|
|294   |                dct_unit_0              |dctu_1166                                                                                   |     34|
|295   |                  macu                  |dct_mac_1181                                                                                |     31|
|296   |                    mult_res_reg        |\dct_block_0/dct_unit_0/macu/mult_res_reg_funnel__146                                       |      8|
|297   |                dct_unit_1              |dctu__parameterized0_1167                                                                   |     34|
|298   |                  macu                  |dct_mac_1180                                                                                |     31|
|299   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__77   |      8|
|300   |                dct_unit_2              |dctu__parameterized1_1168                                                                   |     35|
|301   |                  macu                  |dct_mac_1179                                                                                |     31|
|302   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__16   |      8|
|303   |                dct_unit_3              |dctu__parameterized2_1169                                                                   |     34|
|304   |                  macu                  |dct_mac_1178                                                                                |     31|
|305   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__69   |      8|
|306   |                dct_unit_4              |dctu__parameterized3_1170                                                                   |     36|
|307   |                  macu                  |dct_mac_1177                                                                                |     32|
|308   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__15   |      8|
|309   |                dct_unit_5              |dctu__parameterized4_1171                                                                   |     34|
|310   |                  macu                  |dct_mac_1176                                                                                |     31|
|311   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__25   |      8|
|312   |                dct_unit_6              |dctu__parameterized5_1172                                                                   |     35|
|313   |                  macu                  |dct_mac_1175                                                                                |     31|
|314   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__29   |      8|
|315   |                dct_unit_7              |dctu__parameterized6_1173                                                                   |     34|
|316   |                  macu                  |dct_mac_1174                                                                                |     31|
|317   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__3    |      8|
|318   |              dct_block_1               |dctub__parameterized0_1047                                                                  |    272|
|319   |                dct_unit_0              |dctu__parameterized7_1150                                                                   |     34|
|320   |                  macu                  |dct_mac_1165                                                                                |     31|
|321   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__83   |      8|
|322   |                dct_unit_1              |dctu__parameterized8_1151                                                                   |     34|
|323   |                  macu                  |dct_mac_1164                                                                                |     31|
|324   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__24   |      8|
|325   |                dct_unit_2              |dctu__parameterized9_1152                                                                   |     34|
|326   |                  macu                  |dct_mac_1163                                                                                |     31|
|327   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__59   |      8|
|328   |                dct_unit_3              |dctu__parameterized10_1153                                                                  |     34|
|329   |                  macu                  |dct_mac_1162                                                                                |     31|
|330   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__56   |      8|
|331   |                dct_unit_4              |dctu__parameterized11_1154                                                                  |     34|
|332   |                  macu                  |dct_mac_1161                                                                                |     31|
|333   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__54   |      8|
|334   |                dct_unit_5              |dctu__parameterized12_1155                                                                  |     34|
|335   |                  macu                  |dct_mac_1160                                                                                |     31|
|336   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__68   |      8|
|337   |                dct_unit_6              |dctu__parameterized13_1156                                                                  |     34|
|338   |                  macu                  |dct_mac_1159                                                                                |     31|
|339   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__41   |      8|
|340   |                dct_unit_7              |dctu__parameterized14_1157                                                                  |     34|
|341   |                  macu                  |dct_mac_1158                                                                                |     31|
|342   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__35   |      8|
|343   |              dct_block_2               |dctub__parameterized1_1048                                                                  |    276|
|344   |                dct_unit_0              |dctu__parameterized15_1134                                                                  |     35|
|345   |                  macu                  |dct_mac_1149                                                                                |     31|
|346   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__5    |      8|
|347   |                dct_unit_1              |dctu__parameterized16_1135                                                                  |     34|
|348   |                  macu                  |dct_mac_1148                                                                                |     31|
|349   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__45   |      8|
|350   |                dct_unit_2              |dctu__parameterized17_1136                                                                  |     35|
|351   |                  macu                  |dct_mac_1147                                                                                |     31|
|352   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__8    |      8|
|353   |                dct_unit_3              |dctu__parameterized18_1137                                                                  |     34|
|354   |                  macu                  |dct_mac_1146                                                                                |     31|
|355   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__30   |      8|
|356   |                dct_unit_4              |dctu__parameterized19_1138                                                                  |     35|
|357   |                  macu                  |dct_mac_1145                                                                                |     31|
|358   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__28   |      8|
|359   |                dct_unit_5              |dctu__parameterized20_1139                                                                  |     34|
|360   |                  macu                  |dct_mac_1144                                                                                |     31|
|361   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__34   |      8|
|362   |                dct_unit_6              |dctu__parameterized21_1140                                                                  |     35|
|363   |                  macu                  |dct_mac_1143                                                                                |     31|
|364   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__22   |      8|
|365   |                dct_unit_7              |dctu__parameterized22_1141                                                                  |     34|
|366   |                  macu                  |dct_mac_1142                                                                                |     31|
|367   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__89   |      8|
|368   |              dct_block_3               |dctub__parameterized2_1049                                                                  |    272|
|369   |                dct_unit_0              |dctu__parameterized23_1118                                                                  |     34|
|370   |                  macu                  |dct_mac_1133                                                                                |     31|
|371   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__75   |      8|
|372   |                dct_unit_1              |dctu__parameterized24_1119                                                                  |     34|
|373   |                  macu                  |dct_mac_1132                                                                                |     31|
|374   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__81   |      8|
|375   |                dct_unit_2              |dctu__parameterized25_1120                                                                  |     34|
|376   |                  macu                  |dct_mac_1131                                                                                |     31|
|377   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__82   |      8|
|378   |                dct_unit_3              |dctu__parameterized26_1121                                                                  |     34|
|379   |                  macu                  |dct_mac_1130                                                                                |     31|
|380   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__73   |      8|
|381   |                dct_unit_4              |dctu__parameterized27_1122                                                                  |     34|
|382   |                  macu                  |dct_mac_1129                                                                                |     31|
|383   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__70   |      8|
|384   |                dct_unit_5              |dctu__parameterized28_1123                                                                  |     34|
|385   |                  macu                  |dct_mac_1128                                                                                |     31|
|386   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__65   |      8|
|387   |                dct_unit_6              |dctu__parameterized29_1124                                                                  |     34|
|388   |                  macu                  |dct_mac_1127                                                                                |     31|
|389   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__87   |      8|
|390   |                dct_unit_7              |dctu__parameterized30_1125                                                                  |     34|
|391   |                  macu                  |dct_mac_1126                                                                                |     31|
|392   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__90   |      8|
|393   |              dct_block_4               |dctub__parameterized3_1050                                                                  |    277|
|394   |                dct_unit_0              |dctu__parameterized31_1102                                                                  |     36|
|395   |                  macu                  |dct_mac_1117                                                                                |     32|
|396   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__19   |      8|
|397   |                dct_unit_1              |dctu__parameterized32_1103                                                                  |     34|
|398   |                  macu                  |dct_mac_1116                                                                                |     31|
|399   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__84   |      8|
|400   |                dct_unit_2              |dctu__parameterized33_1104                                                                  |     35|
|401   |                  macu                  |dct_mac_1115                                                                                |     31|
|402   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__27   |      8|
|403   |                dct_unit_3              |dctu__parameterized34_1105                                                                  |     34|
|404   |                  macu                  |dct_mac_1114                                                                                |     31|
|405   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__79   |      8|
|406   |                dct_unit_4              |dctu__parameterized35_1106                                                                  |     35|
|407   |                  macu                  |dct_mac_1113                                                                                |     31|
|408   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__13   |      8|
|409   |                dct_unit_5              |dctu__parameterized36_1107                                                                  |     34|
|410   |                  macu                  |dct_mac_1112                                                                                |     31|
|411   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__57   |      8|
|412   |                dct_unit_6              |dctu__parameterized37_1108                                                                  |     35|
|413   |                  macu                  |dct_mac_1111                                                                                |     31|
|414   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__11   |      8|
|415   |                dct_unit_7              |dctu__parameterized38_1109                                                                  |     34|
|416   |                  macu                  |dct_mac_1110                                                                                |     31|
|417   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__38   |      8|
|418   |              dct_block_5               |dctub__parameterized4_1051                                                                  |    272|
|419   |                dct_unit_0              |dctu__parameterized39_1086                                                                  |     34|
|420   |                  macu                  |dct_mac_1101                                                                                |     31|
|421   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__80   |      8|
|422   |                dct_unit_1              |dctu__parameterized40_1087                                                                  |     34|
|423   |                  macu                  |dct_mac_1100                                                                                |     31|
|424   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__74   |      8|
|425   |                dct_unit_2              |dctu__parameterized41_1088                                                                  |     34|
|426   |                  macu                  |dct_mac_1099                                                                                |     31|
|427   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__16   |      8|
|428   |                dct_unit_3              |dctu__parameterized42_1089                                                                  |     34|
|429   |                  macu                  |dct_mac_1098                                                                                |     31|
|430   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__6    |      8|
|431   |                dct_unit_4              |dctu__parameterized43_1090                                                                  |     34|
|432   |                  macu                  |dct_mac_1097                                                                                |     31|
|433   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__48   |      8|
|434   |                dct_unit_5              |dctu__parameterized44_1091                                                                  |     34|
|435   |                  macu                  |dct_mac_1096                                                                                |     31|
|436   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__46   |      8|
|437   |                dct_unit_6              |dctu__parameterized45_1092                                                                  |     34|
|438   |                  macu                  |dct_mac_1095                                                                                |     31|
|439   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__78   |      8|
|440   |                dct_unit_7              |dctu__parameterized46_1093                                                                  |     34|
|441   |                  macu                  |dct_mac_1094                                                                                |     31|
|442   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__53   |      8|
|443   |              dct_block_6               |dctub__parameterized5_1052                                                                  |    276|
|444   |                dct_unit_0              |dctu__parameterized47_1070                                                                  |     35|
|445   |                  macu                  |dct_mac_1085                                                                                |     31|
|446   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__9    |      8|
|447   |                dct_unit_1              |dctu__parameterized48_1071                                                                  |     34|
|448   |                  macu                  |dct_mac_1084                                                                                |     31|
|449   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__18   |      8|
|450   |                dct_unit_2              |dctu__parameterized49_1072                                                                  |     35|
|451   |                  macu                  |dct_mac_1083                                                                                |     31|
|452   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__7    |      8|
|453   |                dct_unit_3              |dctu__parameterized50_1073                                                                  |     34|
|454   |                  macu                  |dct_mac_1082                                                                                |     31|
|455   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__27   |      8|
|456   |                dct_unit_4              |dctu__parameterized51_1074                                                                  |     35|
|457   |                  macu                  |dct_mac_1081                                                                                |     31|
|458   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__1    |      8|
|459   |                dct_unit_5              |dctu__parameterized52_1075                                                                  |     34|
|460   |                  macu                  |dct_mac_1080                                                                                |     31|
|461   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__5    |      8|
|462   |                dct_unit_6              |dctu__parameterized53_1076                                                                  |     35|
|463   |                  macu                  |dct_mac_1079                                                                                |     31|
|464   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__24   |      8|
|465   |                dct_unit_7              |dctu__parameterized54_1077                                                                  |     34|
|466   |                  macu                  |dct_mac_1078                                                                                |     31|
|467   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__15   |      8|
|468   |              dct_block_7               |dctub__parameterized6_1053                                                                  |    272|
|469   |                dct_unit_0              |dctu__parameterized55_1054                                                                  |     34|
|470   |                  macu                  |dct_mac_1069                                                                                |     31|
|471   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__31   |      8|
|472   |                dct_unit_1              |dctu__parameterized56_1055                                                                  |     34|
|473   |                  macu                  |dct_mac_1068                                                                                |     31|
|474   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__22   |      8|
|475   |                dct_unit_2              |dctu__parameterized57_1056                                                                  |     34|
|476   |                  macu                  |dct_mac_1067                                                                                |     31|
|477   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__20   |      8|
|478   |                dct_unit_3              |dctu__parameterized58_1057                                                                  |     34|
|479   |                  macu                  |dct_mac_1066                                                                                |     31|
|480   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__21   |      8|
|481   |                dct_unit_4              |dctu__parameterized59_1058                                                                  |     34|
|482   |                  macu                  |dct_mac_1065                                                                                |     31|
|483   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__2    |      8|
|484   |                dct_unit_5              |dctu__parameterized60_1059                                                                  |     34|
|485   |                  macu                  |dct_mac_1064                                                                                |     31|
|486   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__95   |      8|
|487   |                dct_unit_6              |dctu__parameterized61_1060                                                                  |     34|
|488   |                  macu                  |dct_mac_1063                                                                                |     31|
|489   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__7    |      8|
|490   |                dct_unit_7              |dctu__parameterized62_1061                                                                  |     34|
|491   |                  macu                  |dct_mac_1062                                                                                |     31|
|492   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__9    |      8|
|493   |            zigzag_mod                  |zigzag_1045                                                                                 |    130|
|494   |          qnr                           |jpeg_qnr_1036                                                                               |     55|
|495   |            divider                     |div_su_1043                                                                                 |      8|
|496   |          rle                           |jpeg_rle_1037                                                                               |    242|
|497   |            rle                         |jpeg_rle1_1038                                                                              |     56|
|498   |            rz1                         |jpeg_rzs_1039                                                                               |     47|
|499   |            rz2                         |jpeg_rzs_1040                                                                               |     47|
|500   |            rz3                         |jpeg_rzs_1041                                                                               |     47|
|501   |            rz4                         |jpeg_rzs_1042                                                                               |     44|
|502   |        \activity_blocks[0].switchtlvl  |top_level_1029                                                                              |   4097|
|503   |          \rng_array[1].rng             |rng_width512_taps4_1031                                                                     |   1024|
|504   |          \rng_array[2].rng             |rng_width512_taps4__parameterized1_1032                                                     |   1024|
|505   |          \rng_array[3].rng             |rng_width512_taps4__parameterized3_1033                                                     |   1025|
|506   |          \rng_array[4].rng             |rng_width512_taps4__parameterized5_1034                                                     |   1024|
|507   |        \activity_blocks[0].switchv     |B1_1030                                                                                     |    316|
|508   |      \activity_blocks[1].switch        |switch_elements0__2                                                                         |  43836|
|509   |        \activity_blocks[0].switch      |ava_646                                                                                     |   7946|
|510   |        \activity_blocks[0].switchR     |RSACypher_647                                                                               |   1105|
|511   |          modmultiply                   |modmult_1019                                                                                |    434|
|512   |          modsqr                        |modmult_1020                                                                                |    467|
|513   |        \activity_blocks[0].switchX     |control_648                                                                                 |   5431|
|514   |          hashsha256                    |sha256_1016                                                                                 |   2240|
|515   |            ct2                         |c4b_1017                                                                                    |    105|
|516   |            ct3                         |c6b_1018                                                                                    |     75|
|517   |        \activity_blocks[0].switchdct   |fdct__parameterized0_649                                                                    |   5198|
|518   |          dct_mod                       |dct_878                                                                                     |   3666|
|519   |            dct_block_0                 |dctub_880                                                                                   |    276|
|520   |              dct_unit_0                |dctu_1000                                                                                   |     34|
|521   |                macu                    |dct_mac_1015                                                                                |     31|
|522   |                  mult_res_reg          |\dct_block_0/dct_unit_0/macu/mult_res_reg_funnel__293                                       |      8|
|523   |              dct_unit_1                |dctu__parameterized0_1001                                                                   |     34|
|524   |                macu                    |dct_mac_1014                                                                                |     31|
|525   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__166  |      8|
|526   |              dct_unit_2                |dctu__parameterized1_1002                                                                   |     35|
|527   |                macu                    |dct_mac_1013                                                                                |     31|
|528   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__49   |      8|
|529   |              dct_unit_3                |dctu__parameterized2_1003                                                                   |     34|
|530   |                macu                    |dct_mac_1012                                                                                |     31|
|531   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__153  |      8|
|532   |              dct_unit_4                |dctu__parameterized3_1004                                                                   |     36|
|533   |                macu                    |dct_mac_1011                                                                                |     32|
|534   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__46   |      8|
|535   |              dct_unit_5                |dctu__parameterized4_1005                                                                   |     34|
|536   |                macu                    |dct_mac_1010                                                                                |     31|
|537   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__147  |      8|
|538   |              dct_unit_6                |dctu__parameterized5_1006                                                                   |     35|
|539   |                macu                    |dct_mac_1009                                                                                |     31|
|540   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__39   |      8|
|541   |              dct_unit_7                |dctu__parameterized6_1007                                                                   |     34|
|542   |                macu                    |dct_mac_1008                                                                                |     31|
|543   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__137  |      8|
|544   |            dct_block_1                 |dctub__parameterized0_881                                                                   |    272|
|545   |              dct_unit_0                |dctu__parameterized7_984                                                                    |     34|
|546   |                macu                    |dct_mac_999                                                                                 |     31|
|547   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__135  |      8|
|548   |              dct_unit_1                |dctu__parameterized8_985                                                                    |     34|
|549   |                macu                    |dct_mac_998                                                                                 |     31|
|550   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__134  |      8|
|551   |              dct_unit_2                |dctu__parameterized9_986                                                                    |     34|
|552   |                macu                    |dct_mac_997                                                                                 |     31|
|553   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__132  |      8|
|554   |              dct_unit_3                |dctu__parameterized10_987                                                                   |     34|
|555   |                macu                    |dct_mac_996                                                                                 |     31|
|556   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__131  |      8|
|557   |              dct_unit_4                |dctu__parameterized11_988                                                                   |     34|
|558   |                macu                    |dct_mac_995                                                                                 |     31|
|559   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__128  |      8|
|560   |              dct_unit_5                |dctu__parameterized12_989                                                                   |     34|
|561   |                macu                    |dct_mac_994                                                                                 |     31|
|562   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__126  |      8|
|563   |              dct_unit_6                |dctu__parameterized13_990                                                                   |     34|
|564   |                macu                    |dct_mac_993                                                                                 |     31|
|565   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__124  |      8|
|566   |              dct_unit_7                |dctu__parameterized14_991                                                                   |     34|
|567   |                macu                    |dct_mac_992                                                                                 |     31|
|568   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__121  |      8|
|569   |            dct_block_2                 |dctub__parameterized1_882                                                                   |    276|
|570   |              dct_unit_0                |dctu__parameterized15_968                                                                   |     35|
|571   |                macu                    |dct_mac_983                                                                                 |     31|
|572   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__32   |      8|
|573   |              dct_unit_1                |dctu__parameterized16_969                                                                   |     34|
|574   |                macu                    |dct_mac_982                                                                                 |     31|
|575   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__106  |      8|
|576   |              dct_unit_2                |dctu__parameterized17_970                                                                   |     35|
|577   |                macu                    |dct_mac_981                                                                                 |     31|
|578   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__30   |      8|
|579   |              dct_unit_3                |dctu__parameterized18_971                                                                   |     34|
|580   |                macu                    |dct_mac_980                                                                                 |     31|
|581   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__96   |      8|
|582   |              dct_unit_4                |dctu__parameterized19_972                                                                   |     35|
|583   |                macu                    |dct_mac_979                                                                                 |     31|
|584   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__58   |      8|
|585   |              dct_unit_5                |dctu__parameterized20_973                                                                   |     34|
|586   |                macu                    |dct_mac_978                                                                                 |     31|
|587   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__190  |      8|
|588   |              dct_unit_6                |dctu__parameterized21_974                                                                   |     35|
|589   |                macu                    |dct_mac_977                                                                                 |     31|
|590   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__55   |      8|
|591   |              dct_unit_7                |dctu__parameterized22_975                                                                   |     34|
|592   |                macu                    |dct_mac_976                                                                                 |     31|
|593   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__187  |      8|
|594   |            dct_block_3                 |dctub__parameterized2_883                                                                   |    272|
|595   |              dct_unit_0                |dctu__parameterized23_952                                                                   |     34|
|596   |                macu                    |dct_mac_967                                                                                 |     31|
|597   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__184  |      8|
|598   |              dct_unit_1                |dctu__parameterized24_953                                                                   |     34|
|599   |                macu                    |dct_mac_966                                                                                 |     31|
|600   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__182  |      8|
|601   |              dct_unit_2                |dctu__parameterized25_954                                                                   |     34|
|602   |                macu                    |dct_mac_965                                                                                 |     31|
|603   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__180  |      8|
|604   |              dct_unit_3                |dctu__parameterized26_955                                                                   |     34|
|605   |                macu                    |dct_mac_964                                                                                 |     31|
|606   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__178  |      8|
|607   |              dct_unit_4                |dctu__parameterized27_956                                                                   |     34|
|608   |                macu                    |dct_mac_963                                                                                 |     31|
|609   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__175  |      8|
|610   |              dct_unit_5                |dctu__parameterized28_957                                                                   |     34|
|611   |                macu                    |dct_mac_962                                                                                 |     31|
|612   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__171  |      8|
|613   |              dct_unit_6                |dctu__parameterized29_958                                                                   |     34|
|614   |                macu                    |dct_mac_961                                                                                 |     31|
|615   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__168  |      8|
|616   |              dct_unit_7                |dctu__parameterized30_959                                                                   |     34|
|617   |                macu                    |dct_mac_960                                                                                 |     31|
|618   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__164  |      8|
|619   |            dct_block_4                 |dctub__parameterized3_884                                                                   |    277|
|620   |              dct_unit_0                |dctu__parameterized31_936                                                                   |     36|
|621   |                macu                    |dct_mac_951                                                                                 |     32|
|622   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__51   |      8|
|623   |              dct_unit_1                |dctu__parameterized32_937                                                                   |     34|
|624   |                macu                    |dct_mac_950                                                                                 |     31|
|625   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__160  |      8|
|626   |              dct_unit_2                |dctu__parameterized33_938                                                                   |     35|
|627   |                macu                    |dct_mac_949                                                                                 |     31|
|628   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__45   |      8|
|629   |              dct_unit_3                |dctu__parameterized34_939                                                                   |     34|
|630   |                macu                    |dct_mac_948                                                                                 |     31|
|631   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__146  |      8|
|632   |              dct_unit_4                |dctu__parameterized35_940                                                                   |     35|
|633   |                macu                    |dct_mac_947                                                                                 |     31|
|634   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__42   |      8|
|635   |              dct_unit_5                |dctu__parameterized36_941                                                                   |     34|
|636   |                macu                    |dct_mac_946                                                                                 |     31|
|637   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__139  |      8|
|638   |              dct_unit_6                |dctu__parameterized37_942                                                                   |     35|
|639   |                macu                    |dct_mac_945                                                                                 |     31|
|640   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__36   |      8|
|641   |              dct_unit_7                |dctu__parameterized38_943                                                                   |     34|
|642   |                macu                    |dct_mac_944                                                                                 |     31|
|643   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__186  |      8|
|644   |            dct_block_5                 |dctub__parameterized4_885                                                                   |    272|
|645   |              dct_unit_0                |dctu__parameterized39_920                                                                   |     34|
|646   |                macu                    |dct_mac_935                                                                                 |     31|
|647   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__183  |      8|
|648   |              dct_unit_1                |dctu__parameterized40_921                                                                   |     34|
|649   |                macu                    |dct_mac_934                                                                                 |     31|
|650   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__181  |      8|
|651   |              dct_unit_2                |dctu__parameterized41_922                                                                   |     34|
|652   |                macu                    |dct_mac_933                                                                                 |     31|
|653   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__179  |      8|
|654   |              dct_unit_3                |dctu__parameterized42_923                                                                   |     34|
|655   |                macu                    |dct_mac_932                                                                                 |     31|
|656   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__177  |      8|
|657   |              dct_unit_4                |dctu__parameterized43_924                                                                   |     34|
|658   |                macu                    |dct_mac_931                                                                                 |     31|
|659   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__174  |      8|
|660   |              dct_unit_5                |dctu__parameterized44_925                                                                   |     34|
|661   |                macu                    |dct_mac_930                                                                                 |     31|
|662   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__170  |      8|
|663   |              dct_unit_6                |dctu__parameterized45_926                                                                   |     34|
|664   |                macu                    |dct_mac_929                                                                                 |     31|
|665   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__167  |      8|
|666   |              dct_unit_7                |dctu__parameterized46_927                                                                   |     34|
|667   |                macu                    |dct_mac_928                                                                                 |     31|
|668   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__163  |      8|
|669   |            dct_block_6                 |dctub__parameterized5_886                                                                   |    276|
|670   |              dct_unit_0                |dctu__parameterized47_904                                                                   |     35|
|671   |                macu                    |dct_mac_919                                                                                 |     31|
|672   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__48   |      8|
|673   |              dct_unit_1                |dctu__parameterized48_905                                                                   |     34|
|674   |                macu                    |dct_mac_918                                                                                 |     31|
|675   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__151  |      8|
|676   |              dct_unit_2                |dctu__parameterized49_906                                                                   |     35|
|677   |                macu                    |dct_mac_917                                                                                 |     31|
|678   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__43   |      8|
|679   |              dct_unit_3                |dctu__parameterized50_907                                                                   |     34|
|680   |                macu                    |dct_mac_916                                                                                 |     31|
|681   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__141  |      8|
|682   |              dct_unit_4                |dctu__parameterized51_908                                                                   |     35|
|683   |                macu                    |dct_mac_915                                                                                 |     31|
|684   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__38   |      8|
|685   |              dct_unit_5                |dctu__parameterized52_909                                                                   |     34|
|686   |                macu                    |dct_mac_914                                                                                 |     31|
|687   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__133  |      8|
|688   |              dct_unit_6                |dctu__parameterized53_910                                                                   |     35|
|689   |                macu                    |dct_mac_913                                                                                 |     31|
|690   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__34   |      8|
|691   |              dct_unit_7                |dctu__parameterized54_911                                                                   |     34|
|692   |                macu                    |dct_mac_912                                                                                 |     31|
|693   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__123  |      8|
|694   |            dct_block_7                 |dctub__parameterized6_887                                                                   |    272|
|695   |              dct_unit_0                |dctu__parameterized55_888                                                                   |     34|
|696   |                macu                    |dct_mac_903                                                                                 |     31|
|697   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__120  |      8|
|698   |              dct_unit_1                |dctu__parameterized56_889                                                                   |     34|
|699   |                macu                    |dct_mac_902                                                                                 |     31|
|700   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__117  |      8|
|701   |              dct_unit_2                |dctu__parameterized57_890                                                                   |     34|
|702   |                macu                    |dct_mac_901                                                                                 |     31|
|703   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__114  |      8|
|704   |              dct_unit_3                |dctu__parameterized58_891                                                                   |     34|
|705   |                macu                    |dct_mac_900                                                                                 |     31|
|706   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__111  |      8|
|707   |              dct_unit_4                |dctu__parameterized59_892                                                                   |     34|
|708   |                macu                    |dct_mac_899                                                                                 |     31|
|709   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__108  |      8|
|710   |              dct_unit_5                |dctu__parameterized60_893                                                                   |     34|
|711   |                macu                    |dct_mac_898                                                                                 |     31|
|712   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__104  |      8|
|713   |              dct_unit_6                |dctu__parameterized61_894                                                                   |     34|
|714   |                macu                    |dct_mac_897                                                                                 |     31|
|715   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__102  |      8|
|716   |              dct_unit_7                |dctu__parameterized62_895                                                                   |     34|
|717   |                macu                    |dct_mac_896                                                                                 |     31|
|718   |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__100  |      8|
|719   |          zigzag_mod                    |zigzag_879                                                                                  |   1532|
|720   |        \activity_blocks[0].switchdes   |des3_650                                                                                    |  11232|
|721   |          u0                            |des_833                                                                                     |   3213|
|722   |            u10                         |crp_864                                                                                     |     48|
|723   |            u11                         |crp_865                                                                                     |     48|
|724   |            u12                         |crp_866                                                                                     |     48|
|725   |            u13                         |crp_867                                                                                     |     48|
|726   |            u14                         |crp_868                                                                                     |     48|
|727   |            u15                         |crp_869                                                                                     |     48|
|728   |            u3                          |crp_870                                                                                     |     48|
|729   |            u4                          |crp_871                                                                                     |     48|
|730   |            u5                          |crp_872                                                                                     |     48|
|731   |            u6                          |crp_873                                                                                     |     48|
|732   |            u7                          |crp_874                                                                                     |     48|
|733   |            u8                          |crp_875                                                                                     |     48|
|734   |            u9                          |crp_876                                                                                     |     48|
|735   |            uk                          |key_sel_877                                                                                 |    840|
|736   |          u1                            |des_834                                                                                     |   3599|
|737   |            u10                         |crp_850                                                                                     |     46|
|738   |            u11                         |crp_851                                                                                     |     47|
|739   |            u12                         |crp_852                                                                                     |     47|
|740   |            u13                         |crp_853                                                                                     |     48|
|741   |            u14                         |crp_854                                                                                     |     48|
|742   |            u15                         |crp_855                                                                                     |     45|
|743   |            u3                          |crp_856                                                                                     |     47|
|744   |            u4                          |crp_857                                                                                     |     47|
|745   |            u5                          |crp_858                                                                                     |     46|
|746   |            u6                          |crp_859                                                                                     |     48|
|747   |            u7                          |crp_860                                                                                     |     45|
|748   |            u8                          |crp_861                                                                                     |     45|
|749   |            u9                          |crp_862                                                                                     |     48|
|750   |            uk                          |key_sel_863                                                                                 |   1170|
|751   |          u2                            |des_835                                                                                     |   3782|
|752   |            u10                         |crp_836                                                                                     |     48|
|753   |            u11                         |crp_837                                                                                     |     48|
|754   |            u12                         |crp_838                                                                                     |     48|
|755   |            u13                         |crp_839                                                                                     |     48|
|756   |            u14                         |crp_840                                                                                     |     48|
|757   |            u15                         |crp_841                                                                                     |     48|
|758   |            u3                          |crp_842                                                                                     |     48|
|759   |            u4                          |crp_843                                                                                     |     48|
|760   |            u5                          |crp_844                                                                                     |     48|
|761   |            u6                          |crp_845                                                                                     |     48|
|762   |            u7                          |crp_846                                                                                     |     48|
|763   |            u8                          |crp_847                                                                                     |     48|
|764   |            u9                          |crp_848                                                                                     |     48|
|765   |            uk                          |key_sel_849                                                                                 |   1315|
|766   |        \activity_blocks[0].switcher    |PID_651                                                                                     |   1228|
|767   |          multiplier_16x16bit_pipelined |multiplier_16x16bit_pipelined_832                                                           |    649|
|768   |        \activity_blocks[0].switcherY   |fir_filter_652                                                                              |   3111|
|769   |          \mpy_struct[0].m              |lpm_mult0_807                                                                               |     94|
|770   |          \mpy_struct[10].m             |lpm_mult0_808                                                                               |     94|
|771   |          \mpy_struct[11].m             |lpm_mult0_809                                                                               |     94|
|772   |          \mpy_struct[12].m             |lpm_mult0_810                                                                               |     94|
|773   |          \mpy_struct[13].m             |lpm_mult0_811                                                                               |     94|
|774   |          \mpy_struct[14].m             |lpm_mult0_812                                                                               |     94|
|775   |          \mpy_struct[15].m             |lpm_mult0_813                                                                               |     94|
|776   |          \mpy_struct[16].m             |lpm_mult0_814                                                                               |     94|
|777   |          \mpy_struct[17].m             |lpm_mult0_815                                                                               |     94|
|778   |          \mpy_struct[18].m             |lpm_mult0_816                                                                               |     94|
|779   |          \mpy_struct[19].m             |lpm_mult0_817                                                                               |     94|
|780   |          \mpy_struct[1].m              |lpm_mult0_818                                                                               |     94|
|781   |          \mpy_struct[20].m             |lpm_mult0_819                                                                               |     94|
|782   |          \mpy_struct[21].m             |lpm_mult0_820                                                                               |     94|
|783   |          \mpy_struct[22].m             |lpm_mult0_821                                                                               |     94|
|784   |          \mpy_struct[23].m             |lpm_mult0_822                                                                               |     94|
|785   |          \mpy_struct[24].m             |lpm_mult0_823                                                                               |     94|
|786   |          \mpy_struct[2].m              |lpm_mult0_824                                                                               |     94|
|787   |          \mpy_struct[3].m              |lpm_mult0_825                                                                               |     94|
|788   |          \mpy_struct[4].m              |lpm_mult0_826                                                                               |     94|
|789   |          \mpy_struct[5].m              |lpm_mult0_827                                                                               |     94|
|790   |          \mpy_struct[6].m              |lpm_mult0_828                                                                               |     94|
|791   |          \mpy_struct[7].m              |lpm_mult0_829                                                                               |     94|
|792   |          \mpy_struct[8].m              |lpm_mult0_830                                                                               |     94|
|793   |          \mpy_struct[9].m              |lpm_mult0_831                                                                               |     94|
|794   |        \activity_blocks[0].switchtjpg  |jpeg_encoder_653                                                                            |   4097|
|795   |          fdct_zigzag                   |fdct_660                                                                                    |   3799|
|796   |            dct_mod                     |dct_669                                                                                     |   3669|
|797   |              dct_block_0               |dctub_671                                                                                   |    276|
|798   |                dct_unit_0              |dctu_791                                                                                    |     34|
|799   |                  macu                  |dct_mac_806                                                                                 |     31|
|800   |                    mult_res_reg        |\dct_block_0/dct_unit_0/macu/mult_res_reg_funnel__244                                       |      8|
|801   |                dct_unit_1              |dctu__parameterized0_792                                                                    |     34|
|802   |                  macu                  |dct_mac_805                                                                                 |     31|
|803   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__155  |      8|
|804   |                dct_unit_2              |dctu__parameterized1_793                                                                    |     35|
|805   |                  macu                  |dct_mac_804                                                                                 |     31|
|806   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__44   |      8|
|807   |                dct_unit_3              |dctu__parameterized2_794                                                                    |     34|
|808   |                  macu                  |dct_mac_803                                                                                 |     31|
|809   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__142  |      8|
|810   |                dct_unit_4              |dctu__parameterized3_795                                                                    |     36|
|811   |                  macu                  |dct_mac_802                                                                                 |     32|
|812   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__41   |      8|
|813   |                dct_unit_5              |dctu__parameterized4_796                                                                    |     34|
|814   |                  macu                  |dct_mac_801                                                                                 |     31|
|815   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__136  |      8|
|816   |                dct_unit_6              |dctu__parameterized5_797                                                                    |     35|
|817   |                  macu                  |dct_mac_800                                                                                 |     31|
|818   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__35   |      8|
|819   |                dct_unit_7              |dctu__parameterized6_798                                                                    |     34|
|820   |                  macu                  |dct_mac_799                                                                                 |     31|
|821   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__129  |      8|
|822   |              dct_block_1               |dctub__parameterized0_672                                                                   |    272|
|823   |                dct_unit_0              |dctu__parameterized7_775                                                                    |     34|
|824   |                  macu                  |dct_mac_790                                                                                 |     31|
|825   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__127  |      8|
|826   |                dct_unit_1              |dctu__parameterized8_776                                                                    |     34|
|827   |                  macu                  |dct_mac_789                                                                                 |     31|
|828   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__125  |      8|
|829   |                dct_unit_2              |dctu__parameterized9_777                                                                    |     34|
|830   |                  macu                  |dct_mac_788                                                                                 |     31|
|831   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__122  |      8|
|832   |                dct_unit_3              |dctu__parameterized10_778                                                                   |     34|
|833   |                  macu                  |dct_mac_787                                                                                 |     31|
|834   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__119  |      8|
|835   |                dct_unit_4              |dctu__parameterized11_779                                                                   |     34|
|836   |                  macu                  |dct_mac_786                                                                                 |     31|
|837   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__116  |      8|
|838   |                dct_unit_5              |dctu__parameterized12_780                                                                   |     34|
|839   |                  macu                  |dct_mac_785                                                                                 |     31|
|840   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__113  |      8|
|841   |                dct_unit_6              |dctu__parameterized13_781                                                                   |     34|
|842   |                  macu                  |dct_mac_784                                                                                 |     31|
|843   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__110  |      8|
|844   |                dct_unit_7              |dctu__parameterized14_782                                                                   |     34|
|845   |                  macu                  |dct_mac_783                                                                                 |     31|
|846   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__107  |      8|
|847   |              dct_block_2               |dctub__parameterized1_673                                                                   |    276|
|848   |                dct_unit_0              |dctu__parameterized15_759                                                                   |     35|
|849   |                  macu                  |dct_mac_774                                                                                 |     31|
|850   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__31   |      8|
|851   |                dct_unit_1              |dctu__parameterized16_760                                                                   |     34|
|852   |                  macu                  |dct_mac_773                                                                                 |     31|
|853   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__97   |      8|
|854   |                dct_unit_2              |dctu__parameterized17_761                                                                   |     35|
|855   |                  macu                  |dct_mac_772                                                                                 |     31|
|856   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__59   |      8|
|857   |                dct_unit_3              |dctu__parameterized18_762                                                                   |     34|
|858   |                  macu                  |dct_mac_771                                                                                 |     31|
|859   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__191  |      8|
|860   |                dct_unit_4              |dctu__parameterized19_763                                                                   |     35|
|861   |                  macu                  |dct_mac_770                                                                                 |     31|
|862   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__56   |      8|
|863   |                dct_unit_5              |dctu__parameterized20_764                                                                   |     34|
|864   |                  macu                  |dct_mac_769                                                                                 |     31|
|865   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__188  |      8|
|866   |                dct_unit_6              |dctu__parameterized21_765                                                                   |     35|
|867   |                  macu                  |dct_mac_768                                                                                 |     31|
|868   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__53   |      8|
|869   |                dct_unit_7              |dctu__parameterized22_766                                                                   |     34|
|870   |                  macu                  |dct_mac_767                                                                                 |     31|
|871   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__176  |      8|
|872   |              dct_block_3               |dctub__parameterized2_674                                                                   |    272|
|873   |                dct_unit_0              |dctu__parameterized23_743                                                                   |     34|
|874   |                  macu                  |dct_mac_758                                                                                 |     31|
|875   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__172  |      8|
|876   |                dct_unit_1              |dctu__parameterized24_744                                                                   |     34|
|877   |                  macu                  |dct_mac_757                                                                                 |     31|
|878   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__169  |      8|
|879   |                dct_unit_2              |dctu__parameterized25_745                                                                   |     34|
|880   |                  macu                  |dct_mac_756                                                                                 |     31|
|881   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__165  |      8|
|882   |                dct_unit_3              |dctu__parameterized26_746                                                                   |     34|
|883   |                  macu                  |dct_mac_755                                                                                 |     31|
|884   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__162  |      8|
|885   |                dct_unit_4              |dctu__parameterized27_747                                                                   |     34|
|886   |                  macu                  |dct_mac_754                                                                                 |     31|
|887   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__161  |      8|
|888   |                dct_unit_5              |dctu__parameterized28_748                                                                   |     34|
|889   |                  macu                  |dct_mac_753                                                                                 |     31|
|890   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__159  |      8|
|891   |                dct_unit_6              |dctu__parameterized29_749                                                                   |     34|
|892   |                  macu                  |dct_mac_752                                                                                 |     31|
|893   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__157  |      8|
|894   |                dct_unit_7              |dctu__parameterized30_750                                                                   |     34|
|895   |                  macu                  |dct_mac_751                                                                                 |     31|
|896   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__154  |      8|
|897   |              dct_block_4               |dctub__parameterized3_675                                                                   |    277|
|898   |                dct_unit_0              |dctu__parameterized31_727                                                                   |     36|
|899   |                  macu                  |dct_mac_742                                                                                 |     32|
|900   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__47   |      8|
|901   |                dct_unit_1              |dctu__parameterized32_728                                                                   |     34|
|902   |                  macu                  |dct_mac_741                                                                                 |     31|
|903   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__148  |      8|
|904   |                dct_unit_2              |dctu__parameterized33_729                                                                   |     35|
|905   |                  macu                  |dct_mac_740                                                                                 |     31|
|906   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__40   |      8|
|907   |                dct_unit_3              |dctu__parameterized34_730                                                                   |     34|
|908   |                  macu                  |dct_mac_739                                                                                 |     31|
|909   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__138  |      8|
|910   |                dct_unit_4              |dctu__parameterized35_731                                                                   |     35|
|911   |                  macu                  |dct_mac_738                                                                                 |     31|
|912   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__37   |      8|
|913   |                dct_unit_5              |dctu__parameterized36_732                                                                   |     34|
|914   |                  macu                  |dct_mac_737                                                                                 |     31|
|915   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__130  |      8|
|916   |                dct_unit_6              |dctu__parameterized37_733                                                                   |     35|
|917   |                  macu                  |dct_mac_736                                                                                 |     31|
|918   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__33   |      8|
|919   |                dct_unit_7              |dctu__parameterized38_734                                                                   |     34|
|920   |                  macu                  |dct_mac_735                                                                                 |     31|
|921   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__118  |      8|
|922   |              dct_block_5               |dctub__parameterized4_676                                                                   |    272|
|923   |                dct_unit_0              |dctu__parameterized39_711                                                                   |     34|
|924   |                  macu                  |dct_mac_726                                                                                 |     31|
|925   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__115  |      8|
|926   |                dct_unit_1              |dctu__parameterized40_712                                                                   |     34|
|927   |                  macu                  |dct_mac_725                                                                                 |     31|
|928   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__112  |      8|
|929   |                dct_unit_2              |dctu__parameterized41_713                                                                   |     34|
|930   |                  macu                  |dct_mac_724                                                                                 |     31|
|931   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__109  |      8|
|932   |                dct_unit_3              |dctu__parameterized42_714                                                                   |     34|
|933   |                  macu                  |dct_mac_723                                                                                 |     31|
|934   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__105  |      8|
|935   |                dct_unit_4              |dctu__parameterized43_715                                                                   |     34|
|936   |                  macu                  |dct_mac_722                                                                                 |     31|
|937   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__103  |      8|
|938   |                dct_unit_5              |dctu__parameterized44_716                                                                   |     34|
|939   |                  macu                  |dct_mac_721                                                                                 |     31|
|940   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__101  |      8|
|941   |                dct_unit_6              |dctu__parameterized45_717                                                                   |     34|
|942   |                  macu                  |dct_mac_720                                                                                 |     31|
|943   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__99   |      8|
|944   |                dct_unit_7              |dctu__parameterized46_718                                                                   |     34|
|945   |                  macu                  |dct_mac_719                                                                                 |     31|
|946   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__98   |      8|
|947   |              dct_block_6               |dctub__parameterized5_677                                                                   |    276|
|948   |                dct_unit_0              |dctu__parameterized47_695                                                                   |     35|
|949   |                  macu                  |dct_mac_710                                                                                 |     31|
|950   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__57   |      8|
|951   |                dct_unit_1              |dctu__parameterized48_696                                                                   |     34|
|952   |                  macu                  |dct_mac_709                                                                                 |     31|
|953   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__189  |      8|
|954   |                dct_unit_2              |dctu__parameterized49_697                                                                   |     35|
|955   |                  macu                  |dct_mac_708                                                                                 |     31|
|956   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__54   |      8|
|957   |                dct_unit_3              |dctu__parameterized50_698                                                                   |     34|
|958   |                  macu                  |dct_mac_707                                                                                 |     31|
|959   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__185  |      8|
|960   |                dct_unit_4              |dctu__parameterized51_699                                                                   |     35|
|961   |                  macu                  |dct_mac_706                                                                                 |     31|
|962   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__52   |      8|
|963   |                dct_unit_5              |dctu__parameterized52_700                                                                   |     34|
|964   |                  macu                  |dct_mac_705                                                                                 |     31|
|965   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__173  |      8|
|966   |                dct_unit_6              |dctu__parameterized53_701                                                                   |     35|
|967   |                  macu                  |dct_mac_704                                                                                 |     31|
|968   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__50   |      8|
|969   |                dct_unit_7              |dctu__parameterized54_702                                                                   |     34|
|970   |                  macu                  |dct_mac_703                                                                                 |     31|
|971   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__158  |      8|
|972   |              dct_block_7               |dctub__parameterized6_678                                                                   |    272|
|973   |                dct_unit_0              |dctu__parameterized55_679                                                                   |     34|
|974   |                  macu                  |dct_mac_694                                                                                 |     31|
|975   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__156  |      8|
|976   |                dct_unit_1              |dctu__parameterized56_680                                                                   |     34|
|977   |                  macu                  |dct_mac_693                                                                                 |     31|
|978   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__152  |      8|
|979   |                dct_unit_2              |dctu__parameterized57_681                                                                   |     34|
|980   |                  macu                  |dct_mac_692                                                                                 |     31|
|981   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__150  |      8|
|982   |                dct_unit_3              |dctu__parameterized58_682                                                                   |     34|
|983   |                  macu                  |dct_mac_691                                                                                 |     31|
|984   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__149  |      8|
|985   |                dct_unit_4              |dctu__parameterized59_683                                                                   |     34|
|986   |                  macu                  |dct_mac_690                                                                                 |     31|
|987   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__145  |      8|
|988   |                dct_unit_5              |dctu__parameterized60_684                                                                   |     34|
|989   |                  macu                  |dct_mac_689                                                                                 |     31|
|990   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__144  |      8|
|991   |                dct_unit_6              |dctu__parameterized61_685                                                                   |     34|
|992   |                  macu                  |dct_mac_688                                                                                 |     31|
|993   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__143  |      8|
|994   |                dct_unit_7              |dctu__parameterized62_686                                                                   |     34|
|995   |                  macu                  |dct_mac_687                                                                                 |     31|
|996   |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__140  |      8|
|997   |            zigzag_mod                  |zigzag_670                                                                                  |    130|
|998   |          qnr                           |jpeg_qnr_661                                                                                |     55|
|999   |            divider                     |div_su_668                                                                                  |      8|
|1000  |          rle                           |jpeg_rle_662                                                                                |    242|
|1001  |            rle                         |jpeg_rle1_663                                                                               |     56|
|1002  |            rz1                         |jpeg_rzs_664                                                                                |     47|
|1003  |            rz2                         |jpeg_rzs_665                                                                                |     47|
|1004  |            rz3                         |jpeg_rzs_666                                                                                |     47|
|1005  |            rz4                         |jpeg_rzs_667                                                                                |     44|
|1006  |        \activity_blocks[0].switchtlvl  |top_level_654                                                                               |   4097|
|1007  |          \rng_array[1].rng             |rng_width512_taps4_656                                                                      |   1024|
|1008  |          \rng_array[2].rng             |rng_width512_taps4__parameterized1_657                                                      |   1024|
|1009  |          \rng_array[3].rng             |rng_width512_taps4__parameterized3_658                                                      |   1025|
|1010  |          \rng_array[4].rng             |rng_width512_taps4__parameterized5_659                                                      |   1024|
|1011  |        \activity_blocks[0].switchv     |B1_655                                                                                      |    316|
|1012  |      \activity_blocks[2].switch        |switch_elements0__3                                                                         |  43836|
|1013  |        \activity_blocks[0].switch      |ava_271                                                                                     |   7946|
|1014  |        \activity_blocks[0].switchR     |RSACypher_272                                                                               |   1105|
|1015  |          modmultiply                   |modmult_644                                                                                 |    434|
|1016  |          modsqr                        |modmult_645                                                                                 |    467|
|1017  |        \activity_blocks[0].switchX     |control_273                                                                                 |   5431|
|1018  |          hashsha256                    |sha256_641                                                                                  |   2240|
|1019  |            ct2                         |c4b_642                                                                                     |    105|
|1020  |            ct3                         |c6b_643                                                                                     |     75|
|1021  |        \activity_blocks[0].switchdct   |fdct__parameterized0_274                                                                    |   5198|
|1022  |          dct_mod                       |dct_503                                                                                     |   3666|
|1023  |            dct_block_0                 |dctub_505                                                                                   |    276|
|1024  |              dct_unit_0                |dctu_625                                                                                    |     34|
|1025  |                macu                    |dct_mac_640                                                                                 |     31|
|1026  |                  mult_res_reg          |\dct_block_0/dct_unit_0/macu/mult_res_reg_funnel__391                                       |      8|
|1027  |              dct_unit_1                |dctu__parameterized0_626                                                                    |     34|
|1028  |                macu                    |dct_mac_639                                                                                 |     31|
|1029  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__267  |      8|
|1030  |              dct_unit_2                |dctu__parameterized1_627                                                                    |     35|
|1031  |                macu                    |dct_mac_638                                                                                 |     31|
|1032  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__78   |      8|
|1033  |              dct_unit_3                |dctu__parameterized2_628                                                                    |     34|
|1034  |                macu                    |dct_mac_637                                                                                 |     31|
|1035  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__252  |      8|
|1036  |              dct_unit_4                |dctu__parameterized3_629                                                                    |     36|
|1037  |                macu                    |dct_mac_636                                                                                 |     32|
|1038  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__77   |      8|
|1039  |              dct_unit_5                |dctu__parameterized4_630                                                                    |     34|
|1040  |                macu                    |dct_mac_635                                                                                 |     31|
|1041  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__242  |      8|
|1042  |              dct_unit_6                |dctu__parameterized5_631                                                                    |     35|
|1043  |                macu                    |dct_mac_634                                                                                 |     31|
|1044  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__75   |      8|
|1045  |              dct_unit_7                |dctu__parameterized6_632                                                                    |     34|
|1046  |                macu                    |dct_mac_633                                                                                 |     31|
|1047  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__230  |      8|
|1048  |            dct_block_1                 |dctub__parameterized0_506                                                                   |    272|
|1049  |              dct_unit_0                |dctu__parameterized7_609                                                                    |     34|
|1050  |                macu                    |dct_mac_624                                                                                 |     31|
|1051  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__227  |      8|
|1052  |              dct_unit_1                |dctu__parameterized8_610                                                                    |     34|
|1053  |                macu                    |dct_mac_623                                                                                 |     31|
|1054  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__225  |      8|
|1055  |              dct_unit_2                |dctu__parameterized9_611                                                                    |     34|
|1056  |                macu                    |dct_mac_622                                                                                 |     31|
|1057  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__224  |      8|
|1058  |              dct_unit_3                |dctu__parameterized10_612                                                                   |     34|
|1059  |                macu                    |dct_mac_621                                                                                 |     31|
|1060  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__223  |      8|
|1061  |              dct_unit_4                |dctu__parameterized11_613                                                                   |     34|
|1062  |                macu                    |dct_mac_620                                                                                 |     31|
|1063  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__220  |      8|
|1064  |              dct_unit_5                |dctu__parameterized12_614                                                                   |     34|
|1065  |                macu                    |dct_mac_619                                                                                 |     31|
|1066  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__218  |      8|
|1067  |              dct_unit_6                |dctu__parameterized13_615                                                                   |     34|
|1068  |                macu                    |dct_mac_618                                                                                 |     31|
|1069  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__216  |      8|
|1070  |              dct_unit_7                |dctu__parameterized14_616                                                                   |     34|
|1071  |                macu                    |dct_mac_617                                                                                 |     31|
|1072  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__215  |      8|
|1073  |            dct_block_2                 |dctub__parameterized1_507                                                                   |    276|
|1074  |              dct_unit_0                |dctu__parameterized15_593                                                                   |     35|
|1075  |                macu                    |dct_mac_608                                                                                 |     31|
|1076  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__74   |      8|
|1077  |              dct_unit_1                |dctu__parameterized16_594                                                                   |     34|
|1078  |                macu                    |dct_mac_607                                                                                 |     31|
|1079  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__229  |      8|
|1080  |              dct_unit_2                |dctu__parameterized17_595                                                                   |     35|
|1081  |                macu                    |dct_mac_606                                                                                 |     31|
|1082  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__69   |      8|
|1083  |              dct_unit_3                |dctu__parameterized18_596                                                                   |     34|
|1084  |                macu                    |dct_mac_605                                                                                 |     31|
|1085  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__219  |      8|
|1086  |              dct_unit_4                |dctu__parameterized19_597                                                                   |     35|
|1087  |                macu                    |dct_mac_604                                                                                 |     31|
|1088  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__65   |      8|
|1089  |              dct_unit_5                |dctu__parameterized20_598                                                                   |     34|
|1090  |                macu                    |dct_mac_603                                                                                 |     31|
|1091  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__212  |      8|
|1092  |              dct_unit_6                |dctu__parameterized21_599                                                                   |     35|
|1093  |                macu                    |dct_mac_602                                                                                 |     31|
|1094  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__62   |      8|
|1095  |              dct_unit_7                |dctu__parameterized22_600                                                                   |     34|
|1096  |                macu                    |dct_mac_601                                                                                 |     31|
|1097  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__205  |      8|
|1098  |            dct_block_3                 |dctub__parameterized2_508                                                                   |    272|
|1099  |              dct_unit_0                |dctu__parameterized23_577                                                                   |     34|
|1100  |                macu                    |dct_mac_592                                                                                 |     31|
|1101  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__203  |      8|
|1102  |              dct_unit_1                |dctu__parameterized24_578                                                                   |     34|
|1103  |                macu                    |dct_mac_591                                                                                 |     31|
|1104  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__201  |      8|
|1105  |              dct_unit_2                |dctu__parameterized25_579                                                                   |     34|
|1106  |                macu                    |dct_mac_590                                                                                 |     31|
|1107  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__199  |      8|
|1108  |              dct_unit_3                |dctu__parameterized26_580                                                                   |     34|
|1109  |                macu                    |dct_mac_589                                                                                 |     31|
|1110  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__198  |      8|
|1111  |              dct_unit_4                |dctu__parameterized27_581                                                                   |     34|
|1112  |                macu                    |dct_mac_588                                                                                 |     31|
|1113  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__196  |      8|
|1114  |              dct_unit_5                |dctu__parameterized28_582                                                                   |     34|
|1115  |                macu                    |dct_mac_587                                                                                 |     31|
|1116  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__194  |      8|
|1117  |              dct_unit_6                |dctu__parameterized29_583                                                                   |     34|
|1118  |                macu                    |dct_mac_586                                                                                 |     31|
|1119  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__192  |      8|
|1120  |              dct_unit_7                |dctu__parameterized30_584                                                                   |     34|
|1121  |                macu                    |dct_mac_585                                                                                 |     31|
|1122  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__285  |      8|
|1123  |            dct_block_4                 |dctub__parameterized3_509                                                                   |    277|
|1124  |              dct_unit_0                |dctu__parameterized31_561                                                                   |     36|
|1125  |                macu                    |dct_mac_576                                                                                 |     32|
|1126  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__89   |      8|
|1127  |              dct_unit_1                |dctu__parameterized32_562                                                                   |     34|
|1128  |                macu                    |dct_mac_575                                                                                 |     31|
|1129  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__281  |      8|
|1130  |              dct_unit_2                |dctu__parameterized33_563                                                                   |     35|
|1131  |                macu                    |dct_mac_574                                                                                 |     31|
|1132  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__86   |      8|
|1133  |              dct_unit_3                |dctu__parameterized34_564                                                                   |     34|
|1134  |                macu                    |dct_mac_573                                                                                 |     31|
|1135  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__274  |      8|
|1136  |              dct_unit_4                |dctu__parameterized35_565                                                                   |     35|
|1137  |                macu                    |dct_mac_572                                                                                 |     31|
|1138  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__82   |      8|
|1139  |              dct_unit_5                |dctu__parameterized36_566                                                                   |     34|
|1140  |                macu                    |dct_mac_571                                                                                 |     31|
|1141  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__269  |      8|
|1142  |              dct_unit_6                |dctu__parameterized37_567                                                                   |     35|
|1143  |                macu                    |dct_mac_570                                                                                 |     31|
|1144  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__79   |      8|
|1145  |              dct_unit_7                |dctu__parameterized38_568                                                                   |     34|
|1146  |                macu                    |dct_mac_569                                                                                 |     31|
|1147  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__256  |      8|
|1148  |            dct_block_5                 |dctub__parameterized4_510                                                                   |    272|
|1149  |              dct_unit_0                |dctu__parameterized39_545                                                                   |     34|
|1150  |                macu                    |dct_mac_560                                                                                 |     31|
|1151  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__251  |      8|
|1152  |              dct_unit_1                |dctu__parameterized40_546                                                                   |     34|
|1153  |                macu                    |dct_mac_559                                                                                 |     31|
|1154  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__247  |      8|
|1155  |              dct_unit_2                |dctu__parameterized41_547                                                                   |     34|
|1156  |                macu                    |dct_mac_558                                                                                 |     31|
|1157  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__244  |      8|
|1158  |              dct_unit_3                |dctu__parameterized42_548                                                                   |     34|
|1159  |                macu                    |dct_mac_557                                                                                 |     31|
|1160  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__239  |      8|
|1161  |              dct_unit_4                |dctu__parameterized43_549                                                                   |     34|
|1162  |                macu                    |dct_mac_556                                                                                 |     31|
|1163  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__236  |      8|
|1164  |              dct_unit_5                |dctu__parameterized44_550                                                                   |     34|
|1165  |                macu                    |dct_mac_555                                                                                 |     31|
|1166  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__233  |      8|
|1167  |              dct_unit_6                |dctu__parameterized45_551                                                                   |     34|
|1168  |                macu                    |dct_mac_554                                                                                 |     31|
|1169  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__232  |      8|
|1170  |              dct_unit_7                |dctu__parameterized46_552                                                                   |     34|
|1171  |                macu                    |dct_mac_553                                                                                 |     31|
|1172  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__231  |      8|
|1173  |            dct_block_6                 |dctub__parameterized5_511                                                                   |    276|
|1174  |              dct_unit_0                |dctu__parameterized47_529                                                                   |     35|
|1175  |                macu                    |dct_mac_544                                                                                 |     31|
|1176  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__71   |      8|
|1177  |              dct_unit_1                |dctu__parameterized48_530                                                                   |     34|
|1178  |                macu                    |dct_mac_543                                                                                 |     31|
|1179  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__222  |      8|
|1180  |              dct_unit_2                |dctu__parameterized49_531                                                                   |     35|
|1181  |                macu                    |dct_mac_542                                                                                 |     31|
|1182  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__67   |      8|
|1183  |              dct_unit_3                |dctu__parameterized50_532                                                                   |     34|
|1184  |                macu                    |dct_mac_541                                                                                 |     31|
|1185  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__214  |      8|
|1186  |              dct_unit_4                |dctu__parameterized51_533                                                                   |     35|
|1187  |                macu                    |dct_mac_540                                                                                 |     31|
|1188  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__63   |      8|
|1189  |              dct_unit_5                |dctu__parameterized52_534                                                                   |     34|
|1190  |                macu                    |dct_mac_539                                                                                 |     31|
|1191  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__207  |      8|
|1192  |              dct_unit_6                |dctu__parameterized53_535                                                                   |     35|
|1193  |                macu                    |dct_mac_538                                                                                 |     31|
|1194  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__61   |      8|
|1195  |              dct_unit_7                |dctu__parameterized54_536                                                                   |     34|
|1196  |                macu                    |dct_mac_537                                                                                 |     31|
|1197  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__197  |      8|
|1198  |            dct_block_7                 |dctub__parameterized6_512                                                                   |    272|
|1199  |              dct_unit_0                |dctu__parameterized55_513                                                                   |     34|
|1200  |                macu                    |dct_mac_528                                                                                 |     31|
|1201  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__195  |      8|
|1202  |              dct_unit_1                |dctu__parameterized56_514                                                                   |     34|
|1203  |                macu                    |dct_mac_527                                                                                 |     31|
|1204  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__193  |      8|
|1205  |              dct_unit_2                |dctu__parameterized57_515                                                                   |     34|
|1206  |                macu                    |dct_mac_526                                                                                 |     31|
|1207  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__287  |      8|
|1208  |              dct_unit_3                |dctu__parameterized58_516                                                                   |     34|
|1209  |                macu                    |dct_mac_525                                                                                 |     31|
|1210  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__284  |      8|
|1211  |              dct_unit_4                |dctu__parameterized59_517                                                                   |     34|
|1212  |                macu                    |dct_mac_524                                                                                 |     31|
|1213  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__283  |      8|
|1214  |              dct_unit_5                |dctu__parameterized60_518                                                                   |     34|
|1215  |                macu                    |dct_mac_523                                                                                 |     31|
|1216  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__280  |      8|
|1217  |              dct_unit_6                |dctu__parameterized61_519                                                                   |     34|
|1218  |                macu                    |dct_mac_522                                                                                 |     31|
|1219  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__279  |      8|
|1220  |              dct_unit_7                |dctu__parameterized62_520                                                                   |     34|
|1221  |                macu                    |dct_mac_521                                                                                 |     31|
|1222  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__278  |      8|
|1223  |          zigzag_mod                    |zigzag_504                                                                                  |   1532|
|1224  |        \activity_blocks[0].switchdes   |des3_275                                                                                    |  11232|
|1225  |          u0                            |des_458                                                                                     |   3213|
|1226  |            u10                         |crp_489                                                                                     |     48|
|1227  |            u11                         |crp_490                                                                                     |     48|
|1228  |            u12                         |crp_491                                                                                     |     48|
|1229  |            u13                         |crp_492                                                                                     |     48|
|1230  |            u14                         |crp_493                                                                                     |     48|
|1231  |            u15                         |crp_494                                                                                     |     48|
|1232  |            u3                          |crp_495                                                                                     |     48|
|1233  |            u4                          |crp_496                                                                                     |     48|
|1234  |            u5                          |crp_497                                                                                     |     48|
|1235  |            u6                          |crp_498                                                                                     |     48|
|1236  |            u7                          |crp_499                                                                                     |     48|
|1237  |            u8                          |crp_500                                                                                     |     48|
|1238  |            u9                          |crp_501                                                                                     |     48|
|1239  |            uk                          |key_sel_502                                                                                 |    840|
|1240  |          u1                            |des_459                                                                                     |   3599|
|1241  |            u10                         |crp_475                                                                                     |     46|
|1242  |            u11                         |crp_476                                                                                     |     47|
|1243  |            u12                         |crp_477                                                                                     |     47|
|1244  |            u13                         |crp_478                                                                                     |     48|
|1245  |            u14                         |crp_479                                                                                     |     48|
|1246  |            u15                         |crp_480                                                                                     |     45|
|1247  |            u3                          |crp_481                                                                                     |     47|
|1248  |            u4                          |crp_482                                                                                     |     47|
|1249  |            u5                          |crp_483                                                                                     |     46|
|1250  |            u6                          |crp_484                                                                                     |     48|
|1251  |            u7                          |crp_485                                                                                     |     45|
|1252  |            u8                          |crp_486                                                                                     |     45|
|1253  |            u9                          |crp_487                                                                                     |     48|
|1254  |            uk                          |key_sel_488                                                                                 |   1170|
|1255  |          u2                            |des_460                                                                                     |   3782|
|1256  |            u10                         |crp_461                                                                                     |     48|
|1257  |            u11                         |crp_462                                                                                     |     48|
|1258  |            u12                         |crp_463                                                                                     |     48|
|1259  |            u13                         |crp_464                                                                                     |     48|
|1260  |            u14                         |crp_465                                                                                     |     48|
|1261  |            u15                         |crp_466                                                                                     |     48|
|1262  |            u3                          |crp_467                                                                                     |     48|
|1263  |            u4                          |crp_468                                                                                     |     48|
|1264  |            u5                          |crp_469                                                                                     |     48|
|1265  |            u6                          |crp_470                                                                                     |     48|
|1266  |            u7                          |crp_471                                                                                     |     48|
|1267  |            u8                          |crp_472                                                                                     |     48|
|1268  |            u9                          |crp_473                                                                                     |     48|
|1269  |            uk                          |key_sel_474                                                                                 |   1315|
|1270  |        \activity_blocks[0].switcher    |PID_276                                                                                     |   1228|
|1271  |          multiplier_16x16bit_pipelined |multiplier_16x16bit_pipelined_457                                                           |    649|
|1272  |        \activity_blocks[0].switcherY   |fir_filter_277                                                                              |   3111|
|1273  |          \mpy_struct[0].m              |lpm_mult0_432                                                                               |     94|
|1274  |          \mpy_struct[10].m             |lpm_mult0_433                                                                               |     94|
|1275  |          \mpy_struct[11].m             |lpm_mult0_434                                                                               |     94|
|1276  |          \mpy_struct[12].m             |lpm_mult0_435                                                                               |     94|
|1277  |          \mpy_struct[13].m             |lpm_mult0_436                                                                               |     94|
|1278  |          \mpy_struct[14].m             |lpm_mult0_437                                                                               |     94|
|1279  |          \mpy_struct[15].m             |lpm_mult0_438                                                                               |     94|
|1280  |          \mpy_struct[16].m             |lpm_mult0_439                                                                               |     94|
|1281  |          \mpy_struct[17].m             |lpm_mult0_440                                                                               |     94|
|1282  |          \mpy_struct[18].m             |lpm_mult0_441                                                                               |     94|
|1283  |          \mpy_struct[19].m             |lpm_mult0_442                                                                               |     94|
|1284  |          \mpy_struct[1].m              |lpm_mult0_443                                                                               |     94|
|1285  |          \mpy_struct[20].m             |lpm_mult0_444                                                                               |     94|
|1286  |          \mpy_struct[21].m             |lpm_mult0_445                                                                               |     94|
|1287  |          \mpy_struct[22].m             |lpm_mult0_446                                                                               |     94|
|1288  |          \mpy_struct[23].m             |lpm_mult0_447                                                                               |     94|
|1289  |          \mpy_struct[24].m             |lpm_mult0_448                                                                               |     94|
|1290  |          \mpy_struct[2].m              |lpm_mult0_449                                                                               |     94|
|1291  |          \mpy_struct[3].m              |lpm_mult0_450                                                                               |     94|
|1292  |          \mpy_struct[4].m              |lpm_mult0_451                                                                               |     94|
|1293  |          \mpy_struct[5].m              |lpm_mult0_452                                                                               |     94|
|1294  |          \mpy_struct[6].m              |lpm_mult0_453                                                                               |     94|
|1295  |          \mpy_struct[7].m              |lpm_mult0_454                                                                               |     94|
|1296  |          \mpy_struct[8].m              |lpm_mult0_455                                                                               |     94|
|1297  |          \mpy_struct[9].m              |lpm_mult0_456                                                                               |     94|
|1298  |        \activity_blocks[0].switchtjpg  |jpeg_encoder_278                                                                            |   4097|
|1299  |          fdct_zigzag                   |fdct_285                                                                                    |   3799|
|1300  |            dct_mod                     |dct_294                                                                                     |   3669|
|1301  |              dct_block_0               |dctub_296                                                                                   |    276|
|1302  |                dct_unit_0              |dctu_416                                                                                    |     34|
|1303  |                  macu                  |dct_mac_431                                                                                 |     31|
|1304  |                    mult_res_reg        |\dct_block_0/dct_unit_0/macu/mult_res_reg_funnel__342                                       |      8|
|1305  |                dct_unit_1              |dctu__parameterized0_417                                                                    |     34|
|1306  |                  macu                  |dct_mac_430                                                                                 |     31|
|1307  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__282  |      8|
|1308  |                dct_unit_2              |dctu__parameterized1_418                                                                    |     35|
|1309  |                  macu                  |dct_mac_429                                                                                 |     31|
|1310  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__87   |      8|
|1311  |                dct_unit_3              |dctu__parameterized2_419                                                                    |     34|
|1312  |                  macu                  |dct_mac_428                                                                                 |     31|
|1313  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__275  |      8|
|1314  |                dct_unit_4              |dctu__parameterized3_420                                                                    |     36|
|1315  |                  macu                  |dct_mac_427                                                                                 |     32|
|1316  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__85   |      8|
|1317  |                dct_unit_5              |dctu__parameterized4_421                                                                    |     34|
|1318  |                  macu                  |dct_mac_426                                                                                 |     31|
|1319  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__273  |      8|
|1320  |                dct_unit_6              |dctu__parameterized5_422                                                                    |     35|
|1321  |                  macu                  |dct_mac_425                                                                                 |     31|
|1322  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__81   |      8|
|1323  |                dct_unit_7              |dctu__parameterized6_423                                                                    |     34|
|1324  |                  macu                  |dct_mac_424                                                                                 |     31|
|1325  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__264  |      8|
|1326  |              dct_block_1               |dctub__parameterized0_297                                                                   |    272|
|1327  |                dct_unit_0              |dctu__parameterized7_400                                                                    |     34|
|1328  |                  macu                  |dct_mac_415                                                                                 |     31|
|1329  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__261  |      8|
|1330  |                dct_unit_1              |dctu__parameterized8_401                                                                    |     34|
|1331  |                  macu                  |dct_mac_414                                                                                 |     31|
|1332  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__259  |      8|
|1333  |                dct_unit_2              |dctu__parameterized9_402                                                                    |     34|
|1334  |                  macu                  |dct_mac_413                                                                                 |     31|
|1335  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__254  |      8|
|1336  |                dct_unit_3              |dctu__parameterized10_403                                                                   |     34|
|1337  |                  macu                  |dct_mac_412                                                                                 |     31|
|1338  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__249  |      8|
|1339  |                dct_unit_4              |dctu__parameterized11_404                                                                   |     34|
|1340  |                  macu                  |dct_mac_411                                                                                 |     31|
|1341  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__246  |      8|
|1342  |                dct_unit_5              |dctu__parameterized12_405                                                                   |     34|
|1343  |                  macu                  |dct_mac_410                                                                                 |     31|
|1344  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__243  |      8|
|1345  |                dct_unit_6              |dctu__parameterized13_406                                                                   |     34|
|1346  |                  macu                  |dct_mac_409                                                                                 |     31|
|1347  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__238  |      8|
|1348  |                dct_unit_7              |dctu__parameterized14_407                                                                   |     34|
|1349  |                  macu                  |dct_mac_408                                                                                 |     31|
|1350  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__235  |      8|
|1351  |              dct_block_2               |dctub__parameterized1_298                                                                   |    276|
|1352  |                dct_unit_0              |dctu__parameterized15_384                                                                   |     35|
|1353  |                  macu                  |dct_mac_399                                                                                 |     31|
|1354  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__72   |      8|
|1355  |                dct_unit_1              |dctu__parameterized16_385                                                                   |     34|
|1356  |                  macu                  |dct_mac_398                                                                                 |     31|
|1357  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__226  |      8|
|1358  |                dct_unit_2              |dctu__parameterized17_386                                                                   |     35|
|1359  |                  macu                  |dct_mac_397                                                                                 |     31|
|1360  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__68   |      8|
|1361  |                dct_unit_3              |dctu__parameterized18_387                                                                   |     34|
|1362  |                  macu                  |dct_mac_396                                                                                 |     31|
|1363  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__217  |      8|
|1364  |                dct_unit_4              |dctu__parameterized19_388                                                                   |     35|
|1365  |                  macu                  |dct_mac_395                                                                                 |     31|
|1366  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__64   |      8|
|1367  |                dct_unit_5              |dctu__parameterized20_389                                                                   |     34|
|1368  |                  macu                  |dct_mac_394                                                                                 |     31|
|1369  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__276  |      8|
|1370  |                dct_unit_6              |dctu__parameterized21_390                                                                   |     35|
|1371  |                  macu                  |dct_mac_393                                                                                 |     31|
|1372  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__83   |      8|
|1373  |                dct_unit_7              |dctu__parameterized22_391                                                                   |     34|
|1374  |                  macu                  |dct_mac_392                                                                                 |     31|
|1375  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__271  |      8|
|1376  |              dct_block_3               |dctub__parameterized2_299                                                                   |    272|
|1377  |                dct_unit_0              |dctu__parameterized23_368                                                                   |     34|
|1378  |                  macu                  |dct_mac_383                                                                                 |     31|
|1379  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__270  |      8|
|1380  |                dct_unit_1              |dctu__parameterized24_369                                                                   |     34|
|1381  |                  macu                  |dct_mac_382                                                                                 |     31|
|1382  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__268  |      8|
|1383  |                dct_unit_2              |dctu__parameterized25_370                                                                   |     34|
|1384  |                  macu                  |dct_mac_381                                                                                 |     31|
|1385  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__266  |      8|
|1386  |                dct_unit_3              |dctu__parameterized26_371                                                                   |     34|
|1387  |                  macu                  |dct_mac_380                                                                                 |     31|
|1388  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__265  |      8|
|1389  |                dct_unit_4              |dctu__parameterized27_372                                                                   |     34|
|1390  |                  macu                  |dct_mac_379                                                                                 |     31|
|1391  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__262  |      8|
|1392  |                dct_unit_5              |dctu__parameterized28_373                                                                   |     34|
|1393  |                  macu                  |dct_mac_378                                                                                 |     31|
|1394  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__258  |      8|
|1395  |                dct_unit_6              |dctu__parameterized29_374                                                                   |     34|
|1396  |                  macu                  |dct_mac_377                                                                                 |     31|
|1397  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__255  |      8|
|1398  |                dct_unit_7              |dctu__parameterized30_375                                                                   |     34|
|1399  |                  macu                  |dct_mac_376                                                                                 |     31|
|1400  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__250  |      8|
|1401  |              dct_block_4               |dctub__parameterized3_300                                                                   |    277|
|1402  |                dct_unit_0              |dctu__parameterized31_352                                                                   |     36|
|1403  |                  macu                  |dct_mac_367                                                                                 |     32|
|1404  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__76   |      8|
|1405  |                dct_unit_1              |dctu__parameterized32_353                                                                   |     34|
|1406  |                  macu                  |dct_mac_366                                                                                 |     31|
|1407  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__241  |      8|
|1408  |                dct_unit_2              |dctu__parameterized33_354                                                                   |     35|
|1409  |                  macu                  |dct_mac_365                                                                                 |     31|
|1410  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__73   |      8|
|1411  |                dct_unit_3              |dctu__parameterized34_355                                                                   |     34|
|1412  |                  macu                  |dct_mac_364                                                                                 |     31|
|1413  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__228  |      8|
|1414  |                dct_unit_4              |dctu__parameterized35_356                                                                   |     35|
|1415  |                  macu                  |dct_mac_363                                                                                 |     31|
|1416  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__70   |      8|
|1417  |                dct_unit_5              |dctu__parameterized36_357                                                                   |     34|
|1418  |                  macu                  |dct_mac_362                                                                                 |     31|
|1419  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__221  |      8|
|1420  |                dct_unit_6              |dctu__parameterized37_358                                                                   |     35|
|1421  |                  macu                  |dct_mac_361                                                                                 |     31|
|1422  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__66   |      8|
|1423  |                dct_unit_7              |dctu__parameterized38_359                                                                   |     34|
|1424  |                  macu                  |dct_mac_360                                                                                 |     31|
|1425  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__213  |      8|
|1426  |              dct_block_5               |dctub__parameterized4_301                                                                   |    272|
|1427  |                dct_unit_0              |dctu__parameterized39_336                                                                   |     34|
|1428  |                  macu                  |dct_mac_351                                                                                 |     31|
|1429  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__211  |      8|
|1430  |                dct_unit_1              |dctu__parameterized40_337                                                                   |     34|
|1431  |                  macu                  |dct_mac_350                                                                                 |     31|
|1432  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__210  |      8|
|1433  |                dct_unit_2              |dctu__parameterized41_338                                                                   |     34|
|1434  |                  macu                  |dct_mac_349                                                                                 |     31|
|1435  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__209  |      8|
|1436  |                dct_unit_3              |dctu__parameterized42_339                                                                   |     34|
|1437  |                  macu                  |dct_mac_348                                                                                 |     31|
|1438  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__208  |      8|
|1439  |                dct_unit_4              |dctu__parameterized43_340                                                                   |     34|
|1440  |                  macu                  |dct_mac_347                                                                                 |     31|
|1441  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__206  |      8|
|1442  |                dct_unit_5              |dctu__parameterized44_341                                                                   |     34|
|1443  |                  macu                  |dct_mac_346                                                                                 |     31|
|1444  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__204  |      8|
|1445  |                dct_unit_6              |dctu__parameterized45_342                                                                   |     34|
|1446  |                  macu                  |dct_mac_345                                                                                 |     31|
|1447  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__202  |      8|
|1448  |                dct_unit_7              |dctu__parameterized46_343                                                                   |     34|
|1449  |                  macu                  |dct_mac_344                                                                                 |     31|
|1450  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__200  |      8|
|1451  |              dct_block_6               |dctub__parameterized5_302                                                                   |    276|
|1452  |                dct_unit_0              |dctu__parameterized47_320                                                                   |     35|
|1453  |                  macu                  |dct_mac_335                                                                                 |     31|
|1454  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__60   |      8|
|1455  |                dct_unit_1              |dctu__parameterized48_321                                                                   |     34|
|1456  |                  macu                  |dct_mac_334                                                                                 |     31|
|1457  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__286  |      8|
|1458  |                dct_unit_2              |dctu__parameterized49_322                                                                   |     35|
|1459  |                  macu                  |dct_mac_333                                                                                 |     31|
|1460  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__88   |      8|
|1461  |                dct_unit_3              |dctu__parameterized50_323                                                                   |     34|
|1462  |                  macu                  |dct_mac_332                                                                                 |     31|
|1463  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__277  |      8|
|1464  |                dct_unit_4              |dctu__parameterized51_324                                                                   |     35|
|1465  |                  macu                  |dct_mac_331                                                                                 |     31|
|1466  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__84   |      8|
|1467  |                dct_unit_5              |dctu__parameterized52_325                                                                   |     34|
|1468  |                  macu                  |dct_mac_330                                                                                 |     31|
|1469  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__272  |      8|
|1470  |                dct_unit_6              |dctu__parameterized53_326                                                                   |     35|
|1471  |                  macu                  |dct_mac_329                                                                                 |     31|
|1472  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__80   |      8|
|1473  |                dct_unit_7              |dctu__parameterized54_327                                                                   |     34|
|1474  |                  macu                  |dct_mac_328                                                                                 |     31|
|1475  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__263  |      8|
|1476  |              dct_block_7               |dctub__parameterized6_303                                                                   |    272|
|1477  |                dct_unit_0              |dctu__parameterized55_304                                                                   |     34|
|1478  |                  macu                  |dct_mac_319                                                                                 |     31|
|1479  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__260  |      8|
|1480  |                dct_unit_1              |dctu__parameterized56_305                                                                   |     34|
|1481  |                  macu                  |dct_mac_318                                                                                 |     31|
|1482  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__257  |      8|
|1483  |                dct_unit_2              |dctu__parameterized57_306                                                                   |     34|
|1484  |                  macu                  |dct_mac_317                                                                                 |     31|
|1485  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__253  |      8|
|1486  |                dct_unit_3              |dctu__parameterized58_307                                                                   |     34|
|1487  |                  macu                  |dct_mac_316                                                                                 |     31|
|1488  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__248  |      8|
|1489  |                dct_unit_4              |dctu__parameterized59_308                                                                   |     34|
|1490  |                  macu                  |dct_mac_315                                                                                 |     31|
|1491  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__245  |      8|
|1492  |                dct_unit_5              |dctu__parameterized60_309                                                                   |     34|
|1493  |                  macu                  |dct_mac_314                                                                                 |     31|
|1494  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__240  |      8|
|1495  |                dct_unit_6              |dctu__parameterized61_310                                                                   |     34|
|1496  |                  macu                  |dct_mac_313                                                                                 |     31|
|1497  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__237  |      8|
|1498  |                dct_unit_7              |dctu__parameterized62_311                                                                   |     34|
|1499  |                  macu                  |dct_mac_312                                                                                 |     31|
|1500  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__234  |      8|
|1501  |            zigzag_mod                  |zigzag_295                                                                                  |    130|
|1502  |          qnr                           |jpeg_qnr_286                                                                                |     55|
|1503  |            divider                     |div_su_293                                                                                  |      8|
|1504  |          rle                           |jpeg_rle_287                                                                                |    242|
|1505  |            rle                         |jpeg_rle1_288                                                                               |     56|
|1506  |            rz1                         |jpeg_rzs_289                                                                                |     47|
|1507  |            rz2                         |jpeg_rzs_290                                                                                |     47|
|1508  |            rz3                         |jpeg_rzs_291                                                                                |     47|
|1509  |            rz4                         |jpeg_rzs_292                                                                                |     44|
|1510  |        \activity_blocks[0].switchtlvl  |top_level_279                                                                               |   4097|
|1511  |          \rng_array[1].rng             |rng_width512_taps4_281                                                                      |   1024|
|1512  |          \rng_array[2].rng             |rng_width512_taps4__parameterized1_282                                                      |   1024|
|1513  |          \rng_array[3].rng             |rng_width512_taps4__parameterized3_283                                                      |   1025|
|1514  |          \rng_array[4].rng             |rng_width512_taps4__parameterized5_284                                                      |   1024|
|1515  |        \activity_blocks[0].switchv     |B1_280                                                                                      |    316|
|1516  |      \activity_blocks[3].switch        |switch_elements0                                                                            |  43836|
|1517  |        \activity_blocks[0].switch      |ava                                                                                         |   7946|
|1518  |        \activity_blocks[0].switchR     |RSACypher                                                                                   |   1105|
|1519  |          modmultiply                   |modmult                                                                                     |    434|
|1520  |          modsqr                        |modmult_270                                                                                 |    467|
|1521  |        \activity_blocks[0].switchX     |control                                                                                     |   5431|
|1522  |          hashsha256                    |sha256                                                                                      |   2240|
|1523  |            ct2                         |c4b                                                                                         |    105|
|1524  |            ct3                         |c6b                                                                                         |     75|
|1525  |        \activity_blocks[0].switchdct   |fdct__parameterized0                                                                        |   5198|
|1526  |          dct_mod                       |dct_132                                                                                     |   3666|
|1527  |            dct_block_0                 |dctub_134                                                                                   |    276|
|1528  |              dct_unit_0                |dctu_254                                                                                    |     34|
|1529  |                macu                    |dct_mac_269                                                                                 |     31|
|1530  |                  mult_res_reg          |\dct_block_0/dct_unit_0/macu/mult_res_reg_funnel__97                                        |      8|
|1531  |              dct_unit_1                |dctu__parameterized0_255                                                                    |     34|
|1532  |                macu                    |dct_mac_268                                                                                 |     31|
|1533  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__326  |      8|
|1534  |              dct_unit_2                |dctu__parameterized1_256                                                                    |     35|
|1535  |                macu                    |dct_mac_267                                                                                 |     31|
|1536  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__112  |      8|
|1537  |              dct_unit_3                |dctu__parameterized2_257                                                                    |     34|
|1538  |                macu                    |dct_mac_266                                                                                 |     31|
|1539  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__369  |      8|
|1540  |              dct_unit_4                |dctu__parameterized3_258                                                                    |     36|
|1541  |                macu                    |dct_mac_265                                                                                 |     32|
|1542  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__110  |      8|
|1543  |              dct_unit_5                |dctu__parameterized4_259                                                                    |     34|
|1544  |                macu                    |dct_mac_264                                                                                 |     31|
|1545  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__352  |      8|
|1546  |              dct_unit_6                |dctu__parameterized5_260                                                                    |     35|
|1547  |                macu                    |dct_mac_263                                                                                 |     31|
|1548  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__96   |      8|
|1549  |              dct_unit_7                |dctu__parameterized6_261                                                                    |     34|
|1550  |                macu                    |dct_mac_262                                                                                 |     31|
|1551  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__327  |      8|
|1552  |            dct_block_1                 |dctub__parameterized0_135                                                                   |    272|
|1553  |              dct_unit_0                |dctu__parameterized7_238                                                                    |     34|
|1554  |                macu                    |dct_mac_253                                                                                 |     31|
|1555  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__334  |      8|
|1556  |              dct_unit_1                |dctu__parameterized8_239                                                                    |     34|
|1557  |                macu                    |dct_mac_252                                                                                 |     31|
|1558  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__340  |      8|
|1559  |              dct_unit_2                |dctu__parameterized9_240                                                                    |     34|
|1560  |                macu                    |dct_mac_251                                                                                 |     31|
|1561  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__351  |      8|
|1562  |              dct_unit_3                |dctu__parameterized10_241                                                                   |     34|
|1563  |                macu                    |dct_mac_250                                                                                 |     31|
|1564  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__361  |      8|
|1565  |              dct_unit_4                |dctu__parameterized11_242                                                                   |     34|
|1566  |                macu                    |dct_mac_249                                                                                 |     31|
|1567  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__370  |      8|
|1568  |              dct_unit_5                |dctu__parameterized12_243                                                                   |     34|
|1569  |                macu                    |dct_mac_248                                                                                 |     31|
|1570  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__376  |      8|
|1571  |              dct_unit_6                |dctu__parameterized13_244                                                                   |     34|
|1572  |                macu                    |dct_mac_247                                                                                 |     31|
|1573  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__383  |      8|
|1574  |              dct_unit_7                |dctu__parameterized14_245                                                                   |     34|
|1575  |                macu                    |dct_mac_246                                                                                 |     31|
|1576  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__291  |      8|
|1577  |            dct_block_2                 |dctub__parameterized1_136                                                                   |    276|
|1578  |              dct_unit_0                |dctu__parameterized15_222                                                                   |     35|
|1579  |                macu                    |dct_mac_237                                                                                 |     31|
|1580  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__102  |      8|
|1581  |              dct_unit_1                |dctu__parameterized16_223                                                                   |     34|
|1582  |                macu                    |dct_mac_236                                                                                 |     31|
|1583  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__332  |      8|
|1584  |              dct_unit_2                |dctu__parameterized17_224                                                                   |     35|
|1585  |                macu                    |dct_mac_235                                                                                 |     31|
|1586  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__107  |      8|
|1587  |              dct_unit_3                |dctu__parameterized18_225                                                                   |     34|
|1588  |                macu                    |dct_mac_234                                                                                 |     31|
|1589  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__339  |      8|
|1590  |              dct_unit_4                |dctu__parameterized19_226                                                                   |     35|
|1591  |                macu                    |dct_mac_233                                                                                 |     31|
|1592  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__111  |      8|
|1593  |              dct_unit_5                |dctu__parameterized20_227                                                                   |     34|
|1594  |                macu                    |dct_mac_232                                                                                 |     31|
|1595  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__350  |      8|
|1596  |              dct_unit_6                |dctu__parameterized21_228                                                                   |     35|
|1597  |                macu                    |dct_mac_231                                                                                 |     31|
|1598  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__119  |      8|
|1599  |              dct_unit_7                |dctu__parameterized22_229                                                                   |     34|
|1600  |                macu                    |dct_mac_230                                                                                 |     31|
|1601  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__371  |      8|
|1602  |            dct_block_3                 |dctub__parameterized2_137                                                                   |    272|
|1603  |              dct_unit_0                |dctu__parameterized23_206                                                                   |     34|
|1604  |                macu                    |dct_mac_221                                                                                 |     31|
|1605  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__317  |      8|
|1606  |              dct_unit_1                |dctu__parameterized24_207                                                                   |     34|
|1607  |                macu                    |dct_mac_220                                                                                 |     31|
|1608  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__345  |      8|
|1609  |              dct_unit_2                |dctu__parameterized25_208                                                                   |     34|
|1610  |                macu                    |dct_mac_219                                                                                 |     31|
|1611  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__307  |      8|
|1612  |              dct_unit_3                |dctu__parameterized26_209                                                                   |     34|
|1613  |                macu                    |dct_mac_218                                                                                 |     31|
|1614  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__368  |      8|
|1615  |              dct_unit_4                |dctu__parameterized27_210                                                                   |     34|
|1616  |                macu                    |dct_mac_217                                                                                 |     31|
|1617  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__336  |      8|
|1618  |              dct_unit_5                |dctu__parameterized28_211                                                                   |     34|
|1619  |                macu                    |dct_mac_216                                                                                 |     31|
|1620  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__372  |      8|
|1621  |              dct_unit_6                |dctu__parameterized29_212                                                                   |     34|
|1622  |                macu                    |dct_mac_215                                                                                 |     31|
|1623  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__344  |      8|
|1624  |              dct_unit_7                |dctu__parameterized30_213                                                                   |     34|
|1625  |                macu                    |dct_mac_214                                                                                 |     31|
|1626  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__355  |      8|
|1627  |            dct_block_4                 |dctub__parameterized3_138                                                                   |    277|
|1628  |              dct_unit_0                |dctu__parameterized31_190                                                                   |     36|
|1629  |                macu                    |dct_mac_205                                                                                 |     32|
|1630  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__92   |      8|
|1631  |              dct_unit_1                |dctu__parameterized32_191                                                                   |     34|
|1632  |                macu                    |dct_mac_204                                                                                 |     31|
|1633  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__293  |      8|
|1634  |              dct_unit_2                |dctu__parameterized33_192                                                                   |     35|
|1635  |                macu                    |dct_mac_203                                                                                 |     31|
|1636  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__100  |      8|
|1637  |              dct_unit_3                |dctu__parameterized34_193                                                                   |     34|
|1638  |                macu                    |dct_mac_202                                                                                 |     31|
|1639  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__306  |      8|
|1640  |              dct_unit_4                |dctu__parameterized35_194                                                                   |     35|
|1641  |                macu                    |dct_mac_201                                                                                 |     31|
|1642  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__90   |      8|
|1643  |              dct_unit_5                |dctu__parameterized36_195                                                                   |     34|
|1644  |                macu                    |dct_mac_200                                                                                 |     31|
|1645  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__375  |      8|
|1646  |              dct_unit_6                |dctu__parameterized37_196                                                                   |     35|
|1647  |                macu                    |dct_mac_199                                                                                 |     31|
|1648  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__115  |      8|
|1649  |              dct_unit_7                |dctu__parameterized38_197                                                                   |     34|
|1650  |                macu                    |dct_mac_198                                                                                 |     31|
|1651  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__374  |      8|
|1652  |            dct_block_5                 |dctub__parameterized4_139                                                                   |    272|
|1653  |              dct_unit_0                |dctu__parameterized39_174                                                                   |     34|
|1654  |                macu                    |dct_mac_189                                                                                 |     31|
|1655  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__288  |      8|
|1656  |              dct_unit_1                |dctu__parameterized40_175                                                                   |     34|
|1657  |                macu                    |dct_mac_188                                                                                 |     31|
|1658  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__377  |      8|
|1659  |              dct_unit_2                |dctu__parameterized41_176                                                                   |     34|
|1660  |                macu                    |dct_mac_187                                                                                 |     31|
|1661  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__335  |      8|
|1662  |              dct_unit_3                |dctu__parameterized42_177                                                                   |     34|
|1663  |                macu                    |dct_mac_186                                                                                 |     31|
|1664  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__380  |      8|
|1665  |              dct_unit_4                |dctu__parameterized43_178                                                                   |     34|
|1666  |                macu                    |dct_mac_185                                                                                 |     31|
|1667  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__299  |      8|
|1668  |              dct_unit_5                |dctu__parameterized44_179                                                                   |     34|
|1669  |                macu                    |dct_mac_184                                                                                 |     31|
|1670  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__367  |      8|
|1671  |              dct_unit_6                |dctu__parameterized45_180                                                                   |     34|
|1672  |                macu                    |dct_mac_183                                                                                 |     31|
|1673  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__358  |      8|
|1674  |              dct_unit_7                |dctu__parameterized46_181                                                                   |     34|
|1675  |                macu                    |dct_mac_182                                                                                 |     31|
|1676  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__360  |      8|
|1677  |            dct_block_6                 |dctub__parameterized5_140                                                                   |    276|
|1678  |              dct_unit_0                |dctu__parameterized47_158                                                                   |     35|
|1679  |                macu                    |dct_mac_173                                                                                 |     31|
|1680  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__95   |      8|
|1681  |              dct_unit_1                |dctu__parameterized48_159                                                                   |     34|
|1682  |                macu                    |dct_mac_172                                                                                 |     31|
|1683  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__379  |      8|
|1684  |              dct_unit_2                |dctu__parameterized49_160                                                                   |     35|
|1685  |                macu                    |dct_mac_171                                                                                 |     31|
|1686  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__101  |      8|
|1687  |              dct_unit_3                |dctu__parameterized50_161                                                                   |     34|
|1688  |                macu                    |dct_mac_170                                                                                 |     31|
|1689  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__343  |      8|
|1690  |              dct_unit_4                |dctu__parameterized51_162                                                                   |     35|
|1691  |                macu                    |dct_mac_169                                                                                 |     31|
|1692  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__117  |      8|
|1693  |              dct_unit_5                |dctu__parameterized52_163                                                                   |     34|
|1694  |                macu                    |dct_mac_168                                                                                 |     31|
|1695  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__364  |      8|
|1696  |              dct_unit_6                |dctu__parameterized53_164                                                                   |     35|
|1697  |                macu                    |dct_mac_167                                                                                 |     31|
|1698  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__116  |      8|
|1699  |              dct_unit_7                |dctu__parameterized54_165                                                                   |     34|
|1700  |                macu                    |dct_mac_166                                                                                 |     31|
|1701  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__378  |      8|
|1702  |            dct_block_7                 |dctub__parameterized6_141                                                                   |    272|
|1703  |              dct_unit_0                |dctu__parameterized55_142                                                                   |     34|
|1704  |                macu                    |dct_mac_157                                                                                 |     31|
|1705  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__363  |      8|
|1706  |              dct_unit_1                |dctu__parameterized56_143                                                                   |     34|
|1707  |                macu                    |dct_mac_156                                                                                 |     31|
|1708  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__348  |      8|
|1709  |              dct_unit_2                |dctu__parameterized57_144                                                                   |     34|
|1710  |                macu                    |dct_mac_155                                                                                 |     31|
|1711  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__357  |      8|
|1712  |              dct_unit_3                |dctu__parameterized58_145                                                                   |     34|
|1713  |                macu                    |dct_mac_154                                                                                 |     31|
|1714  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__366  |      8|
|1715  |              dct_unit_4                |dctu__parameterized59_146                                                                   |     34|
|1716  |                macu                    |dct_mac_153                                                                                 |     31|
|1717  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__365  |      8|
|1718  |              dct_unit_5                |dctu__parameterized60_147                                                                   |     34|
|1719  |                macu                    |dct_mac_152                                                                                 |     31|
|1720  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__331  |      8|
|1721  |              dct_unit_6                |dctu__parameterized61_148                                                                   |     34|
|1722  |                macu                    |dct_mac_151                                                                                 |     31|
|1723  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__325  |      8|
|1724  |              dct_unit_7                |dctu__parameterized62_149                                                                   |     34|
|1725  |                macu                    |dct_mac_150                                                                                 |     31|
|1726  |                  mult_res_reg          |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__382  |      8|
|1727  |          zigzag_mod                    |zigzag_133                                                                                  |   1532|
|1728  |        \activity_blocks[0].switchdes   |des3                                                                                        |  11232|
|1729  |          u0                            |des                                                                                         |   3213|
|1730  |            u10                         |crp_118                                                                                     |     48|
|1731  |            u11                         |crp_119                                                                                     |     48|
|1732  |            u12                         |crp_120                                                                                     |     48|
|1733  |            u13                         |crp_121                                                                                     |     48|
|1734  |            u14                         |crp_122                                                                                     |     48|
|1735  |            u15                         |crp_123                                                                                     |     48|
|1736  |            u3                          |crp_124                                                                                     |     48|
|1737  |            u4                          |crp_125                                                                                     |     48|
|1738  |            u5                          |crp_126                                                                                     |     48|
|1739  |            u6                          |crp_127                                                                                     |     48|
|1740  |            u7                          |crp_128                                                                                     |     48|
|1741  |            u8                          |crp_129                                                                                     |     48|
|1742  |            u9                          |crp_130                                                                                     |     48|
|1743  |            uk                          |key_sel_131                                                                                 |    840|
|1744  |          u1                            |des_90                                                                                      |   3599|
|1745  |            u10                         |crp_104                                                                                     |     46|
|1746  |            u11                         |crp_105                                                                                     |     47|
|1747  |            u12                         |crp_106                                                                                     |     47|
|1748  |            u13                         |crp_107                                                                                     |     48|
|1749  |            u14                         |crp_108                                                                                     |     48|
|1750  |            u15                         |crp_109                                                                                     |     45|
|1751  |            u3                          |crp_110                                                                                     |     47|
|1752  |            u4                          |crp_111                                                                                     |     47|
|1753  |            u5                          |crp_112                                                                                     |     46|
|1754  |            u6                          |crp_113                                                                                     |     48|
|1755  |            u7                          |crp_114                                                                                     |     45|
|1756  |            u8                          |crp_115                                                                                     |     45|
|1757  |            u9                          |crp_116                                                                                     |     48|
|1758  |            uk                          |key_sel_117                                                                                 |   1170|
|1759  |          u2                            |des_91                                                                                      |   3782|
|1760  |            u10                         |crp                                                                                         |     48|
|1761  |            u11                         |crp_92                                                                                      |     48|
|1762  |            u12                         |crp_93                                                                                      |     48|
|1763  |            u13                         |crp_94                                                                                      |     48|
|1764  |            u14                         |crp_95                                                                                      |     48|
|1765  |            u15                         |crp_96                                                                                      |     48|
|1766  |            u3                          |crp_97                                                                                      |     48|
|1767  |            u4                          |crp_98                                                                                      |     48|
|1768  |            u5                          |crp_99                                                                                      |     48|
|1769  |            u6                          |crp_100                                                                                     |     48|
|1770  |            u7                          |crp_101                                                                                     |     48|
|1771  |            u8                          |crp_102                                                                                     |     48|
|1772  |            u9                          |crp_103                                                                                     |     48|
|1773  |            uk                          |key_sel                                                                                     |   1315|
|1774  |        \activity_blocks[0].switcher    |PID                                                                                         |   1228|
|1775  |          multiplier_16x16bit_pipelined |multiplier_16x16bit_pipelined                                                               |    649|
|1776  |        \activity_blocks[0].switcherY   |fir_filter                                                                                  |   3111|
|1777  |          \mpy_struct[0].m              |lpm_mult0                                                                                   |     94|
|1778  |          \mpy_struct[10].m             |lpm_mult0_66                                                                                |     94|
|1779  |          \mpy_struct[11].m             |lpm_mult0_67                                                                                |     94|
|1780  |          \mpy_struct[12].m             |lpm_mult0_68                                                                                |     94|
|1781  |          \mpy_struct[13].m             |lpm_mult0_69                                                                                |     94|
|1782  |          \mpy_struct[14].m             |lpm_mult0_70                                                                                |     94|
|1783  |          \mpy_struct[15].m             |lpm_mult0_71                                                                                |     94|
|1784  |          \mpy_struct[16].m             |lpm_mult0_72                                                                                |     94|
|1785  |          \mpy_struct[17].m             |lpm_mult0_73                                                                                |     94|
|1786  |          \mpy_struct[18].m             |lpm_mult0_74                                                                                |     94|
|1787  |          \mpy_struct[19].m             |lpm_mult0_75                                                                                |     94|
|1788  |          \mpy_struct[1].m              |lpm_mult0_76                                                                                |     94|
|1789  |          \mpy_struct[20].m             |lpm_mult0_77                                                                                |     94|
|1790  |          \mpy_struct[21].m             |lpm_mult0_78                                                                                |     94|
|1791  |          \mpy_struct[22].m             |lpm_mult0_79                                                                                |     94|
|1792  |          \mpy_struct[23].m             |lpm_mult0_80                                                                                |     94|
|1793  |          \mpy_struct[24].m             |lpm_mult0_81                                                                                |     94|
|1794  |          \mpy_struct[2].m              |lpm_mult0_82                                                                                |     94|
|1795  |          \mpy_struct[3].m              |lpm_mult0_83                                                                                |     94|
|1796  |          \mpy_struct[4].m              |lpm_mult0_84                                                                                |     94|
|1797  |          \mpy_struct[5].m              |lpm_mult0_85                                                                                |     94|
|1798  |          \mpy_struct[6].m              |lpm_mult0_86                                                                                |     94|
|1799  |          \mpy_struct[7].m              |lpm_mult0_87                                                                                |     94|
|1800  |          \mpy_struct[8].m              |lpm_mult0_88                                                                                |     94|
|1801  |          \mpy_struct[9].m              |lpm_mult0_89                                                                                |     94|
|1802  |        \activity_blocks[0].switchtjpg  |jpeg_encoder                                                                                |   4097|
|1803  |          fdct_zigzag                   |fdct                                                                                        |   3799|
|1804  |            dct_mod                     |dct                                                                                         |   3669|
|1805  |              dct_block_0               |dctub                                                                                       |    276|
|1806  |                dct_unit_0              |dctu                                                                                        |     34|
|1807  |                  macu                  |dct_mac_65                                                                                  |     31|
|1808  |                    mult_res_reg        |\dct_block_0/dct_unit_0/macu/mult_res_reg_funnel                                            |      8|
|1809  |                dct_unit_1              |dctu__parameterized0                                                                        |     34|
|1810  |                  macu                  |dct_mac_64                                                                                  |     31|
|1811  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__341  |      8|
|1812  |                dct_unit_2              |dctu__parameterized1                                                                        |     35|
|1813  |                  macu                  |dct_mac_63                                                                                  |     31|
|1814  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__106  |      8|
|1815  |                dct_unit_3              |dctu__parameterized2                                                                        |     34|
|1816  |                  macu                  |dct_mac_62                                                                                  |     31|
|1817  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__333  |      8|
|1818  |                dct_unit_4              |dctu__parameterized3                                                                        |     36|
|1819  |                  macu                  |dct_mac_61                                                                                  |     32|
|1820  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__105  |      8|
|1821  |                dct_unit_5              |dctu__parameterized4                                                                        |     34|
|1822  |                  macu                  |dct_mac_60                                                                                  |     31|
|1823  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__330  |      8|
|1824  |                dct_unit_6              |dctu__parameterized5                                                                        |     35|
|1825  |                  macu                  |dct_mac_59                                                                                  |     31|
|1826  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__97   |      8|
|1827  |                dct_unit_7              |dctu__parameterized6                                                                        |     34|
|1828  |                  macu                  |dct_mac_58                                                                                  |     31|
|1829  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__323  |      8|
|1830  |              dct_block_1               |dctub__parameterized0                                                                       |    272|
|1831  |                dct_unit_0              |dctu__parameterized7                                                                        |     34|
|1832  |                  macu                  |dct_mac_57                                                                                  |     31|
|1833  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__321  |      8|
|1834  |                dct_unit_1              |dctu__parameterized8                                                                        |     34|
|1835  |                  macu                  |dct_mac_56                                                                                  |     31|
|1836  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__320  |      8|
|1837  |                dct_unit_2              |dctu__parameterized9                                                                        |     34|
|1838  |                  macu                  |dct_mac_55                                                                                  |     31|
|1839  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__319  |      8|
|1840  |                dct_unit_3              |dctu__parameterized10                                                                       |     34|
|1841  |                  macu                  |dct_mac_54                                                                                  |     31|
|1842  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__318  |      8|
|1843  |                dct_unit_4              |dctu__parameterized11                                                                       |     34|
|1844  |                  macu                  |dct_mac_53                                                                                  |     31|
|1845  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__315  |      8|
|1846  |                dct_unit_5              |dctu__parameterized12                                                                       |     34|
|1847  |                  macu                  |dct_mac_52                                                                                  |     31|
|1848  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__312  |      8|
|1849  |                dct_unit_6              |dctu__parameterized13                                                                       |     34|
|1850  |                  macu                  |dct_mac_51                                                                                  |     31|
|1851  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__309  |      8|
|1852  |                dct_unit_7              |dctu__parameterized14                                                                       |     34|
|1853  |                  macu                  |dct_mac_50                                                                                  |     31|
|1854  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__304  |      8|
|1855  |              dct_block_2               |dctub__parameterized1                                                                       |    276|
|1856  |                dct_unit_0              |dctu__parameterized15                                                                       |     35|
|1857  |                  macu                  |dct_mac_49                                                                                  |     31|
|1858  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__91   |      8|
|1859  |                dct_unit_1              |dctu__parameterized16                                                                       |     34|
|1860  |                  macu                  |dct_mac_48                                                                                  |     31|
|1861  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__290  |      8|
|1862  |                dct_unit_2              |dctu__parameterized17                                                                       |     35|
|1863  |                  macu                  |dct_mac_47                                                                                  |     31|
|1864  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__118  |      8|
|1865  |                dct_unit_3              |dctu__parameterized18                                                                       |     34|
|1866  |                  macu                  |dct_mac_46                                                                                  |     31|
|1867  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__381  |      8|
|1868  |                dct_unit_4              |dctu__parameterized19                                                                       |     35|
|1869  |                  macu                  |dct_mac_45                                                                                  |     31|
|1870  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__114  |      8|
|1871  |                dct_unit_5              |dctu__parameterized20                                                                       |     34|
|1872  |                  macu                  |dct_mac_44                                                                                  |     31|
|1873  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__373  |      8|
|1874  |                dct_unit_6              |dctu__parameterized21                                                                       |     35|
|1875  |                  macu                  |dct_mac_43                                                                                  |     31|
|1876  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__113  |      8|
|1877  |                dct_unit_7              |dctu__parameterized22                                                                       |     34|
|1878  |                  macu                  |dct_mac_42                                                                                  |     31|
|1879  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__362  |      8|
|1880  |              dct_block_3               |dctub__parameterized2                                                                       |    272|
|1881  |                dct_unit_0              |dctu__parameterized23                                                                       |     34|
|1882  |                  macu                  |dct_mac_41                                                                                  |     31|
|1883  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__359  |      8|
|1884  |                dct_unit_1              |dctu__parameterized24                                                                       |     34|
|1885  |                  macu                  |dct_mac_40                                                                                  |     31|
|1886  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__356  |      8|
|1887  |                dct_unit_2              |dctu__parameterized25                                                                       |     34|
|1888  |                  macu                  |dct_mac_39                                                                                  |     31|
|1889  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__354  |      8|
|1890  |                dct_unit_3              |dctu__parameterized26                                                                       |     34|
|1891  |                  macu                  |dct_mac_38                                                                                  |     31|
|1892  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__353  |      8|
|1893  |                dct_unit_4              |dctu__parameterized27                                                                       |     34|
|1894  |                  macu                  |dct_mac_37                                                                                  |     31|
|1895  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__349  |      8|
|1896  |                dct_unit_5              |dctu__parameterized28                                                                       |     34|
|1897  |                  macu                  |dct_mac_36                                                                                  |     31|
|1898  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__347  |      8|
|1899  |                dct_unit_6              |dctu__parameterized29                                                                       |     34|
|1900  |                  macu                  |dct_mac_35                                                                                  |     31|
|1901  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__346  |      8|
|1902  |                dct_unit_7              |dctu__parameterized30                                                                       |     34|
|1903  |                  macu                  |dct_mac_34                                                                                  |     31|
|1904  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__342  |      8|
|1905  |              dct_block_4               |dctub__parameterized3                                                                       |    277|
|1906  |                dct_unit_0              |dctu__parameterized31                                                                       |     36|
|1907  |                  macu                  |dct_mac_33                                                                                  |     32|
|1908  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__108  |      8|
|1909  |                dct_unit_1              |dctu__parameterized32                                                                       |     34|
|1910  |                  macu                  |dct_mac_32                                                                                  |     31|
|1911  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__337  |      8|
|1912  |                dct_unit_2              |dctu__parameterized33                                                                       |     35|
|1913  |                  macu                  |dct_mac_31                                                                                  |     31|
|1914  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__103  |      8|
|1915  |                dct_unit_3              |dctu__parameterized34                                                                       |     34|
|1916  |                  macu                  |dct_mac_30                                                                                  |     31|
|1917  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__328  |      8|
|1918  |                dct_unit_4              |dctu__parameterized35                                                                       |     35|
|1919  |                  macu                  |dct_mac_29                                                                                  |     31|
|1920  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__99   |      8|
|1921  |                dct_unit_5              |dctu__parameterized36                                                                       |     34|
|1922  |                  macu                  |dct_mac_28                                                                                  |     31|
|1923  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__324  |      8|
|1924  |                dct_unit_6              |dctu__parameterized37                                                                       |     35|
|1925  |                  macu                  |dct_mac_27                                                                                  |     31|
|1926  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__94   |      8|
|1927  |                dct_unit_7              |dctu__parameterized38                                                                       |     34|
|1928  |                  macu                  |dct_mac_26                                                                                  |     31|
|1929  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__316  |      8|
|1930  |              dct_block_5               |dctub__parameterized4                                                                       |    272|
|1931  |                dct_unit_0              |dctu__parameterized39                                                                       |     34|
|1932  |                  macu                  |dct_mac_25                                                                                  |     31|
|1933  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__313  |      8|
|1934  |                dct_unit_1              |dctu__parameterized40                                                                       |     34|
|1935  |                  macu                  |dct_mac_24                                                                                  |     31|
|1936  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__310  |      8|
|1937  |                dct_unit_2              |dctu__parameterized41                                                                       |     34|
|1938  |                  macu                  |dct_mac_23                                                                                  |     31|
|1939  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__305  |      8|
|1940  |                dct_unit_3              |dctu__parameterized42                                                                       |     34|
|1941  |                  macu                  |dct_mac_22                                                                                  |     31|
|1942  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__302  |      8|
|1943  |                dct_unit_4              |dctu__parameterized43                                                                       |     34|
|1944  |                  macu                  |dct_mac_21                                                                                  |     31|
|1945  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__300  |      8|
|1946  |                dct_unit_5              |dctu__parameterized44                                                                       |     34|
|1947  |                  macu                  |dct_mac_20                                                                                  |     31|
|1948  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__297  |      8|
|1949  |                dct_unit_6              |dctu__parameterized45                                                                       |     34|
|1950  |                  macu                  |dct_mac_19                                                                                  |     31|
|1951  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__295  |      8|
|1952  |                dct_unit_7              |dctu__parameterized46                                                                       |     34|
|1953  |                  macu                  |dct_mac_18                                                                                  |     31|
|1954  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__292  |      8|
|1955  |              dct_block_6               |dctub__parameterized5                                                                       |    276|
|1956  |                dct_unit_0              |dctu__parameterized47                                                                       |     35|
|1957  |                  macu                  |dct_mac_17                                                                                  |     31|
|1958  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__109  |      8|
|1959  |                dct_unit_1              |dctu__parameterized48                                                                       |     34|
|1960  |                  macu                  |dct_mac_16                                                                                  |     31|
|1961  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__338  |      8|
|1962  |                dct_unit_2              |dctu__parameterized49                                                                       |     35|
|1963  |                  macu                  |dct_mac_15                                                                                  |     31|
|1964  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__104  |      8|
|1965  |                dct_unit_3              |dctu__parameterized50                                                                       |     34|
|1966  |                  macu                  |dct_mac_14                                                                                  |     31|
|1967  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__329  |      8|
|1968  |                dct_unit_4              |dctu__parameterized51                                                                       |     35|
|1969  |                  macu                  |dct_mac_13                                                                                  |     31|
|1970  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__98   |      8|
|1971  |                dct_unit_5              |dctu__parameterized52                                                                       |     34|
|1972  |                  macu                  |dct_mac_12                                                                                  |     31|
|1973  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__322  |      8|
|1974  |                dct_unit_6              |dctu__parameterized53                                                                       |     35|
|1975  |                  macu                  |dct_mac_11                                                                                  |     31|
|1976  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg_funnel__93   |      8|
|1977  |                dct_unit_7              |dctu__parameterized54                                                                       |     34|
|1978  |                  macu                  |dct_mac_10                                                                                  |     31|
|1979  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__314  |      8|
|1980  |              dct_block_7               |dctub__parameterized6                                                                       |    272|
|1981  |                dct_unit_0              |dctu__parameterized55                                                                       |     34|
|1982  |                  macu                  |dct_mac_9                                                                                   |     31|
|1983  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__311  |      8|
|1984  |                dct_unit_1              |dctu__parameterized56                                                                       |     34|
|1985  |                  macu                  |dct_mac_8                                                                                   |     31|
|1986  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__308  |      8|
|1987  |                dct_unit_2              |dctu__parameterized57                                                                       |     34|
|1988  |                  macu                  |dct_mac_7                                                                                   |     31|
|1989  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__303  |      8|
|1990  |                dct_unit_3              |dctu__parameterized58                                                                       |     34|
|1991  |                  macu                  |dct_mac_6                                                                                   |     31|
|1992  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__301  |      8|
|1993  |                dct_unit_4              |dctu__parameterized59                                                                       |     34|
|1994  |                  macu                  |dct_mac_5                                                                                   |     31|
|1995  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__298  |      8|
|1996  |                dct_unit_5              |dctu__parameterized60                                                                       |     34|
|1997  |                  macu                  |dct_mac_4                                                                                   |     31|
|1998  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__296  |      8|
|1999  |                dct_unit_6              |dctu__parameterized61                                                                       |     34|
|2000  |                  macu                  |dct_mac_3                                                                                   |     31|
|2001  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__294  |      8|
|2002  |                dct_unit_7              |dctu__parameterized62                                                                       |     34|
|2003  |                  macu                  |dct_mac                                                                                     |     31|
|2004  |                    mult_res_reg        |\activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg_funnel__289  |      8|
|2005  |            zigzag_mod                  |zigzag                                                                                      |    130|
|2006  |          qnr                           |jpeg_qnr                                                                                    |     55|
|2007  |            divider                     |div_su                                                                                      |      8|
|2008  |          rle                           |jpeg_rle                                                                                    |    242|
|2009  |            rle                         |jpeg_rle1                                                                                   |     56|
|2010  |            rz1                         |jpeg_rzs                                                                                    |     47|
|2011  |            rz2                         |jpeg_rzs_0                                                                                  |     47|
|2012  |            rz3                         |jpeg_rzs_1                                                                                  |     47|
|2013  |            rz4                         |jpeg_rzs_2                                                                                  |     44|
|2014  |        \activity_blocks[0].switchtlvl  |top_level                                                                                   |   4097|
|2015  |          \rng_array[1].rng             |rng_width512_taps4                                                                          |   1024|
|2016  |          \rng_array[2].rng             |rng_width512_taps4__parameterized1                                                          |   1024|
|2017  |          \rng_array[3].rng             |rng_width512_taps4__parameterized3                                                          |   1025|
|2018  |          \rng_array[4].rng             |rng_width512_taps4__parameterized5                                                          |   1024|
|2019  |        \activity_blocks[0].switchv     |B1                                                                                          |    316|
+------+----------------------------------------+--------------------------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:00 ; elapsed = 00:07:01 . Memory (MB): peak = 3638.152 ; gain = 1125.707 ; free physical = 358 ; free virtual = 12455
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 53 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:29 ; elapsed = 00:06:38 . Memory (MB): peak = 3642.059 ; gain = 558.109 ; free physical = 4178 ; free virtual = 17208
Synthesis Optimization Complete : Time (s): cpu = 00:05:01 ; elapsed = 00:07:08 . Memory (MB): peak = 3642.059 ; gain = 1129.613 ; free physical = 4142 ; free virtual = 17209
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3872 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 6 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/coef_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__10 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__11 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__12 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__13 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__14 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__15 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__16 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__17 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__18 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__19 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__20 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__21 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__22 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__23 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__24 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__25 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__26 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__27 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__28 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__29 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__30 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__31 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__32 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__33 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__34 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__35 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__36 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__37 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__38 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__39 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__40 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__41 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__42 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__43 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__44 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__45 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__46 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__8 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__9 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__10 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__11 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__12 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__13 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__14 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__15 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__16 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__17 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__18 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__19 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__20 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__21 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__22 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__23 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__24 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__25 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__26 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__27 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__28 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__29 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__30 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__31 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__32 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__33 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__34 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__35 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__36 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__37 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__38 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__39 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__40 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__41 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__42 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__43 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__44 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__45 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__46 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__8 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/coef_reg__9 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[1].switch/activity_blocks[0].switchdct/dct_mod/coef_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[1].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[1].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u0/activity_blocks[1].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__10 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Common 17-14] Message 'Opt 31-422' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4025.891 ; gain = 0.000 ; free physical = 3406 ; free virtual = 16739
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 548 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 512 instances
  LD => LDCE: 36 instances

INFO: [Common 17-83] Releasing license: Synthesis
1157 Infos, 144 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:51 ; elapsed = 00:08:22 . Memory (MB): peak = 4025.891 ; gain = 2493.699 ; free physical = 3702 ; free virtual = 17036
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4025.891 ; gain = 0.000 ; free physical = 3769 ; free virtual = 17104
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.runs/Base_Zynq_MPSoC_Simulated_Load_IP_Co_0_0_synth_1/Base_Zynq_MPSoC_Simulated_Load_IP_Co_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 4049.910 ; gain = 24.020 ; free physical = 3674 ; free virtual = 17083
write_verilog: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4049.910 ; gain = 0.000 ; free physical = 3644 ; free virtual = 17106
write_vhdl: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 4049.910 ; gain = 0.000 ; free physical = 3569 ; free virtual = 17100
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 1506 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4049.910 ; gain = 0.000 ; free physical = 3562 ; free virtual = 17093
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/manvar00/Downloads/RELEASE DVD/vivado_designs/zcu104_src_power/project_2/project_2.runs/Base_Zynq_MPSoC_Simulated_Load_IP_Co_0_0_synth_1/Base_Zynq_MPSoC_Simulated_Load_IP_Co_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 4049.910 ; gain = 0.000 ; free physical = 3545 ; free virtual = 17088
INFO: [runtcl-4] Executing : report_utilization -file Base_Zynq_MPSoC_Simulated_Load_IP_Co_0_0_utilization_synth.rpt -pb Base_Zynq_MPSoC_Simulated_Load_IP_Co_0_0_utilization_synth.pb
write_verilog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4049.910 ; gain = 0.000 ; free physical = 2945 ; free virtual = 16636
write_vhdl: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 4049.910 ; gain = 0.000 ; free physical = 2268 ; free virtual = 16090
INFO: [Common 17-206] Exiting Vivado at Mon Jun  5 12:25:04 2023...
