<?xml version='1.0' encoding='utf-8'?>
<!DOCTYPE register_page SYSTEM "registers.dtd">
<!-- Copyright (c) 2010-2018 Arm Limited or its affiliates. All rights reserved. -->
<!-- This document is Non-Confidential. This document may only be used and distributed in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to. -->
<?xml-stylesheet href="one_register.xsl" type="text/xsl" ?>






<register_page>
  <registers>
    <register is_register="True" is_internal="False" is_banked="False" is_optional="False" is_stub_entry="False">
      <reg_short_name>GICR_TYPER</reg_short_name>
      <reg_long_name>Redistributor Type Register</reg_long_name>
      
  <reg_address
      external_access="False"
    mem_map_access="True"
      power_domain="Unknown"
  >
    <reg_component>GIC Redistributor</reg_component>
    <reg_frame>RD_base</reg_frame>
    <reg_offset><hexnumber>0x0008</hexnumber></reg_offset>
    <reg_instance>GICR_TYPER</reg_instance>
    <reg_access>
        
        <reg_access_state>
            <reg_access_level>When GICD_CTLR.DS == 0b0</reg_access_level>
            <reg_access_type>RO</reg_access_type>
        </reg_access_state>
        
        <reg_access_state>
            <reg_access_level>When IsAccessSecure()</reg_access_level>
            <reg_access_type>RO</reg_access_type>
        </reg_access_state>
        
        <reg_access_state>
            <reg_access_level>When !IsAccessSecure()</reg_access_level>
            <reg_access_type>RO</reg_access_type>
        </reg_access_state>
    </reg_access>
</reg_address>

          <reg_reset_value></reg_reset_value>
      <reg_mappings>
      </reg_mappings>
      <reg_purpose>
        
    
      <purpose_text>
        <para>Provides information about the configuration of this Redistributor.</para>
      </purpose_text>

      </reg_purpose>
      <reg_groups>
            <reg_group>GIC Redistributor registers</reg_group>
      </reg_groups>
      <reg_configuration>
        
    
      <configuration_text>
        <para>A copy of this register is provided for each Redistributor.</para>
      </configuration_text>

      </reg_configuration>
      <reg_attributes>
          <attributes_text>
            <para>GICR_TYPER is a 64-bit register.</para>
          </attributes_text>
      </reg_attributes>
      <reg_fieldsets>
        





  <fields length="64">
    <text_before_fields>
      
  

    </text_before_fields>
    
        <field
           id="Affinity_Value_63_32"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
        >
          <field_name>Affinity_Value</field_name>
          <field_msb>63</field_msb>
          <field_lsb>32</field_lsb>
          <field_description order="before">
          
  <para>The identity of the PE associated with this Redistributor.</para>
<para>Bits [63:56] provide Aff3, the Affinity level 3 value for the Redistributor.</para>
<para>Bits [55:48] provide Aff2, the Affinity level 2 value for the Redistributor.</para>
<para>Bits [47:40] provide Aff1, the Affinity level 1 value for the Redistributor.</para>
<para>Bits [39:32] provide Aff0, the Affinity level 0 value for the Redistributor.</para>

          </field_description>
            <field_values>
            </field_values>
          <field_description order="after">
            
  

          </field_description>
          <field_resets>
  
  
</field_resets>
      </field>
        <field
           id="PPInum_31_27_1"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
           reserved_type="RES0"
        >
          <field_name>PPInum</field_name>
          <field_msb>31</field_msb>
          <field_lsb>27</field_lsb>
           <field_range>31:27</field_range>
          <field_description order="before">
          
  <para>The value derived from this field specifies the maximum PPI INTID that a GIC implementation can support. An implementation might not implement all PPIs up to this maximum.</para>

          </field_description>
            <field_values>
                  <field_value_instance>
        <field_value>0b00000</field_value>
        <field_value_description>
  <para>Maximum PPI INTID is 31.</para>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b00001</field_value>
        <field_value_description>
  <para>Maximum PPI INTID is 1087.</para>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b00010</field_value>
        <field_value_description>
  <para>Maximum PPI INTID is 1119.</para>
</field_value_description>
    </field_value_instance>
            </field_values>
          <field_description order="after">
            
  <para>All other values are reserved.</para>

          </field_description>
          <field_resets>
  
  
</field_resets>
            <fields_condition>When GICv3.1 is implemented</fields_condition>
      </field>
        <field
           id="0_31_27_2"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
           rwtype="RES0"
        >
          <field_name>0</field_name>
          <field_msb>31</field_msb>
          <field_lsb>27</field_lsb>
           <field_range>31:27</field_range>
          <field_description order="before">
            <para>Reserved, <arm-defined-word>RES0</arm-defined-word>.</para>
          </field_description>
            <field_values>
            </field_values>
      </field>
        <field
           id="VSGI_26_26_1"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
           reserved_type="RES0"
        >
          <field_name>VSGI</field_name>
          <field_msb>26</field_msb>
          <field_lsb>26</field_lsb>
          <field_description order="before">
          
  <para>Indicates whether vSGIs are supported.</para>

          </field_description>
            <field_values>
                  <field_value_instance>
        <field_value>0b0</field_value>
        <field_value_description>
  <para>Direct injection of SGIs not supported.</para>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b1</field_value>
        <field_value_description>
  <para>Direct injection of SGIs supported.</para>
</field_value_description>
    </field_value_instance>
            </field_values>
          <field_description order="after">
            
  

          </field_description>
          <field_resets>
  
  
</field_resets>
            <fields_condition>When GICv4.1 is implemented</fields_condition>
      </field>
        <field
           id="0_26_26_2"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
           rwtype="RES0"
        >
          <field_name>0</field_name>
          <field_msb>26</field_msb>
          <field_lsb>26</field_lsb>
          <field_description order="before">
            <para>Reserved, <arm-defined-word>RES0</arm-defined-word>.</para>
          </field_description>
            <field_values>
            </field_values>
      </field>
        <field
           id="CommonLPIAff_25_24"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
        >
          <field_name>CommonLPIAff</field_name>
          <field_msb>25</field_msb>
          <field_lsb>24</field_lsb>
          <field_description order="before">
          
  <para>The affinity level at which Redistributors share an LPI Configuration table.</para>

          </field_description>
            <field_values>
                  <field_value_instance>
        <field_value>0b00</field_value>
        <field_value_description>
  <para>All Redistributors must share an LPI Configuration table.</para>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b01</field_value>
        <field_value_description>
  <para>All Redistributors with the same Aff3 value must share an LPI Configuration table.</para>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b10</field_value>
        <field_value_description>
  <para>All Redistributors with the same Aff3.Aff2 value must share an LPI Configuration table.</para>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b11</field_value>
        <field_value_description>
  <para>All Redistributors with the same Aff3.Aff2.Aff1 value must share an LPI Configuration table.</para>
</field_value_description>
    </field_value_instance>
            </field_values>
          <field_description order="after">
            
  

          </field_description>
          <field_resets>
  
  
</field_resets>
      </field>
        <field
           id="Processor_Number_23_8"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
        >
          <field_name>Processor_Number</field_name>
          <field_msb>23</field_msb>
          <field_lsb>8</field_lsb>
          <field_description order="before">
          
  <para>A unique identifier for the PE. When <register_link state="ext" id="ext-gits_typer.xml">GITS_TYPER</register_link>.PTA == 0, an ITS uses this field to identify the interrupt target.</para>
<para>When affinity routing is disabled for a Security state, this field indicates which <register_link state="ext" id="ext-gicd_itargetsrn.xml">GICD_ITARGETSR&lt;n&gt;</register_link> corresponds to this Redistributor.</para>

          </field_description>
            <field_values>
            </field_values>
          <field_description order="after">
            
  

          </field_description>
          <field_resets>
  
  
</field_resets>
      </field>
        <field
           id="RVPEID_7_7_1"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
           reserved_type="RES0"
        >
          <field_name>RVPEID</field_name>
          <field_msb>7</field_msb>
          <field_lsb>7</field_lsb>
          <field_description order="before">
          
  <para>Indicates how the resident vPE is specified.</para>

          </field_description>
            <field_values>
                  <field_value_instance>
        <field_value>0b0</field_value>
        <field_value_description>
  <para><register_link state="ext" id="ext-gicr_vpendbaser.xml">GICR_VPENDBASER</register_link> records the address of the vPE's Virtual Pending Table.</para>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b1</field_value>
        <field_value_description>
  <para><register_link state="ext" id="ext-gicr_vpendbaser.xml">GICR_VPENDBASER</register_link> records vPEID.</para>
</field_value_description>
    </field_value_instance>
            </field_values>
          <field_description order="after">
            
  

          </field_description>
          <field_resets>
  
  
</field_resets>
            <fields_condition>When GICv4.1 is implemented</fields_condition>
      </field>
        <field
           id="0_7_7_2"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
           rwtype="RES0"
        >
          <field_name>0</field_name>
          <field_msb>7</field_msb>
          <field_lsb>7</field_lsb>
          <field_description order="before">
            <para>Reserved, <arm-defined-word>RES0</arm-defined-word>.</para>
          </field_description>
            <field_values>
            </field_values>
      </field>
        <field
           id="MPAM_6_6_1"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
           reserved_type="RES0"
        >
          <field_name>MPAM</field_name>
          <field_msb>6</field_msb>
          <field_lsb>6</field_lsb>
          <field_description order="before">
          
  <para>MPAM</para>

          </field_description>
            <field_values>
                  <field_value_instance>
        <field_value>0b0</field_value>
        <field_value_description>
  <para>MPAM not supported.</para>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b1</field_value>
        <field_value_description>
  <para>MPAM supported.</para>
</field_value_description>
    </field_value_instance>
            </field_values>
          <field_description order="after">
            
  

          </field_description>
          <field_resets>
  
  
</field_resets>
            <fields_condition>When GICv3.1 is implemented</fields_condition>
      </field>
        <field
           id="0_6_6_2"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
           rwtype="RES0"
        >
          <field_name>0</field_name>
          <field_msb>6</field_msb>
          <field_lsb>6</field_lsb>
          <field_description order="before">
            <para>Reserved, <arm-defined-word>RES0</arm-defined-word>.</para>
          </field_description>
            <field_values>
            </field_values>
      </field>
        <field
           id="DPGS_5_5"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
        >
          <field_name>DPGS</field_name>
          <field_msb>5</field_msb>
          <field_lsb>5</field_lsb>
          <field_description order="before">
          
  <para>Sets support for <register_link state="ext" id="ext-gicr_ctlr.xml">GICR_CTLR</register_link>.DPG* bits.</para>

          </field_description>
            <field_values>
                  <field_value_instance>
        <field_value>0b0</field_value>
        <field_value_description>
  <para><register_link state="ext" id="ext-gicr_ctlr.xml">GICR_CTLR</register_link>.DPG* bits are not supported.</para>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b1</field_value>
        <field_value_description>
  <para><register_link state="ext" id="ext-gicr_ctlr.xml">GICR_CTLR</register_link>.DPG* bits are supported.</para>
</field_value_description>
    </field_value_instance>
            </field_values>
          <field_description order="after">
            
  

          </field_description>
          <field_resets>
  
  
</field_resets>
      </field>
        <field
           id="Last_4_4"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
        >
          <field_name>Last</field_name>
          <field_msb>4</field_msb>
          <field_lsb>4</field_lsb>
          <field_description order="before">
          
  <para>Indicates whether this Redistributor is the highest-numbered Redistributor in a series of contiguous Redistributor pages.</para>

          </field_description>
            <field_values>
                  <field_value_instance>
        <field_value>0b0</field_value>
        <field_value_description>
  <para>This Redistributor is not the highest-numbered Redistributor in a series of contiguous Redistributor pages.</para>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b1</field_value>
        <field_value_description>
  <para>This Redistributor is the highest-numbered Redistributor in a series of contiguous Redistributor pages.</para>
</field_value_description>
    </field_value_instance>
            </field_values>
          <field_description order="after">
            
  

          </field_description>
          <field_resets>
  
  
</field_resets>
      </field>
        <field
           id="DirectLPI_3_3"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
        >
          <field_name>DirectLPI</field_name>
          <field_msb>3</field_msb>
          <field_lsb>3</field_lsb>
          <field_description order="before">
          
  <para>Indicates whether this Redistributor supports direct injection of LPIs.</para>

          </field_description>
            <field_values>
                  <field_value_instance>
        <field_value>0b0</field_value>
        <field_value_description>
  <para>This Redistributor does not support direct injection of LPIs. The <register_link state="ext" id="ext-gicr_setlpir.xml">GICR_SETLPIR</register_link>, <register_link state="ext" id="ext-gicr_clrlpir.xml">GICR_CLRLPIR</register_link>, <register_link state="ext" id="ext-gicr_invlpir.xml">GICR_INVLPIR</register_link>, <register_link state="ext" id="ext-gicr_invallr.xml">GICR_INVALLR</register_link>, and <register_link state="ext" id="ext-gicr_syncr.xml">GICR_SYNCR</register_link> registers are either not implemented, or have an <arm-defined-word>IMPLEMENTATION DEFINED</arm-defined-word> purpose.</para>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b1</field_value>
        <field_value_description>
  <para>This Redistributor supports direct injection of LPIs. The <register_link state="ext" id="ext-gicr_setlpir.xml">GICR_SETLPIR</register_link>, <register_link state="ext" id="ext-gicr_clrlpir.xml">GICR_CLRLPIR</register_link>, <register_link state="ext" id="ext-gicr_invlpir.xml">GICR_INVLPIR</register_link>, <register_link state="ext" id="ext-gicr_invallr.xml">GICR_INVALLR</register_link>, and <register_link state="ext" id="ext-gicr_syncr.xml">GICR_SYNCR</register_link> registers are implemented.</para>
</field_value_description>
    </field_value_instance>
            </field_values>
          <field_description order="after">
            
  

          </field_description>
          <field_resets>
  
  
</field_resets>
      </field>
        <field
           id="Dirty_2_2"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
        >
          <field_name>Dirty</field_name>
          <field_msb>2</field_msb>
          <field_lsb>2</field_lsb>
          <field_description order="before">
          
  <para>Controls the functionality of <register_link state="ext" id="ext-gicr_vpendbaser.xml">GICR_VPENDBASER</register_link>.Dirty.</para>

          </field_description>
            <field_values>
                  <field_value_instance>
        <field_value>0b0</field_value>
        <field_value_description>
  <para><register_link state="ext" id="ext-gicr_vpendbaser.xml">GICR_VPENDBASER</register_link>.Dirty is <arm-defined-word>UNKNOWN</arm-defined-word> when <register_link state="ext" id="ext-gicr_vpendbaser.xml">GICR_VPENDBASER</register_link>.Valid == 1.</para>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b1</field_value>
        <field_value_description>
  <para><register_link state="ext" id="ext-gicr_vpendbaser.xml">GICR_VPENDBASER</register_link>.Dirty indicates when the Virtual Pending Table has been parsed when <register_link state="ext" id="ext-gicr_vpendbaser.xml">GICR_VPENDBASER</register_link>.Valid is written from 0 to 1.</para>
</field_value_description>
    </field_value_instance>
            </field_values>
          <field_description order="after">
            
  <para>When GICR_TYPER.VLPIS == 0, this field is <arm-defined-word>RES0</arm-defined-word>.</para>
<note><para>In GICv4.1 implementations this field is <arm-defined-word>RES1</arm-defined-word>.</para></note>

          </field_description>
          <field_resets>
  
  
</field_resets>
      </field>
        <field
           id="VLPIS_1_1"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
        >
          <field_name>VLPIS</field_name>
          <field_msb>1</field_msb>
          <field_lsb>1</field_lsb>
          <field_description order="before">
          
  <para>Indicates whether the GIC implementation supports virtual LPIs and the direct injection of virtual LPIs.</para>

          </field_description>
            <field_values>
                  <field_value_instance>
        <field_value>0b0</field_value>
        <field_value_description>
  <para>The implementation does not support virtual LPIs or the direct injection of virtual LPIs.</para>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b1</field_value>
        <field_value_description>
  <para>The implementation supports virtual LPIs and the direct injection of virtual LPIs.</para>
</field_value_description>
    </field_value_instance>
            </field_values>
          <field_description order="after">
            
  <note><para>In GICv3 implementations this field is <arm-defined-word>RES0</arm-defined-word>.</para></note>

          </field_description>
          <field_resets>
  
  
</field_resets>
      </field>
        <field
           id="PLPIS_0_0"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
        >
          <field_name>PLPIS</field_name>
          <field_msb>0</field_msb>
          <field_lsb>0</field_lsb>
          <field_description order="before">
          
  <para>Indicates whether the GIC implementation supports physical LPIs.</para>

          </field_description>
            <field_values>
                  <field_value_instance>
        <field_value>0b0</field_value>
        <field_value_description>
  <para>The implementation does not support physical LPIs.</para>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b1</field_value>
        <field_value_description>
  <para>The implementation supports physical LPIs.</para>
</field_value_description>
    </field_value_instance>
            </field_values>
          <field_description order="after">
            
  

          </field_description>
          <field_resets>
  
  
</field_resets>
      </field>
    <text_after_fields>
    
  

    </text_after_fields>
  </fields>
  <reg_fieldset length="64">
      
        <fieldat id="Affinity_Value_63_32" msb="63" lsb="32"/>
        <fieldat id="PPInum_31_27_1" msb="31" lsb="27"/>
        <fieldat id="VSGI_26_26_1" msb="26" lsb="26"/>
        <fieldat id="CommonLPIAff_25_24" msb="25" lsb="24"/>
        <fieldat id="Processor_Number_23_8" msb="23" lsb="8"/>
        <fieldat id="RVPEID_7_7_1" msb="7" lsb="7"/>
        <fieldat id="MPAM_6_6_1" msb="6" lsb="6"/>
        <fieldat id="DPGS_5_5" msb="5" lsb="5"/>
        <fieldat id="Last_4_4" msb="4" lsb="4"/>
        <fieldat id="DirectLPI_3_3" msb="3" lsb="3"/>
        <fieldat id="Dirty_2_2" msb="2" lsb="2"/>
        <fieldat id="VLPIS_1_1" msb="1" lsb="1"/>
        <fieldat id="PLPIS_0_0" msb="0" lsb="0"/>
    </reg_fieldset>

      </reg_fieldsets>
      


<access_mechanisms>
  


</access_mechanisms>

      <arch_variants>
      </arch_variants>
  </register>
</registers>

    <timestamp>13/12/2019 15:13; 391b5248b29fb2f001ef74792eaacbd6fc72f211</timestamp>
</register_page>