// Seed: 3302217381
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_7 = id_7;
  wire id_9;
  wire id_10;
  assign id_4 = 1;
  wire id_11;
  assign id_9 = id_10;
  assign id_4 = -1'h0 - -1'h0;
endmodule
module module_1 (
    output tri id_0,
    output supply0 id_1
);
  assign id_1 = -1;
  assign id_1 = 1'b0;
  wire id_3, id_4;
  assign id_3 = (id_4);
  assign id_3 = id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3,
      id_4
  );
endmodule
