{
  "id": "15819",
  "title": "Desain arsitektur prosesor fuzzy logic berbasis kompiler vdhl xilinx foundation 2.1",
  "abstract": "",
  "creators": "MAX FERDINAND SANDHI",
  "contributors": "Murtiyanto Santoso (Examination Committee 1); Yohanes Trilaksono Dibyo S. (Advisor 1)",
  "publisher": "Universitas Kristen Petra",
  "language": "Indonesian",
  "theme": "Digital Theses",
  "category": "Undergraduate Thesis",
  "sub_category": "Skripsi/Undergraduate Thesis",
  "source": "Skripsi No. 00/E/EL/070/507; Max Ferdinand Sandhi (23496037)",
  "subjects": "COMPUTERS; ELECTRONIC DATA PROCESSING; FUZZY LOGIC"
}