#Start recording tcl command: 12/26/2018 13:46:42
#Project Location: C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer_RealBoard; Project name: KanalogBuffer_Real
prj_project open "C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer_RealBoard/KanalogBuffer_Real.ldf"
prj_run Synthesis -impl kabuf_Real
prj_run Map -impl kabuf_Real
prj_run PAR -impl kabuf_Real
prj_run Export -impl kabuf_Real
#Stop recording: 12/27/2018 05:17:26
