<TABLE>
<TR  bgcolor="#C0C0C0">
<TH>Hierarchy</TH>
<TH>Input</TH>
<TH>Constant Input</TH>
<TH>Unused Input</TH>
<TH>Floating Input</TH>
<TH>Output</TH>
<TH>Constant Output</TH>
<TH>Unused Output</TH>
<TH>Floating Output</TH>
<TH>Bidir</TH>
<TH>Constant Bidir</TH>
<TH>Unused Bidir</TH>
<TH>Input only Bidir</TH>
<TH>Output only Bidir</TH>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_out_ic_to_avmavmm_1_rw|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_out_ic_to_avmavmm_1_rw</TD>
<TD >111</TD>
<TD >4</TD>
<TD >6</TD>
<TD >4</TD>
<TD >107</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|sp[1].sp|staging_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|sp[1].sp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|sp[1].sp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >150</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|sp[1].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|sp[1].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].sp|staging_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].sp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].sp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >150</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[8].dp|pipe_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[8].dp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[8].dp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >150</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[8].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[8].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[7].dp|pipe_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[7].dp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[7].dp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >150</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[7].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[7].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[6].dp|pipe_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[6].dp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[6].dp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >150</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[6].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[6].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[5].dp|pipe_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[5].dp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[5].dp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >150</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[5].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[5].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[4].dp|pipe_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[4].dp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[4].dp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >150</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[4].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[4].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[3].dp|pipe_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[3].dp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[3].dp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >150</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[3].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[3].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].dp|pipe_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].dp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].dp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >150</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].dp|pipe_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].dp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].dp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >150</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].dp|pipe_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].dp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].dp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >150</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[5].a|mux_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[5].a|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[5].a</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >225</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[5].mout_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[5].m1_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[5].m0_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[4].a|mux_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[4].a|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[4].a</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >225</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[4].mout_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[4].m1_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[4].m0_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[3].a|mux_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[3].a|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[3].a</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >225</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[3].mout_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[3].m1_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[3].m0_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[2].a|mux_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[2].a|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[2].a</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >225</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[2].mout_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[2].m1_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[2].m0_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].a|mux_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].a|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].a</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >225</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].mout_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].m1_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].m0_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].a|mux_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].a|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].a</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >225</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].mout_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].m1_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].m0_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|rrp|read_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|rrp|read_fifo</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|rrp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|rrp</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >111</TD>
<TD >0</TD>
<TD >68</TD>
<TD >0</TD>
<TD >68</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|wrp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|wrp</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >79</TD>
<TD >0</TD>
<TD >70</TD>
<TD >0</TD>
<TD >70</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >190</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|s.rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >36</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|s.wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|s.out_arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|s.in_arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[6].m_endp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >224</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[6].rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >36</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[6].wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[6].arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[6].m_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >109</TD>
<TD >0</TD>
<TD >109</TD>
<TD >0</TD>
<TD >109</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[5].m_endp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >224</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[5].rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >36</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[5].wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[5].arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[5].m_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >109</TD>
<TD >0</TD>
<TD >109</TD>
<TD >0</TD>
<TD >109</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[4].m_endp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >224</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[4].rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >36</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[4].wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[4].arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[4].m_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >109</TD>
<TD >0</TD>
<TD >109</TD>
<TD >0</TD>
<TD >109</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[3].m_endp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >224</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[3].rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >36</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[3].wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[3].arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[3].m_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >109</TD>
<TD >0</TD>
<TD >109</TD>
<TD >0</TD>
<TD >109</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[2].m_endp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >224</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[2].rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >36</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[2].wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[2].arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[2].m_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >109</TD>
<TD >0</TD>
<TD >109</TD>
<TD >0</TD>
<TD >109</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].m_endp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >224</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >36</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].m_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >109</TD>
<TD >0</TD>
<TD >109</TD>
<TD >0</TD>
<TD >109</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].m_endp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >224</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >36</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].m_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >109</TD>
<TD >0</TD>
<TD >109</TD>
<TD >0</TD>
<TD >109</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw</TD>
<TD >534</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >319</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.t[6].avmm_1_avm_to_ic</TD>
<TD >107</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.t[5].avmm_1_avm_to_ic</TD>
<TD >107</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.t[4].avmm_1_avm_to_ic</TD>
<TD >107</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.t[3].avmm_1_avm_to_ic</TD>
<TD >107</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.t[2].avmm_1_avm_to_ic</TD>
<TD >107</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.t[1].avmm_1_avm_to_ic</TD>
<TD >107</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|avmm_1_.t[0].avmm_1_avm_to_ic</TD>
<TD >107</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|thereset_wire_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|theatax_B0_runOnce_merge</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0|thei_llvm_fpga_pop_token_i1_wt_limpop_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0|thei_llvm_fpga_pop_token_i1_wt_limpop_atax1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|fifo</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|theatax_B0_runOnce_merge_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|theatax_B0_runOnce_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|theatax_B5_x|sim_tracker_inst</TD>
<TD >5</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|theatax_B5_x</TD>
<TD >11</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|theatax_B4_x|sim_tracker_inst</TD>
<TD >5</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|theatax_B4_x</TD>
<TD >11</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|theatax_B2_x|sim_tracker_inst</TD>
<TD >5</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|theatax_B2_x</TD>
<TD >11</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|theatax_B1_start_x|sim_tracker_inst</TD>
<TD >5</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|theatax_B1_start_x</TD>
<TD >11</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_iowr_bl_return_atax_unnamed_atax18_atax0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_iowr_bl_return_atax_unnamed_atax18_atax0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst</TD>
<TD >9</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >7</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_iowr_bl_return_atax_unnamed_atax18_atax0|theiowr</TD>
<TD >73</TD>
<TD >3</TD>
<TD >63</TD>
<TD >3</TD>
<TD >5</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_iowr_bl_return_atax_unnamed_atax18_atax0</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|fifo</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg</TD>
<TD >263</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >261</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst</TD>
<TD >264</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >264</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord</TD>
<TD >297</TD>
<TD >37</TD>
<TD >0</TD>
<TD >37</TD>
<TD >260</TD>
<TD >37</TD>
<TD >37</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x</TD>
<TD >262</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >260</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_atax4_atax8|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_atax4_atax1</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_atax4_atax8</TD>
<TD >69</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_atax5_atax9|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_atax5_atax1</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_atax5_atax9</TD>
<TD >69</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_atax6_atax10|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_atax6_atax1</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_atax6_atax10</TD>
<TD >69</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_atax3_atax1</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_atax3_atax4</TD>
<TD >69</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1</TD>
<TD >23</TD>
<TD >16</TD>
<TD >0</TD>
<TD >16</TD>
<TD >20</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_aunroll_x</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond42_atax2|thei_llvm_fpga_push_i1_notexitcond42_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond42_atax2|thei_llvm_fpga_push_i1_notexitcond42_atax1</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond42_atax2</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going41_atax1|thepassthru</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going41_atax1|thei_llvm_fpga_pipeline_keep_going41_atax1|asr|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going41_atax1|thei_llvm_fpga_pipeline_keep_going41_atax1|asr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going41_atax1|thei_llvm_fpga_pipeline_keep_going41_atax1</TD>
<TD >10</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going41_atax1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x</TD>
<TD >6</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|theatax_B1_start_merge_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region</TD>
<TD >264</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >264</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|theatax_B1_start_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|theatax_B1_start_merge</TD>
<TD >5</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start</TD>
<TD >265</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >264</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going41_atax1_sr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax0|thelimiter|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax0|thelimiter</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2_sr_1_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated</TD>
<TD >14</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read</TD>
<TD >71</TD>
<TD >13</TD>
<TD >0</TD>
<TD >13</TD>
<TD >81</TD>
<TD >13</TD>
<TD >13</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|u_permute_address</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1</TD>
<TD >242</TD>
<TD >45</TD>
<TD >129</TD>
<TD >45</TD>
<TD >107</TD>
<TD >45</TD>
<TD >45</TD>
<TD >45</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thereaddata_reg_unnamed_atax7_atax0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8</TD>
<TD >106</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >114</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >96</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >114</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >96</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >100</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >103</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >102</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_1_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_1_fifo|fifo</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >103</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_1_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_1_fifo</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >98</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop12_atax3|thei_llvm_fpga_pop_i1_memdep_phi_pop12_atax3_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop12_atax3|thei_llvm_fpga_pop_i1_memdep_phi_pop12_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop12_atax3|thei_llvm_fpga_pop_i1_memdep_phi_pop12_atax1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop12_atax3</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit88_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit88_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit88_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit88_atax1</TD>
<TD >39</TD>
<TD >30</TD>
<TD >0</TD>
<TD >30</TD>
<TD >36</TD>
<TD >30</TD>
<TD >30</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit88_atax1_aunroll_x</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter8615_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going37_atax2|thepassthru</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter8615_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going37_atax2|thei_llvm_fpga_pipeline_keep_going37_atax1|asr|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter8615_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going37_atax2|thei_llvm_fpga_pipeline_keep_going37_atax1|asr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter8615_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going37_atax2|thei_llvm_fpga_pipeline_keep_going37_atax1</TD>
<TD >10</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter8615_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going37_atax2</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter8615_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond38_atax7|thei_llvm_fpga_push_i1_notexitcond38_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter8615_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond38_atax7|thei_llvm_fpga_push_i1_notexitcond38_atax1</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter8615_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond38_atax7</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter8615_atax0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv10_pop10_atax3|thei_llvm_fpga_pop_i6_fpga_indvars_iv10_pop10_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter8615_atax0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv10_pop10_atax3|thei_llvm_fpga_pop_i6_fpga_indvars_iv10_pop10_atax1</TD>
<TD >23</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >11</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter8615_atax0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv10_pop10_atax3</TD>
<TD >21</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >7</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter8615_atax0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv10_push10_atax9|thei_llvm_fpga_push_i6_fpga_indvars_iv10_push10_atax1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter8615_atax0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv10_push10_atax9|thei_llvm_fpga_push_i6_fpga_indvars_iv10_push10_atax1|fifo</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >12</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter8615_atax0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv10_push10_atax9|thei_llvm_fpga_push_i6_fpga_indvars_iv10_push10_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter8615_atax0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv10_push10_atax9|thei_llvm_fpga_push_i6_fpga_indvars_iv10_push10_atax1</TD>
<TD >15</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >19</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter8615_atax0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv10_push10_atax9</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter8615_atax0_aunroll_x</TD>
<TD >7</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theatax_B2_merge_reg_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit_atax1</TD>
<TD >199</TD>
<TD >95</TD>
<TD >0</TD>
<TD >95</TD>
<TD >196</TD>
<TD >95</TD>
<TD >95</TD>
<TD >95</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit_atax1_aunroll_x</TD>
<TD >104</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >101</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter_atax6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast879416_atax4|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast879416_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter_atax6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast879416_atax4|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast879416_atax1</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter_atax6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast879416_atax4</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter_atax6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_pop_i32_i_076_pop11_atax2|thei_llvm_fpga_pop_i32_i_076_pop11_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter_atax6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_pop_i32_i_076_pop11_atax2|thei_llvm_fpga_pop_i32_i_076_pop11_atax1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter_atax6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_pop_i32_i_076_pop11_atax2</TD>
<TD >71</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >33</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter_atax6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_076_push11_atax10|thei_llvm_fpga_push_i32_i_076_push11_atax1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter_atax6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_076_push11_atax10|thei_llvm_fpga_push_i32_i_076_push11_atax1|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter_atax6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_076_push11_atax10|thei_llvm_fpga_push_i32_i_076_push11_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter_atax6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_076_push11_atax10|thei_llvm_fpga_push_i32_i_076_push11_atax1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter_atax6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_076_push11_atax10</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter_atax6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_ataxs_c1_enter_atax0_aunroll_x</TD>
<TD >71</TD>
<TD >2</TD>
<TD >1</TD>
<TD >2</TD>
<TD >98</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter_atax6_aunroll_x</TD>
<TD >73</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >98</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >6</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_0_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_0_fifo|fifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_0_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_0_fifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist6_i_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x_out_c0_exit88_3_tpl_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist6_i_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x_out_c0_exit88_3_tpl_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist6_i_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x_out_c0_exit88_3_tpl_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist6_i_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x_out_c0_exit88_3_tpl_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist6_i_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x_out_c0_exit88_3_tpl_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist6_i_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x_out_c0_exit88_3_tpl_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist6_i_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x_out_c0_exit88_3_tpl_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist6_i_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x_out_c0_exit88_3_tpl_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist6_i_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x_out_c0_exit88_3_tpl_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist6_i_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x_out_c0_exit88_3_tpl_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist6_i_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x_out_c0_exit88_3_tpl_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist6_i_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x_out_c0_exit88_3_tpl_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist6_i_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x_out_c0_exit88_3_tpl_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist6_i_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x_out_c0_exit88_3_tpl_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist6_i_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x_out_c0_exit88_3_tpl_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist6_i_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x_out_c0_exit88_3_tpl_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist6_i_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x_out_c0_exit88_3_tpl_35_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist6_i_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x_out_c0_exit88_3_tpl_35_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist6_i_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x_out_c0_exit88_3_tpl_35_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist6_i_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x_out_c0_exit88_3_tpl_35_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist6_i_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x_out_c0_exit88_3_tpl_35_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_pop_i1_memdep_phi3_pop13_atax4|thei_llvm_fpga_pop_i1_memdep_phi3_pop13_atax4_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_pop_i1_memdep_phi3_pop13_atax4|thei_llvm_fpga_pop_i1_memdep_phi3_pop13_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_pop_i1_memdep_phi3_pop13_atax4|thei_llvm_fpga_pop_i1_memdep_phi3_pop13_atax1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_pop_i1_memdep_phi3_pop13_atax4</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop12_atax3_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop12_atax3_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop12_atax3_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop12_atax3_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop12_atax3_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop12_atax3_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop12_atax3_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop12_atax3_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop12_atax3_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop12_atax3_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop12_atax3_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop12_atax3_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop12_atax3_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop12_atax3_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop12_atax3_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop12_atax3_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop12_atax3_out_data_out_32_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop12_atax3_out_data_out_32_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop12_atax3_out_data_out_32_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop12_atax3_out_data_out_32_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop12_atax3_out_data_out_32_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region</TD>
<TD >110</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >211</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge</TD>
<TD >7</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_branch</TD>
<TD >136</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >134</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2</TD>
<TD >112</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >214</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >78</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >68</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >71</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write|data_fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated</TD>
<TD >14</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write|nop_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write</TD>
<TD >75</TD>
<TD >13</TD>
<TD >4</TD>
<TD >13</TD>
<TD >81</TD>
<TD >13</TD>
<TD >13</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|u_permute_address</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1</TD>
<TD >242</TD>
<TD >13</TD>
<TD >130</TD>
<TD >13</TD>
<TD >76</TD>
<TD >13</TD>
<TD >13</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1</TD>
<TD >137</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >76</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push13_atax2|thei_llvm_fpga_push_i1_memdep_phi3_push13_atax2_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push13_atax2|thei_llvm_fpga_push_i1_memdep_phi3_push13_atax1|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push13_atax2|thei_llvm_fpga_push_i1_memdep_phi3_push13_atax1|fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push13_atax2|thei_llvm_fpga_push_i1_memdep_phi3_push13_atax1|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push13_atax2|thei_llvm_fpga_push_i1_memdep_phi3_push13_atax1|fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push13_atax2|thei_llvm_fpga_push_i1_memdep_phi3_push13_atax1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push13_atax2|thei_llvm_fpga_push_i1_memdep_phi3_push13_atax1|fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push13_atax2|thei_llvm_fpga_push_i1_memdep_phi3_push13_atax1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push13_atax2|thei_llvm_fpga_push_i1_memdep_phi3_push13_atax1|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push13_atax2|thei_llvm_fpga_push_i1_memdep_phi3_push13_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push13_atax2|thei_llvm_fpga_push_i1_memdep_phi3_push13_atax1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push13_atax2</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push12_atax0|thei_llvm_fpga_push_i1_memdep_phi_push12_atax0_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push12_atax0|thei_llvm_fpga_push_i1_memdep_phi_push12_atax1|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push12_atax0|thei_llvm_fpga_push_i1_memdep_phi_push12_atax1|fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push12_atax0|thei_llvm_fpga_push_i1_memdep_phi_push12_atax1|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push12_atax0|thei_llvm_fpga_push_i1_memdep_phi_push12_atax1|fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push12_atax0|thei_llvm_fpga_push_i1_memdep_phi_push12_atax1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push12_atax0|thei_llvm_fpga_push_i1_memdep_phi_push12_atax1|fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push12_atax0|thei_llvm_fpga_push_i1_memdep_phi_push12_atax1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push12_atax0|thei_llvm_fpga_push_i1_memdep_phi_push12_atax1|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push12_atax0|thei_llvm_fpga_push_i1_memdep_phi_push12_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push12_atax0|thei_llvm_fpga_push_i1_memdep_phi_push12_atax1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push12_atax0</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >6</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thecoalesced_delay_0_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thecoalesced_delay_0_fifo|fifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thecoalesced_delay_0_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thecoalesced_delay_0_fifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region</TD>
<TD >141</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >80</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|theatax_B6_merge</TD>
<TD >103</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >101</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|theatax_B6_branch</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6</TD>
<TD >142</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >80</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7_sr_0_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going37_atax2_sr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax1|thelimiter|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax1|thelimiter</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax1</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_sr_1_aunroll_x</TD>
<TD >137</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >135</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_branch</TD>
<TD >202</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >199</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated</TD>
<TD >14</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read</TD>
<TD >71</TD>
<TD >13</TD>
<TD >0</TD>
<TD >13</TD>
<TD >81</TD>
<TD >13</TD>
<TD >13</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|u_permute_address</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1</TD>
<TD >242</TD>
<TD >44</TD>
<TD >129</TD>
<TD >44</TD>
<TD >107</TD>
<TD >44</TD>
<TD >44</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thereaddata_reg_unnamed_atax12_atax1</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3</TD>
<TD >106</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_ataxs_c0_exit96_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_ataxs_c0_exit96_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_ataxs_c0_exit96_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_ataxs_c0_exit96_atax1</TD>
<TD >583</TD>
<TD >249</TD>
<TD >0</TD>
<TD >249</TD>
<TD >580</TD>
<TD >249</TD>
<TD >249</TD>
<TD >249</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_ataxs_c0_exit96_atax1_aunroll_x</TD>
<TD >334</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >333</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|redist10_i_llvm_fpga_pop_i32_mul_add1448_pop21_atax15_out_data_out_4_mem_dmem|auto_generated|altsyncram1</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|redist10_i_llvm_fpga_pop_i32_mul_add1448_pop21_atax15_out_data_out_4_mem_dmem|auto_generated</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a9615_atax12|thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a9615_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a9615_atax12|thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a9615_atax1</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a9615_atax12</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_i32_mul_add1448_pop21_atax15|thei_llvm_fpga_pop_i32_mul_add1448_pop21_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_i32_mul_add1448_pop21_atax15|thei_llvm_fpga_pop_i32_mul_add1448_pop21_atax1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_i32_mul_add1448_pop21_atax15</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i32_mul_add1448_push21_atax16|thei_llvm_fpga_push_i32_mul_add1448_push21_atax1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i32_mul_add1448_push21_atax16|thei_llvm_fpga_push_i32_mul_add1448_push21_atax1|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i32_mul_add1448_push21_atax16|thei_llvm_fpga_push_i32_mul_add1448_push21_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i32_mul_add1448_push21_atax16|thei_llvm_fpga_push_i32_mul_add1448_push21_atax1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i32_mul_add1448_push21_atax16</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_i1_memdep_phi3_pop1354_pop24_atax22|thei_llvm_fpga_pop_i1_memdep_phi3_pop1354_pop24_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_i1_memdep_phi3_pop1354_pop24_atax22|thei_llvm_fpga_pop_i1_memdep_phi3_pop1354_pop24_atax1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_i1_memdep_phi3_pop1354_pop24_atax22</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi3_pop1354_push24_atax23|thei_llvm_fpga_push_i1_memdep_phi3_pop1354_push24_atax1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi3_pop1354_push24_atax23|thei_llvm_fpga_push_i1_memdep_phi3_pop1354_push24_atax1|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi3_pop1354_push24_atax23|thei_llvm_fpga_push_i1_memdep_phi3_pop1354_push24_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi3_pop1354_push24_atax23|thei_llvm_fpga_push_i1_memdep_phi3_pop1354_push24_atax1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi3_pop1354_push24_atax23</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_i1_memdep_phi_pop1247_pop20_atax20|thei_llvm_fpga_pop_i1_memdep_phi_pop1247_pop20_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_i1_memdep_phi_pop1247_pop20_atax20|thei_llvm_fpga_pop_i1_memdep_phi_pop1247_pop20_atax1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_i1_memdep_phi_pop1247_pop20_atax20</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi_pop1247_push20_atax21|thei_llvm_fpga_push_i1_memdep_phi_pop1247_push20_atax1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi_pop1247_push20_atax21|thei_llvm_fpga_push_i1_memdep_phi_pop1247_push20_atax1|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi_pop1247_push20_atax21|thei_llvm_fpga_push_i1_memdep_phi_pop1247_push20_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi_pop1247_push20_atax21|thei_llvm_fpga_push_i1_memdep_phi_pop1247_push20_atax1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi_pop1247_push20_atax21</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast799117_atax26|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast799117_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast799117_atax26|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast799117_atax1</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast799117_atax26</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_i32_j_073_pop16_atax14|thei_llvm_fpga_pop_i32_j_073_pop16_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_i32_j_073_pop16_atax14|thei_llvm_fpga_pop_i32_j_073_pop16_atax1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_i32_j_073_pop16_atax14</TD>
<TD >71</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >33</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_073_push16_atax29|thei_llvm_fpga_push_i32_j_073_push16_atax1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_073_push16_atax29|thei_llvm_fpga_push_i32_j_073_push16_atax1|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_073_push16_atax29|thei_llvm_fpga_push_i32_j_073_push16_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_073_push16_atax29|thei_llvm_fpga_push_i32_j_073_push16_atax1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_073_push16_atax29</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|i_masked32_atax40_delay</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8845_pop19_atax41|thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8845_pop19_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8845_pop19_atax41|thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8845_pop19_atax1</TD>
<TD >135</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8845_pop19_atax41</TD>
<TD >135</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >65</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8845_push19_atax42|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8845_push19_atax1|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8845_push19_atax42|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8845_push19_atax1|staging_reg</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8845_push19_atax42|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8845_push19_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8845_push19_atax42|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8845_push19_atax1</TD>
<TD >71</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >131</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8845_push19_atax42</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >65</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond1250_pop22_atax43|thei_llvm_fpga_pop_i1_exitcond1250_pop22_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond1250_pop22_atax43|thei_llvm_fpga_pop_i1_exitcond1250_pop22_atax1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond1250_pop22_atax43</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1250_push22_atax44|thei_llvm_fpga_push_i1_exitcond1250_push22_atax1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1250_push22_atax44|thei_llvm_fpga_push_i1_exitcond1250_push22_atax1|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1250_push22_atax44|thei_llvm_fpga_push_i1_exitcond1250_push22_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1250_push22_atax44|thei_llvm_fpga_push_i1_exitcond1250_push22_atax1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1250_push22_atax44</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp3552_pop23_atax45|thei_llvm_fpga_pop_i1_notcmp3552_pop23_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp3552_pop23_atax45|thei_llvm_fpga_pop_i1_notcmp3552_pop23_atax1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp3552_pop23_atax45</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp3552_push23_atax46|thei_llvm_fpga_push_i1_notcmp3552_push23_atax1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp3552_push23_atax46|thei_llvm_fpga_push_i1_notcmp3552_push23_atax1|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp3552_push23_atax46|thei_llvm_fpga_push_i1_notcmp3552_push23_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp3552_push23_atax46|thei_llvm_fpga_push_i1_notcmp3552_push23_atax1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp3552_push23_atax46</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going23_atax6|thepassthru</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going23_atax6|thei_llvm_fpga_pipeline_keep_going23_atax1|push|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going23_atax6|thei_llvm_fpga_pipeline_keep_going23_atax1|push|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going23_atax6|thei_llvm_fpga_pipeline_keep_going23_atax1|push|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going23_atax6|thei_llvm_fpga_pipeline_keep_going23_atax1|push</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >7</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going23_atax6|thei_llvm_fpga_pipeline_keep_going23_atax1|pop2|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going23_atax6|thei_llvm_fpga_pipeline_keep_going23_atax1|pop2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going23_atax6|thei_llvm_fpga_pipeline_keep_going23_atax1|pop1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going23_atax6|thei_llvm_fpga_pipeline_keep_going23_atax1|pop1</TD>
<TD >9</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going23_atax6|thei_llvm_fpga_pipeline_keep_going23_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going23_atax6|thei_llvm_fpga_pipeline_keep_going23_atax1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going23_atax6</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration25_atax11|thei_llvm_fpga_push_i1_lastiniteration25_atax1|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration25_atax11|thei_llvm_fpga_push_i1_lastiniteration25_atax1|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration25_atax11|thei_llvm_fpga_push_i1_lastiniteration25_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration25_atax11|thei_llvm_fpga_push_i1_lastiniteration25_atax1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration25_atax11</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_i2_initerations21_pop17_atax7|thei_llvm_fpga_pop_i2_initerations21_pop17_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_i2_initerations21_pop17_atax7|thei_llvm_fpga_pop_i2_initerations21_pop17_atax1</TD>
<TD >23</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >11</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_i2_initerations21_pop17_atax7</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i2_initerations21_push17_atax9|thei_llvm_fpga_push_i2_initerations21_push17_atax1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i2_initerations21_push17_atax9|thei_llvm_fpga_push_i2_initerations21_push17_atax1|fifo</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >12</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i2_initerations21_push17_atax9|thei_llvm_fpga_push_i2_initerations21_push17_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i2_initerations21_push17_atax9|thei_llvm_fpga_push_i2_initerations21_push17_atax1</TD>
<TD >15</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >19</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i2_initerations21_push17_atax9</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond33_atax34|thei_llvm_fpga_push_i1_notexitcond33_atax1|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond33_atax34|thei_llvm_fpga_push_i1_notexitcond33_atax1|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond33_atax34|thei_llvm_fpga_push_i1_notexitcond33_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond33_atax34|thei_llvm_fpga_push_i1_notexitcond33_atax1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond33_atax34</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop14_atax30|thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop14_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop14_atax30|thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop14_atax1</TD>
<TD >23</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >11</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop14_atax30</TD>
<TD >21</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >7</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv_push14_atax39|thei_llvm_fpga_push_i6_fpga_indvars_iv_push14_atax1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv_push14_atax39|thei_llvm_fpga_push_i6_fpga_indvars_iv_push14_atax1|fifo</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >12</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv_push14_atax39|thei_llvm_fpga_push_i6_fpga_indvars_iv_push14_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv_push14_atax39|thei_llvm_fpga_push_i6_fpga_indvars_iv_push14_atax1</TD>
<TD >15</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >19</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv_push14_atax39</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_i2_cleanups26_pop18_atax2|thei_llvm_fpga_pop_i2_cleanups26_pop18_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_i2_cleanups26_pop18_atax2|thei_llvm_fpga_pop_i2_cleanups26_pop18_atax1</TD>
<TD >23</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >11</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_i2_cleanups26_pop18_atax2</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups26_push18_atax37|thei_llvm_fpga_push_i2_cleanups26_push18_atax1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups26_push18_atax37|thei_llvm_fpga_push_i2_cleanups26_push18_atax1|fifo</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >12</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups26_push18_atax37|thei_llvm_fpga_push_i2_cleanups26_push18_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups26_push18_atax37|thei_llvm_fpga_push_i2_cleanups26_push18_atax1</TD>
<TD >15</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >19</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups26_push18_atax37</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|redist32_sync_together84_aunroll_x_in_c0_eni8_8_tpl_5_mem_dmem|auto_generated|altsyncram1</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|redist32_sync_together84_aunroll_x_in_c0_eni8_8_tpl_5_mem_dmem|auto_generated</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x</TD>
<TD >267</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >333</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x</TD>
<TD >267</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >333</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theatax_B4_merge_reg_aunroll_x</TD>
<TD >137</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >135</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated</TD>
<TD >14</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read</TD>
<TD >71</TD>
<TD >13</TD>
<TD >0</TD>
<TD >13</TD>
<TD >81</TD>
<TD >13</TD>
<TD >13</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|u_permute_address</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1</TD>
<TD >242</TD>
<TD >44</TD>
<TD >129</TD>
<TD >44</TD>
<TD >107</TD>
<TD >44</TD>
<TD >44</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thereaddata_reg_unnamed_atax13_atax2</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4</TD>
<TD >106</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >38</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >41</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >183</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >165</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >183</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >165</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >169</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >172</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst</TD>
<TD >169</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >171</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo</TD>
<TD >169</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >172</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo</TD>
<TD >169</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >167</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_ataxs_c1_exit106_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_ataxs_c1_exit106_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_ataxs_c1_exit106_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_ataxs_c1_exit106_atax1</TD>
<TD >71</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >68</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_ataxs_c1_exit106_atax1_aunroll_x</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x|thei_sfc_logic_s_c1_in_for_body3_ataxs_c1_enter102_atax0_aunroll_x|i_mul6_atax2_im0_cma_delay</TD>
<TD >39</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x|thei_sfc_logic_s_c1_in_for_body3_ataxs_c1_enter102_atax0_aunroll_x|i_mul6_atax2_im8_cma_delay</TD>
<TD >31</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x|thei_sfc_logic_s_c1_in_for_body3_ataxs_c1_enter102_atax0_aunroll_x|i_mul6_atax2_ma3_cma_delay</TD>
<TD >36</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x|thei_sfc_logic_s_c1_in_for_body3_ataxs_c1_enter102_atax0_aunroll_x|thei_llvm_fpga_pop_i32_t_074_pop15_atax3|thei_llvm_fpga_pop_i32_t_074_pop15_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x|thei_sfc_logic_s_c1_in_for_body3_ataxs_c1_enter102_atax0_aunroll_x|thei_llvm_fpga_pop_i32_t_074_pop15_atax3|thei_llvm_fpga_pop_i32_t_074_pop15_atax1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x|thei_sfc_logic_s_c1_in_for_body3_ataxs_c1_enter102_atax0_aunroll_x|thei_llvm_fpga_pop_i32_t_074_pop15_atax3</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x|thei_sfc_logic_s_c1_in_for_body3_ataxs_c1_enter102_atax0_aunroll_x|redist6_sync_together13_aunroll_x_in_c1_eni5_3_tpl_4_mem_dmem|auto_generated|altsyncram1</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x|thei_sfc_logic_s_c1_in_for_body3_ataxs_c1_enter102_atax0_aunroll_x|redist6_sync_together13_aunroll_x_in_c1_eni5_3_tpl_4_mem_dmem|auto_generated</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x|thei_sfc_logic_s_c1_in_for_body3_ataxs_c1_enter102_atax0_aunroll_x|thei_llvm_fpga_push_i32_t_074_push15_atax5|thei_llvm_fpga_push_i32_t_074_push15_atax1|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x|thei_sfc_logic_s_c1_in_for_body3_ataxs_c1_enter102_atax0_aunroll_x|thei_llvm_fpga_push_i32_t_074_push15_atax5|thei_llvm_fpga_push_i32_t_074_push15_atax1|staging_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x|thei_sfc_logic_s_c1_in_for_body3_ataxs_c1_enter102_atax0_aunroll_x|thei_llvm_fpga_push_i32_t_074_push15_atax5|thei_llvm_fpga_push_i32_t_074_push15_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x|thei_sfc_logic_s_c1_in_for_body3_ataxs_c1_enter102_atax0_aunroll_x|thei_llvm_fpga_push_i32_t_074_push15_atax5|thei_llvm_fpga_push_i32_t_074_push15_atax1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x|thei_sfc_logic_s_c1_in_for_body3_ataxs_c1_enter102_atax0_aunroll_x|thei_llvm_fpga_push_i32_t_074_push15_atax5</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x|thei_sfc_logic_s_c1_in_for_body3_ataxs_c1_enter102_atax0_aunroll_x</TD>
<TD >103</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x</TD>
<TD >105</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region</TD>
<TD >337</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >346</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge</TD>
<TD >271</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >136</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4</TD>
<TD >472</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >349</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going23_atax6_sr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_sr_0_aunroll_x</TD>
<TD >200</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >198</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|theatax_B3_branch</TD>
<TD >200</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >198</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region</TD>
<TD >200</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >198</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|theatax_B3_merge</TD>
<TD >200</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >198</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3</TD>
<TD >200</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >198</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax2|thelimiter|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax2|thelimiter</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax2</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5_sr_1_aunroll_x</TD>
<TD >201</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >199</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_branch</TD>
<TD >105</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >102</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|data_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|input_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated</TD>
<TD >14</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|nop_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read</TD>
<TD >71</TD>
<TD >13</TD>
<TD >0</TD>
<TD >13</TD>
<TD >81</TD>
<TD >13</TD>
<TD >13</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|u_permute_address</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1</TD>
<TD >242</TD>
<TD >44</TD>
<TD >129</TD>
<TD >44</TD>
<TD >107</TD>
<TD >44</TD>
<TD >44</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thereaddata_reg_unnamed_atax15_atax3</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16</TD>
<TD >106</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >68</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >71</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo|fifo|hld_fifo_inst</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo|fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thebubble_out_i_mul15_atax29_ma3_cma_data_reg|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thebubble_out_i_mul15_atax29_ma3_cma_data_reg|staging_reg</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thebubble_out_i_mul15_atax29_ma3_cma_data_reg|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thebubble_out_i_mul15_atax29_ma3_cma_data_reg|fifo</TD>
<TD >37</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >40</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thebubble_out_i_mul15_atax29_ma3_cma_data_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thebubble_out_i_mul15_atax29_ma3_cma_data_reg</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thebubble_out_i_mul15_atax29_im0_cma_data_reg|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thebubble_out_i_mul15_atax29_im0_cma_data_reg|staging_reg</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thebubble_out_i_mul15_atax29_im0_cma_data_reg|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thebubble_out_i_mul15_atax29_im0_cma_data_reg|fifo</TD>
<TD >40</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >43</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thebubble_out_i_mul15_atax29_im0_cma_data_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thebubble_out_i_mul15_atax29_im0_cma_data_reg</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|i_mul15_atax29_im0_cma_delay</TD>
<TD >39</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thebubble_out_i_mul15_atax29_im8_cma_data_reg|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thebubble_out_i_mul15_atax29_im8_cma_data_reg|staging_reg</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thebubble_out_i_mul15_atax29_im8_cma_data_reg|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thebubble_out_i_mul15_atax29_im8_cma_data_reg|fifo</TD>
<TD >32</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >35</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thebubble_out_i_mul15_atax29_im8_cma_data_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thebubble_out_i_mul15_atax29_im8_cma_data_reg</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|i_mul15_atax29_im8_cma_delay</TD>
<TD >31</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|i_mul15_atax29_ma3_cma_delay</TD>
<TD >36</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist16_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist16_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist16_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist16_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist16_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist16_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist16_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist16_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist16_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist16_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist16_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist16_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist16_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist16_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist16_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist16_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist16_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_32_fifo|fifo|hld_fifo_inst</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist16_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_32_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist16_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_32_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist16_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_32_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist16_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_32_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i32_add758_pop37_atax27|thei_llvm_fpga_pop_i32_add758_pop37_atax27_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i32_add758_pop37_atax27|thei_llvm_fpga_pop_i32_add758_pop37_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i32_add758_pop37_atax27|thei_llvm_fpga_pop_i32_add758_pop37_atax1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i32_add758_pop37_atax27</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax28_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|staging_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|sel_fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|sel_fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|sel_fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|sel_fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|sel_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|sel_fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|sel_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|sel_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|ll_fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|ll_fifo|staging_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|ll_fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|ll_fifo|fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|ll_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|ll_fifo|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >38</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|ll_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|ll_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|ram_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|ram_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|ram_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|ram_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28</TD>
<TD >38</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i1_memdep_phi1_pop27_atax24|thei_llvm_fpga_pop_i1_memdep_phi1_pop27_atax24_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i1_memdep_phi1_pop27_atax24|thei_llvm_fpga_pop_i1_memdep_phi1_pop27_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i1_memdep_phi1_pop27_atax24|thei_llvm_fpga_pop_i1_memdep_phi1_pop27_atax1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i1_memdep_phi1_pop27_atax24</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i2_cleanups_pop29_atax0|thei_llvm_fpga_pop_i2_cleanups_pop29_atax0_reg</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i2_cleanups_pop29_atax0|thei_llvm_fpga_pop_i2_cleanups_pop29_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i2_cleanups_pop29_atax0|thei_llvm_fpga_pop_i2_cleanups_pop29_atax1</TD>
<TD >23</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >11</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i2_cleanups_pop29_atax0</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist31_atax_B5_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist31_atax_B5_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist31_atax_B5_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist31_atax_B5_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist31_atax_B5_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist31_atax_B5_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist31_atax_B5_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist31_atax_B5_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist31_atax_B5_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist31_atax_B5_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist31_atax_B5_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist31_atax_B5_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist31_atax_B5_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist31_atax_B5_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist31_atax_B5_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist31_atax_B5_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist31_atax_B5_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist31_atax_B5_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist31_atax_B5_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist31_atax_B5_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist31_atax_B5_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thepassthru</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|sel_fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|sel_fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|sel_fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|sel_fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|sel_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|sel_fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|sel_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|sel_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|ll_fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|ll_fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|ll_fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|ll_fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|ll_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|ll_fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|ll_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|ll_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|ram_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|ram_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|ram_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|ram_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|pop2|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|pop2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|pop1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|pop1</TD>
<TD >9</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax4_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i6_fpga_indvars_iv7_pop25_atax37|thei_llvm_fpga_pop_i6_fpga_indvars_iv7_pop25_atax37_reg</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i6_fpga_indvars_iv7_pop25_atax37|thei_llvm_fpga_pop_i6_fpga_indvars_iv7_pop25_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i6_fpga_indvars_iv7_pop25_atax37|thei_llvm_fpga_pop_i6_fpga_indvars_iv7_pop25_atax1</TD>
<TD >23</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >11</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i6_fpga_indvars_iv7_pop25_atax37</TD>
<TD >21</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >9</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46_reg</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >15</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax1|fifo|fifo|hld_fifo_inst</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax1|fifo|fifo</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax1|fifo</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax1</TD>
<TD >15</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >19</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46</TD>
<TD >12</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >11</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thebubble_out_i_llvm_fpga_pop_i6_fpga_indvars_iv7_pop25_atax37_1_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thebubble_out_i_llvm_fpga_pop_i6_fpga_indvars_iv7_pop25_atax37_1_reg</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax41|thei_llvm_fpga_push_i1_notexitcond_atax41_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax41|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax41|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax41|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax41|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax41|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax41|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax41|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax41|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax41|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax41|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax41|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax41|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax41|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax41|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax41|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax41|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax41|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax41|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax41|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax41|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax41|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax41|thei_llvm_fpga_push_i1_notexitcond_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax41|thei_llvm_fpga_push_i1_notexitcond_atax1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax41</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist27_i_first_cleanup_xor_atax2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist27_i_first_cleanup_xor_atax2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist27_i_first_cleanup_xor_atax2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist27_i_first_cleanup_xor_atax2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist27_i_first_cleanup_xor_atax2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist27_i_first_cleanup_xor_atax2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist27_i_first_cleanup_xor_atax2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist27_i_first_cleanup_xor_atax2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist27_i_first_cleanup_xor_atax2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist27_i_first_cleanup_xor_atax2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist27_i_first_cleanup_xor_atax2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist27_i_first_cleanup_xor_atax2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist27_i_first_cleanup_xor_atax2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist27_i_first_cleanup_xor_atax2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist27_i_first_cleanup_xor_atax2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist27_i_first_cleanup_xor_atax2_q_65_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist27_i_first_cleanup_xor_atax2_q_65_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist27_i_first_cleanup_xor_atax2_q_65_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist27_i_first_cleanup_xor_atax2_q_65_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist27_i_first_cleanup_xor_atax2_q_65_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >6</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo|fifo|hld_fifo_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo|fifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thebubble_out_i_llvm_fpga_pipeline_keep_going_atax4_1_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thebubble_out_i_llvm_fpga_pipeline_keep_going_atax4_1_reg</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|sel_fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|sel_fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|sel_fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|sel_fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|sel_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|sel_fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|sel_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|sel_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|ll_fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|ll_fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|ll_fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|ll_fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|ll_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|ll_fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|ll_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|ll_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|ram_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|ram_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|ram_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|ram_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49_reg</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >84</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >84</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >68</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >71</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax1|fifo|fifo|hld_fifo_inst</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax1|fifo|fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax1|fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax1</TD>
<TD >71</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >131</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49</TD>
<TD >70</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8846_pop30_atax48|thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8846_pop30_atax48_reg</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8846_pop30_atax48|thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8846_pop30_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8846_pop30_atax48|thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8846_pop30_atax1</TD>
<TD >135</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8846_pop30_atax48</TD>
<TD >135</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >86</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >86</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >70</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >73</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thecoalesced_delay_1_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thecoalesced_delay_1_fifo|fifo</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thecoalesced_delay_1_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thecoalesced_delay_1_fifo</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thebubble_out_atax_B5_merge_reg_aunroll_x_1_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thebubble_out_atax_B5_merge_reg_aunroll_x_1_reg</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14|thei_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14|thei_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14|thei_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|sel_fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|sel_fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|sel_fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|sel_fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|sel_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|sel_fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|sel_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|sel_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|ll_fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|ll_fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|ll_fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|ll_fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|ll_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|ll_fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|ll_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|ll_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|ram_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|ram_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|ram_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|ram_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31|thei_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31|thei_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31|thei_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|sel_fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|sel_fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|sel_fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|sel_fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|sel_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|sel_fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|sel_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|sel_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|ll_fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|ll_fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|ll_fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|ll_fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|ll_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|ll_fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|ll_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|ll_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|ram_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|ram_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|ram_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|ram_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i32_j_175_pop26_atax10|thei_llvm_fpga_pop_i32_j_175_pop26_atax10_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i32_j_175_pop26_atax10|thei_llvm_fpga_pop_i32_j_175_pop26_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i32_j_175_pop26_atax10|thei_llvm_fpga_pop_i32_j_175_pop26_atax1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i32_j_175_pop26_atax10</TD>
<TD >71</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >35</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax36_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|staging_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|sel_fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|sel_fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|sel_fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|sel_fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|sel_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|sel_fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|sel_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|sel_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|ll_fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|ll_fifo|staging_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|ll_fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|ll_fifo|fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|ll_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|ll_fifo|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >38</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|ll_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|ll_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|ram_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|ram_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|ram_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|ram_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36</TD>
<TD >38</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i32_mul_add1449_pop31_atax17|thei_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i32_mul_add1449_pop31_atax17|thei_llvm_fpga_pop_i32_mul_add1449_pop31_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i32_mul_add1449_pop31_atax17|thei_llvm_fpga_pop_i32_mul_add1449_pop31_atax1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i32_mul_add1449_pop31_atax17</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|staging_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|sel_fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|sel_fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|sel_fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|sel_fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|sel_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|sel_fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|sel_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|sel_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|ll_fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|ll_fifo|staging_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|ll_fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|ll_fifo|fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|ll_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|ll_fifo|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >38</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|ll_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|ll_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|ram_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|ram_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|ram_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|ram_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18</TD>
<TD >38</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21|thei_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_reg</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21|thei_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21|thei_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax1</TD>
<TD >135</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21</TD>
<TD >135</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22_reg</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|staging_reg</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|sel_fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|sel_fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|sel_fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|sel_fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|sel_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|sel_fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|sel_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|sel_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|ll_fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|ll_fifo|staging_reg</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|ll_fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|ll_fifo|fifo|fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|ll_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|ll_fifo|fifo</TD>
<TD >68</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >70</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|ll_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|ll_fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >84</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >84</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >68</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >71</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|ram_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|ram_fifo|fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|ram_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|ram_fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo</TD>
<TD >68</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >71</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1</TD>
<TD >71</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >131</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22</TD>
<TD >70</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist26_i_first_cleanup_xor_atax2_q_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist26_i_first_cleanup_xor_atax2_q_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist26_i_first_cleanup_xor_atax2_q_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist26_i_first_cleanup_xor_atax2_q_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist26_i_first_cleanup_xor_atax2_q_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist26_i_first_cleanup_xor_atax2_q_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist26_i_first_cleanup_xor_atax2_q_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist26_i_first_cleanup_xor_atax2_q_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist26_i_first_cleanup_xor_atax2_q_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist26_i_first_cleanup_xor_atax2_q_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist26_i_first_cleanup_xor_atax2_q_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist26_i_first_cleanup_xor_atax2_q_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist26_i_first_cleanup_xor_atax2_q_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist26_i_first_cleanup_xor_atax2_q_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist26_i_first_cleanup_xor_atax2_q_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist26_i_first_cleanup_xor_atax2_q_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist26_i_first_cleanup_xor_atax2_q_37_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist26_i_first_cleanup_xor_atax2_q_37_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist26_i_first_cleanup_xor_atax2_q_37_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist26_i_first_cleanup_xor_atax2_q_37_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist26_i_first_cleanup_xor_atax2_q_37_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|data_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|input_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated</TD>
<TD >14</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|nop_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read</TD>
<TD >71</TD>
<TD >13</TD>
<TD >0</TD>
<TD >13</TD>
<TD >81</TD>
<TD >13</TD>
<TD >13</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|u_permute_address</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1</TD>
<TD >242</TD>
<TD >44</TD>
<TD >129</TD>
<TD >44</TD>
<TD >107</TD>
<TD >44</TD>
<TD >44</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thereaddata_reg_unnamed_atax17_atax4</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26</TD>
<TD >106</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo|fifo|hld_fifo_inst</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo|fifo|hld_fifo_inst</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839218_atax12|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839218_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839218_atax12|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839218_atax1</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839218_atax12</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >84</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >84</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >68</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >71</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo|fifo|hld_fifo_inst</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo|fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theatax_B5_merge_reg_aunroll_x</TD>
<TD >201</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >199</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i1_exitcond1251_pop32_atax50|thei_llvm_fpga_pop_i1_exitcond1251_pop32_atax50_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i1_exitcond1251_pop32_atax50|thei_llvm_fpga_pop_i1_exitcond1251_pop32_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i1_exitcond1251_pop32_atax50|thei_llvm_fpga_pop_i1_exitcond1251_pop32_atax1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i1_exitcond1251_pop32_atax50</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_exitcond1251_push32_atax51|thei_llvm_fpga_push_i1_exitcond1251_push32_atax51_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_exitcond1251_push32_atax51|thei_llvm_fpga_push_i1_exitcond1251_push32_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_exitcond1251_push32_atax51|thei_llvm_fpga_push_i1_exitcond1251_push32_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_exitcond1251_push32_atax51|thei_llvm_fpga_push_i1_exitcond1251_push32_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_exitcond1251_push32_atax51|thei_llvm_fpga_push_i1_exitcond1251_push32_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_exitcond1251_push32_atax51|thei_llvm_fpga_push_i1_exitcond1251_push32_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_exitcond1251_push32_atax51|thei_llvm_fpga_push_i1_exitcond1251_push32_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_exitcond1251_push32_atax51|thei_llvm_fpga_push_i1_exitcond1251_push32_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_exitcond1251_push32_atax51|thei_llvm_fpga_push_i1_exitcond1251_push32_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_exitcond1251_push32_atax51|thei_llvm_fpga_push_i1_exitcond1251_push32_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_exitcond1251_push32_atax51|thei_llvm_fpga_push_i1_exitcond1251_push32_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_exitcond1251_push32_atax51|thei_llvm_fpga_push_i1_exitcond1251_push32_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_exitcond1251_push32_atax51|thei_llvm_fpga_push_i1_exitcond1251_push32_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_exitcond1251_push32_atax51|thei_llvm_fpga_push_i1_exitcond1251_push32_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_exitcond1251_push32_atax51|thei_llvm_fpga_push_i1_exitcond1251_push32_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_exitcond1251_push32_atax51|thei_llvm_fpga_push_i1_exitcond1251_push32_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_exitcond1251_push32_atax51|thei_llvm_fpga_push_i1_exitcond1251_push32_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_exitcond1251_push32_atax51|thei_llvm_fpga_push_i1_exitcond1251_push32_atax1|fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_exitcond1251_push32_atax51|thei_llvm_fpga_push_i1_exitcond1251_push32_atax1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_exitcond1251_push32_atax51|thei_llvm_fpga_push_i1_exitcond1251_push32_atax1|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_exitcond1251_push32_atax51|thei_llvm_fpga_push_i1_exitcond1251_push32_atax1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_exitcond1251_push32_atax51|thei_llvm_fpga_push_i1_exitcond1251_push32_atax1|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_exitcond1251_push32_atax51|thei_llvm_fpga_push_i1_exitcond1251_push32_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_exitcond1251_push32_atax51|thei_llvm_fpga_push_i1_exitcond1251_push32_atax1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_exitcond1251_push32_atax51</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i1_notcmp3553_pop33_atax52|thei_llvm_fpga_pop_i1_notcmp3553_pop33_atax52_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i1_notcmp3553_pop33_atax52|thei_llvm_fpga_pop_i1_notcmp3553_pop33_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i1_notcmp3553_pop33_atax52|thei_llvm_fpga_pop_i1_notcmp3553_pop33_atax1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i1_notcmp3553_pop33_atax52</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notcmp3553_push33_atax53|thei_llvm_fpga_push_i1_notcmp3553_push33_atax53_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notcmp3553_push33_atax53|thei_llvm_fpga_push_i1_notcmp3553_push33_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notcmp3553_push33_atax53|thei_llvm_fpga_push_i1_notcmp3553_push33_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notcmp3553_push33_atax53|thei_llvm_fpga_push_i1_notcmp3553_push33_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notcmp3553_push33_atax53|thei_llvm_fpga_push_i1_notcmp3553_push33_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notcmp3553_push33_atax53|thei_llvm_fpga_push_i1_notcmp3553_push33_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notcmp3553_push33_atax53|thei_llvm_fpga_push_i1_notcmp3553_push33_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notcmp3553_push33_atax53|thei_llvm_fpga_push_i1_notcmp3553_push33_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notcmp3553_push33_atax53|thei_llvm_fpga_push_i1_notcmp3553_push33_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notcmp3553_push33_atax53|thei_llvm_fpga_push_i1_notcmp3553_push33_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notcmp3553_push33_atax53|thei_llvm_fpga_push_i1_notcmp3553_push33_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notcmp3553_push33_atax53|thei_llvm_fpga_push_i1_notcmp3553_push33_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notcmp3553_push33_atax53|thei_llvm_fpga_push_i1_notcmp3553_push33_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notcmp3553_push33_atax53|thei_llvm_fpga_push_i1_notcmp3553_push33_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notcmp3553_push33_atax53|thei_llvm_fpga_push_i1_notcmp3553_push33_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notcmp3553_push33_atax53|thei_llvm_fpga_push_i1_notcmp3553_push33_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notcmp3553_push33_atax53|thei_llvm_fpga_push_i1_notcmp3553_push33_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notcmp3553_push33_atax53|thei_llvm_fpga_push_i1_notcmp3553_push33_atax1|fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notcmp3553_push33_atax53|thei_llvm_fpga_push_i1_notcmp3553_push33_atax1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notcmp3553_push33_atax53|thei_llvm_fpga_push_i1_notcmp3553_push33_atax1|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notcmp3553_push33_atax53|thei_llvm_fpga_push_i1_notcmp3553_push33_atax1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notcmp3553_push33_atax53|thei_llvm_fpga_push_i1_notcmp3553_push33_atax1|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notcmp3553_push33_atax53|thei_llvm_fpga_push_i1_notcmp3553_push33_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notcmp3553_push33_atax53|thei_llvm_fpga_push_i1_notcmp3553_push33_atax1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notcmp3553_push33_atax53</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo|fifo|hld_fifo_inst</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|i_masked_atax47_delay</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i2_initerations_pop28_atax5|thei_llvm_fpga_pop_i2_initerations_pop28_atax5_reg</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i2_initerations_pop28_atax5|thei_llvm_fpga_pop_i2_initerations_pop28_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i2_initerations_pop28_atax5|thei_llvm_fpga_pop_i2_initerations_pop28_atax1</TD>
<TD >23</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >11</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i2_initerations_pop28_atax5</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_initerations_push28_atax7|thei_llvm_fpga_push_i2_initerations_push28_atax7_reg</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_initerations_push28_atax7|thei_llvm_fpga_push_i2_initerations_push28_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_initerations_push28_atax7|thei_llvm_fpga_push_i2_initerations_push28_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_initerations_push28_atax7|thei_llvm_fpga_push_i2_initerations_push28_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_initerations_push28_atax7|thei_llvm_fpga_push_i2_initerations_push28_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_initerations_push28_atax7|thei_llvm_fpga_push_i2_initerations_push28_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_initerations_push28_atax7|thei_llvm_fpga_push_i2_initerations_push28_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_initerations_push28_atax7|thei_llvm_fpga_push_i2_initerations_push28_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_initerations_push28_atax7|thei_llvm_fpga_push_i2_initerations_push28_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_initerations_push28_atax7|thei_llvm_fpga_push_i2_initerations_push28_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_initerations_push28_atax7|thei_llvm_fpga_push_i2_initerations_push28_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_initerations_push28_atax7|thei_llvm_fpga_push_i2_initerations_push28_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_initerations_push28_atax7|thei_llvm_fpga_push_i2_initerations_push28_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_initerations_push28_atax7|thei_llvm_fpga_push_i2_initerations_push28_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_initerations_push28_atax7|thei_llvm_fpga_push_i2_initerations_push28_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_initerations_push28_atax7|thei_llvm_fpga_push_i2_initerations_push28_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_initerations_push28_atax7|thei_llvm_fpga_push_i2_initerations_push28_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >15</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_initerations_push28_atax7|thei_llvm_fpga_push_i2_initerations_push28_atax1|fifo|fifo|hld_fifo_inst</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_initerations_push28_atax7|thei_llvm_fpga_push_i2_initerations_push28_atax1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_initerations_push28_atax7|thei_llvm_fpga_push_i2_initerations_push28_atax1|fifo|fifo</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_initerations_push28_atax7|thei_llvm_fpga_push_i2_initerations_push28_atax1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_initerations_push28_atax7|thei_llvm_fpga_push_i2_initerations_push28_atax1|fifo</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_initerations_push28_atax7|thei_llvm_fpga_push_i2_initerations_push28_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_initerations_push28_atax7|thei_llvm_fpga_push_i2_initerations_push28_atax1</TD>
<TD >15</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >19</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_initerations_push28_atax7</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >11</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax9|thei_llvm_fpga_push_i1_lastiniteration_atax9_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax9|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax9|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax9|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax9|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax9|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax9|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax9|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax9|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax9|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax9|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax9|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax9|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax9|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax9|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax9|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax9|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax9|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax9|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax9|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax9|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax9|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax9|thei_llvm_fpga_push_i1_lastiniteration_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax9|thei_llvm_fpga_push_i1_lastiniteration_atax1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax9</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >78</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >68</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >71</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|data_fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated</TD>
<TD >14</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|nop_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write</TD>
<TD >75</TD>
<TD >13</TD>
<TD >4</TD>
<TD >13</TD>
<TD >81</TD>
<TD >13</TD>
<TD >13</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|u_permute_address</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1</TD>
<TD >242</TD>
<TD >12</TD>
<TD >130</TD>
<TD >12</TD>
<TD >76</TD>
<TD >12</TD>
<TD >12</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33</TD>
<TD >138</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_cleanups_push29_atax44|thei_llvm_fpga_push_i2_cleanups_push29_atax44_reg</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_cleanups_push29_atax44|thei_llvm_fpga_push_i2_cleanups_push29_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_cleanups_push29_atax44|thei_llvm_fpga_push_i2_cleanups_push29_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_cleanups_push29_atax44|thei_llvm_fpga_push_i2_cleanups_push29_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_cleanups_push29_atax44|thei_llvm_fpga_push_i2_cleanups_push29_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_cleanups_push29_atax44|thei_llvm_fpga_push_i2_cleanups_push29_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_cleanups_push29_atax44|thei_llvm_fpga_push_i2_cleanups_push29_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_cleanups_push29_atax44|thei_llvm_fpga_push_i2_cleanups_push29_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_cleanups_push29_atax44|thei_llvm_fpga_push_i2_cleanups_push29_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_cleanups_push29_atax44|thei_llvm_fpga_push_i2_cleanups_push29_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_cleanups_push29_atax44|thei_llvm_fpga_push_i2_cleanups_push29_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_cleanups_push29_atax44|thei_llvm_fpga_push_i2_cleanups_push29_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_cleanups_push29_atax44|thei_llvm_fpga_push_i2_cleanups_push29_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_cleanups_push29_atax44|thei_llvm_fpga_push_i2_cleanups_push29_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_cleanups_push29_atax44|thei_llvm_fpga_push_i2_cleanups_push29_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_cleanups_push29_atax44|thei_llvm_fpga_push_i2_cleanups_push29_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_cleanups_push29_atax44|thei_llvm_fpga_push_i2_cleanups_push29_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >15</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_cleanups_push29_atax44|thei_llvm_fpga_push_i2_cleanups_push29_atax1|fifo|fifo|hld_fifo_inst</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_cleanups_push29_atax44|thei_llvm_fpga_push_i2_cleanups_push29_atax1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_cleanups_push29_atax44|thei_llvm_fpga_push_i2_cleanups_push29_atax1|fifo|fifo</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_cleanups_push29_atax44|thei_llvm_fpga_push_i2_cleanups_push29_atax1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_cleanups_push29_atax44|thei_llvm_fpga_push_i2_cleanups_push29_atax1|fifo</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_cleanups_push29_atax44|thei_llvm_fpga_push_i2_cleanups_push29_atax1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_cleanups_push29_atax44|thei_llvm_fpga_push_i2_cleanups_push29_atax1</TD>
<TD >15</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >19</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_cleanups_push29_atax44</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >11</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region</TD>
<TD >372</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >322</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_merge</TD>
<TD >399</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >200</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5</TD>
<TD >571</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >325</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going_atax4_sr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6_sr_0_aunroll_x</TD>
<TD >103</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >101</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going23_atax6_valid_fifo|thei_llvm_fpga_pipeline_keep_going23_atax6_valid_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going23_atax6_valid_fifo|thei_llvm_fpga_pipeline_keep_going23_atax6_valid_fifo</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going23_atax6_valid_fifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going37_atax2_valid_fifo|thei_llvm_fpga_pipeline_keep_going37_atax2_valid_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going37_atax2_valid_fifo|thei_llvm_fpga_pipeline_keep_going37_atax2_valid_fifo</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going37_atax2_valid_fifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going41_atax1_valid_fifo|thei_llvm_fpga_pipeline_keep_going41_atax1_valid_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going41_atax1_valid_fifo|thei_llvm_fpga_pipeline_keep_going41_atax1_valid_fifo</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going41_atax1_valid_fifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal|theatax_function</TD>
<TD >892</TD>
<TD >1</TD>
<TD >385</TD>
<TD >1</TD>
<TD >508</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst|atax_internal</TD>
<TD >505</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >506</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst|atax_internal_inst</TD>
<TD >292</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >atax_inst</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
</TABLE>
