C:\Users\adel0\repos\LOGIC_sim\Phase 2\Actions\AddANDgate2.cpp;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\AddANDgate2.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\Actions\AddANDgate3.cpp;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\AddANDgate3.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\Actions\AddBUFFgate.cpp;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\AddBUFFgate.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\Actions\AddINVgate.cpp;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\AddINVgate.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\Actions\AddLED.cpp;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\AddLED.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\Actions\AddNANDgate2.cpp;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\AddNANDgate2.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\Actions\AddNORgate2.cpp;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\AddNORgate2.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\Actions\AddNORgate3.cpp;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\AddNORgate3.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\Actions\AddORgate2.cpp;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\AddORgate2.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\Actions\AddSwitch.cpp;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\AddSwitch.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\Actions\AddXNORgate2.cpp;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\AddXNORgate2.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\Actions\AddXORgate2.cpp;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\AddXORgate2.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\Actions\AddXORgate3.cpp;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\AddXORgate3.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\Actions\Delete.cpp;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\Delete.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\Actions\AddLabel.cpp;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\AddLabel.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\Actions\Select.cpp;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\Select.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\CMUgraphicsLib\auxil.cpp;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\auxil.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\CMUgraphicsLib\CMUgraphics.cpp;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\CMUgraphics.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\CMUgraphicsLib\image.cpp;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\image.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\CMUgraphicsLib\jpegload.c;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\jpegload.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\CMUgraphicsLib\keyqueue.cpp;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\keyqueue.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\CMUgraphicsLib\mousequeue.cpp;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\mousequeue.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\CMUgraphicsLib\windowinput.cpp;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\windowinput.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\CMUgraphicsLib\jpeg\jcomapi.c;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\jcomapi.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\CMUgraphicsLib\jpeg\jcparam.c;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\jcparam.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\CMUgraphicsLib\jpeg\jdapimin.c;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\jdapimin.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\CMUgraphicsLib\jpeg\jdapistd.c;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\jdapistd.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\CMUgraphicsLib\jpeg\jdatasrc.c;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\jdatasrc.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\CMUgraphicsLib\jpeg\jdcoefct.c;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\jdcoefct.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\CMUgraphicsLib\jpeg\jdcolor.c;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\jdcolor.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\CMUgraphicsLib\jpeg\jddctmgr.c;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\jddctmgr.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\CMUgraphicsLib\jpeg\jdhuff.c;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\jdhuff.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\CMUgraphicsLib\jpeg\jdinput.c;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\jdinput.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\CMUgraphicsLib\jpeg\jdmainct.c;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\jdmainct.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\CMUgraphicsLib\jpeg\jdmarker.c;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\jdmarker.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\CMUgraphicsLib\jpeg\jdmaster.c;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\jdmaster.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\CMUgraphicsLib\jpeg\jdmerge.c;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\jdmerge.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\CMUgraphicsLib\jpeg\jdphuff.c;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\jdphuff.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\CMUgraphicsLib\jpeg\jdpostct.c;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\jdpostct.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\CMUgraphicsLib\jpeg\jdsample.c;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\jdsample.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\CMUgraphicsLib\jpeg\jdtrans.c;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\jdtrans.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\CMUgraphicsLib\jpeg\jerror.c;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\jerror.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\CMUgraphicsLib\jpeg\jidctflt.c;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\jidctflt.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\CMUgraphicsLib\jpeg\jidctfst.c;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\jidctfst.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\CMUgraphicsLib\jpeg\jidctint.c;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\jidctint.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\CMUgraphicsLib\jpeg\jidctred.c;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\jidctred.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\CMUgraphicsLib\jpeg\jmemmgr.c;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\jmemmgr.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\CMUgraphicsLib\jpeg\jmemnobs.c;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\jmemnobs.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\CMUgraphicsLib\jpeg\jquant1.c;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\jquant1.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\CMUgraphicsLib\jpeg\jquant2.c;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\jquant2.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\CMUgraphicsLib\jpeg\jutils.c;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\jutils.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\Components\AND2.cpp;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\AND2.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\Components\AND3.cpp;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\AND3.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\Components\BUFF.cpp;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\BUFF.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\Components\INV.cpp;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\INV.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\Components\NAND2.cpp;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\NAND2.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\Components\NOR2.cpp;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\NOR2.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\Components\NOR3.cpp;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\NOR3.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\Components\OR2.cpp;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\OR2.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\Components\XNOR2.cpp;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\XNOR2.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\Components\XOR2.cpp;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\XOR2.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\Components\XOR3.cpp;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\XOR3.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\Components\Component.cpp;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\Component.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\Components\Connection.cpp;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\Connection.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\Components\Gate.cpp;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\Gate.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\Components\InputPin.cpp;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\InputPin.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\Components\Label.cpp;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\Label.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\Components\LED.cpp;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\LED.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\Components\OutputPin.cpp;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\OutputPin.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\Components\Pin.cpp;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\Pin.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\Components\Switch.cpp;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\Switch.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\ApplicationManager.cpp;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\ApplicationManager.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\GUI\Input.cpp;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\Input.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\GUI\Output.cpp;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\Output.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\LoadAction1.cpp;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\LoadAction1.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\main.cpp;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\main.obj
C:\Users\adel0\repos\LOGIC_sim\Phase 2\SaveAction.cpp;C:\Users\adel0\repos\LOGIC_sim\Phase 2\Debug\SaveAction.obj
