// Seed: 2639380975
module module_0 (
    input supply0 id_0,
    id_5,
    output tri id_1,
    input tri0 id_2,
    output tri0 id_3
);
  id_6(
      .id_0(id_1 - 1),
      .id_1(""),
      .id_2(id_1),
      .id_3(id_3 - {id_1, id_1, id_1}),
      .id_4(-1),
      .id_5(id_0),
      .id_6(1),
      .id_7(1),
      .id_8(id_1),
      .id_9(id_3),
      .id_10(id_7)
  );
endmodule
module module_1 (
    output tri0 id_0,
    output tri1 id_1,
    input wor id_2,
    input supply1 id_3,
    output tri0 id_4,
    input uwire id_5,
    input wor id_6,
    input wire id_7,
    input tri id_8,
    output wor id_9,
    output tri1 id_10,
    output tri0 id_11,
    input uwire id_12,
    input tri1 id_13
);
  assign id_1 = id_3;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_6,
      id_9
  );
  always begin : LABEL_0
    begin : LABEL_0
      if (-1) return !id_7;
    end
    id_0 = id_8;
    id_0 = id_6;
  end
endmodule
