<profile>

<section name = "Vivado HLS Report for 'dense_2'" level="0">
<item name = "Date">Sat Aug 10 21:15:38 2024
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">cnn_ap_lp</item>
<item name = "Solution">d3_S4</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">20.00, 9.634, 2.50</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">3091, 3091, 3091, 3091, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- DENSE_LOOP">3090, 3090, 103, -, -, 30, no</column>
<column name=" + FLAT_LOOP">100, 100, 2, -, -, 50, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 161, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">1, -, 9, 5, -</column>
<column name="Multiplexer">-, -, -, 78, -</column>
<column name="Register">-, -, 81, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="cnn_mac_muladd_9sncg_U28">cnn_mac_muladd_9sncg, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="dense_2_bias_V_U">dense_2_dense_2_bmb6, 0, 9, 5, 0, 30, 9, 1, 270</column>
<column name="dense_2_weights_V_U">dense_2_dense_2_wlbW, 1, 0, 0, 0, 1500, 9, 1, 13500</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1117_fu_323_p2">+, 0, 0, 8, 12, 12</column>
<column name="add_ln203_fu_386_p2">+, 0, 0, 17, 13, 13</column>
<column name="add_ln22_fu_425_p2">+, 0, 0, 15, 5, 1</column>
<column name="add_ln703_fu_380_p2">+, 0, 0, 19, 14, 14</column>
<column name="add_ln9_fu_250_p2">+, 0, 0, 13, 11, 6</column>
<column name="i_fu_262_p2">+, 0, 0, 15, 5, 1</column>
<column name="j_fu_282_p2">+, 0, 0, 15, 6, 1</column>
<column name="sub_ln1117_fu_317_p2">-, 0, 0, 8, 12, 12</column>
<column name="icmp_ln13_fu_276_p2">icmp, 0, 0, 11, 6, 5</column>
<column name="icmp_ln22_fu_431_p2">icmp, 0, 0, 11, 5, 3</column>
<column name="icmp_ln9_fu_256_p2">icmp, 0, 0, 11, 5, 3</column>
<column name="select_ln19_fu_412_p3">select, 0, 0, 13, 1, 1</column>
<column name="select_ln22_fu_437_p3">select, 0, 0, 5, 1, 5</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">33, 6, 1, 6</column>
<column name="i_0_reg_192">9, 2, 5, 10</column>
<column name="j_0_reg_239">9, 2, 6, 12</column>
<column name="p_Val2_s_reg_227">9, 2, 14, 28</column>
<column name="phi_mul_reg_203">9, 2, 11, 22</column>
<column name="phi_urem_reg_215">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln9_reg_454">11, 0, 11, 0</column>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="i_0_reg_192">5, 0, 5, 0</column>
<column name="i_reg_462">5, 0, 5, 0</column>
<column name="j_0_reg_239">6, 0, 6, 0</column>
<column name="j_reg_480">6, 0, 6, 0</column>
<column name="p_Val2_s_reg_227">14, 0, 14, 0</column>
<column name="phi_mul_reg_203">11, 0, 11, 0</column>
<column name="phi_urem_reg_215">5, 0, 5, 0</column>
<column name="tmp_6_reg_500">3, 0, 3, 0</column>
<column name="zext_ln13_reg_472">5, 0, 12, 7</column>
<column name="zext_ln14_reg_467">5, 0, 64, 59</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dense_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dense_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dense_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dense_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dense_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dense_2, return value</column>
<column name="dense_1_out_V_address0">out, 6, ap_memory, dense_1_out_V, array</column>
<column name="dense_1_out_V_ce0">out, 1, ap_memory, dense_1_out_V, array</column>
<column name="dense_1_out_V_q0">in, 13, ap_memory, dense_1_out_V, array</column>
<column name="dense_2_out_0_V_address0">out, 3, ap_memory, dense_2_out_0_V, array</column>
<column name="dense_2_out_0_V_ce0">out, 1, ap_memory, dense_2_out_0_V, array</column>
<column name="dense_2_out_0_V_we0">out, 1, ap_memory, dense_2_out_0_V, array</column>
<column name="dense_2_out_0_V_d0">out, 13, ap_memory, dense_2_out_0_V, array</column>
<column name="dense_2_out_1_V_address0">out, 3, ap_memory, dense_2_out_1_V, array</column>
<column name="dense_2_out_1_V_ce0">out, 1, ap_memory, dense_2_out_1_V, array</column>
<column name="dense_2_out_1_V_we0">out, 1, ap_memory, dense_2_out_1_V, array</column>
<column name="dense_2_out_1_V_d0">out, 13, ap_memory, dense_2_out_1_V, array</column>
<column name="dense_2_out_2_V_address0">out, 3, ap_memory, dense_2_out_2_V, array</column>
<column name="dense_2_out_2_V_ce0">out, 1, ap_memory, dense_2_out_2_V, array</column>
<column name="dense_2_out_2_V_we0">out, 1, ap_memory, dense_2_out_2_V, array</column>
<column name="dense_2_out_2_V_d0">out, 13, ap_memory, dense_2_out_2_V, array</column>
<column name="dense_2_out_3_V_address0">out, 3, ap_memory, dense_2_out_3_V, array</column>
<column name="dense_2_out_3_V_ce0">out, 1, ap_memory, dense_2_out_3_V, array</column>
<column name="dense_2_out_3_V_we0">out, 1, ap_memory, dense_2_out_3_V, array</column>
<column name="dense_2_out_3_V_d0">out, 13, ap_memory, dense_2_out_3_V, array</column>
<column name="dense_2_out_4_V_address0">out, 3, ap_memory, dense_2_out_4_V, array</column>
<column name="dense_2_out_4_V_ce0">out, 1, ap_memory, dense_2_out_4_V, array</column>
<column name="dense_2_out_4_V_we0">out, 1, ap_memory, dense_2_out_4_V, array</column>
<column name="dense_2_out_4_V_d0">out, 13, ap_memory, dense_2_out_4_V, array</column>
</table>
</item>
</section>
</profile>
