
centos-preinstalled/sbcinfo:     file format elf32-littlearm


Disassembly of section .init:

000086e4 <.init>:
    86e4:	push	{r3, lr}
    86e8:	bl	89f0 <close@plt+0x220>
    86ec:	pop	{r3, pc}

Disassembly of section .plt:

000086f0 <read@plt-0x14>:
    86f0:	push	{lr}		; (str lr, [sp, #-4]!)
    86f4:	ldr	lr, [pc, #4]	; 8700 <read@plt-0x4>
    86f8:	add	lr, pc, lr
    86fc:	ldr	pc, [lr, #8]!
    8700:	andeq	r9, r0, r0, lsl #18

00008704 <read@plt>:
    8704:	add	ip, pc, #0, 12
    8708:	add	ip, ip, #36864	; 0x9000
    870c:	ldr	pc, [ip, #2304]!	; 0x900

00008710 <lseek@plt>:
    8710:	add	ip, pc, #0, 12
    8714:	add	ip, ip, #36864	; 0x9000
    8718:	ldr	pc, [ip, #2296]!	; 0x8f8

0000871c <__stack_chk_fail@plt>:
    871c:	add	ip, pc, #0, 12
    8720:	add	ip, ip, #36864	; 0x9000
    8724:	ldr	pc, [ip, #2288]!	; 0x8f0

00008728 <perror@plt>:
    8728:	add	ip, pc, #0, 12
    872c:	add	ip, ip, #36864	; 0x9000
    8730:	ldr	pc, [ip, #2280]!	; 0x8e8

00008734 <fwrite@plt>:
    8734:	add	ip, pc, #0, 12
    8738:	add	ip, ip, #36864	; 0x9000
    873c:	ldr	pc, [ip, #2272]!	; 0x8e0

00008740 <puts@plt>:
    8740:	add	ip, pc, #0, 12
    8744:	add	ip, ip, #36864	; 0x9000
    8748:	ldr	pc, [ip, #2264]!	; 0x8d8

0000874c <__libc_start_main@plt>:
    874c:	add	ip, pc, #0, 12
    8750:	add	ip, ip, #36864	; 0x9000
    8754:	ldr	pc, [ip, #2256]!	; 0x8d0

00008758 <__gmon_start__@plt>:
    8758:	add	ip, pc, #0, 12
    875c:	add	ip, ip, #36864	; 0x9000
    8760:	ldr	pc, [ip, #2248]!	; 0x8c8

00008764 <open@plt>:
    8764:	add	ip, pc, #0, 12
    8768:	add	ip, ip, #36864	; 0x9000
    876c:	ldr	pc, [ip, #2240]!	; 0x8c0

00008770 <exit@plt>:
    8770:	add	ip, pc, #0, 12
    8774:	add	ip, ip, #36864	; 0x9000
    8778:	ldr	pc, [ip, #2232]!	; 0x8b8

0000877c <__errno_location@plt>:
    877c:	add	ip, pc, #0, 12
    8780:	add	ip, ip, #36864	; 0x9000
    8784:	ldr	pc, [ip, #2224]!	; 0x8b0

00008788 <putchar@plt>:
    8788:	add	ip, pc, #0, 12
    878c:	add	ip, ip, #36864	; 0x9000
    8790:	ldr	pc, [ip, #2216]!	; 0x8a8

00008794 <__xpg_basename@plt>:
    8794:	add	ip, pc, #0, 12
    8798:	add	ip, ip, #36864	; 0x9000
    879c:	ldr	pc, [ip, #2208]!	; 0x8a0

000087a0 <__printf_chk@plt>:
    87a0:	add	ip, pc, #0, 12
    87a4:	add	ip, ip, #36864	; 0x9000
    87a8:	ldr	pc, [ip, #2200]!	; 0x898

000087ac <fileno@plt>:
    87ac:	add	ip, pc, #0, 12
    87b0:	add	ip, ip, #36864	; 0x9000
    87b4:	ldr	pc, [ip, #2192]!	; 0x890

000087b8 <__fprintf_chk@plt>:
    87b8:	add	ip, pc, #0, 12
    87bc:	add	ip, ip, #36864	; 0x9000
    87c0:	ldr	pc, [ip, #2184]!	; 0x888

000087c4 <abort@plt>:
    87c4:	add	ip, pc, #0, 12
    87c8:	add	ip, ip, #36864	; 0x9000
    87cc:	ldr	pc, [ip, #2176]!	; 0x880

000087d0 <close@plt>:
    87d0:	add	ip, pc, #0, 12
    87d4:	add	ip, ip, #36864	; 0x9000
    87d8:	ldr	pc, [ip, #2168]!	; 0x878

Disassembly of section .text:

000087e0 <.text>:
    87e0:	cmp	r0, #1
    87e4:	push	{r3, r4, r5, r6, r7, lr}
    87e8:	ble	898c <close@plt+0x1bc>
    87ec:	mov	r4, r1
    87f0:	sub	r7, r0, #1
    87f4:	ldr	r0, [r4, #4]!
    87f8:	sub	r6, r7, #1
    87fc:	bl	8bd8 <close@plt+0x408>
    8800:	and	r6, r6, #7
    8804:	cmp	r0, #0
    8808:	blt	8984 <close@plt+0x1b4>
    880c:	mov	r5, #1
    8810:	cmp	r5, r7
    8814:	beq	897c <close@plt+0x1ac>
    8818:	cmp	r6, #0
    881c:	beq	88e4 <close@plt+0x114>
    8820:	cmp	r6, r5
    8824:	beq	88c8 <close@plt+0xf8>
    8828:	cmp	r6, #2
    882c:	beq	88b4 <close@plt+0xe4>
    8830:	cmp	r6, #3
    8834:	beq	88a0 <close@plt+0xd0>
    8838:	cmp	r6, #4
    883c:	beq	888c <close@plt+0xbc>
    8840:	cmp	r6, #5
    8844:	beq	8878 <close@plt+0xa8>
    8848:	cmp	r6, #6
    884c:	beq	8864 <close@plt+0x94>
    8850:	ldr	r0, [r4, #4]!
    8854:	bl	8bd8 <close@plt+0x408>
    8858:	cmp	r0, #0
    885c:	blt	8984 <close@plt+0x1b4>
    8860:	add	r5, r5, r5
    8864:	ldr	r0, [r4, #4]!
    8868:	bl	8bd8 <close@plt+0x408>
    886c:	cmp	r0, #0
    8870:	blt	8984 <close@plt+0x1b4>
    8874:	add	r5, r5, #1
    8878:	ldr	r0, [r4, #4]!
    887c:	bl	8bd8 <close@plt+0x408>
    8880:	cmp	r0, #0
    8884:	blt	8984 <close@plt+0x1b4>
    8888:	add	r5, r5, #1
    888c:	ldr	r0, [r4, #4]!
    8890:	bl	8bd8 <close@plt+0x408>
    8894:	cmp	r0, #0
    8898:	blt	8984 <close@plt+0x1b4>
    889c:	add	r5, r5, #1
    88a0:	ldr	r0, [r4, #4]!
    88a4:	bl	8bd8 <close@plt+0x408>
    88a8:	cmp	r0, #0
    88ac:	blt	8984 <close@plt+0x1b4>
    88b0:	add	r5, r5, #1
    88b4:	ldr	r0, [r4, #4]!
    88b8:	bl	8bd8 <close@plt+0x408>
    88bc:	cmp	r0, #0
    88c0:	blt	8984 <close@plt+0x1b4>
    88c4:	add	r5, r5, #1
    88c8:	ldr	r0, [r4, #4]!
    88cc:	bl	8bd8 <close@plt+0x408>
    88d0:	cmp	r0, #0
    88d4:	blt	8984 <close@plt+0x1b4>
    88d8:	add	r5, r5, #1
    88dc:	cmp	r5, r7
    88e0:	beq	897c <close@plt+0x1ac>
    88e4:	mov	r6, r4
    88e8:	ldr	r0, [r6, #4]!
    88ec:	bl	8bd8 <close@plt+0x408>
    88f0:	cmp	r0, #0
    88f4:	blt	8984 <close@plt+0x1b4>
    88f8:	ldr	r0, [r6, #4]!
    88fc:	bl	8bd8 <close@plt+0x408>
    8900:	cmp	r0, #0
    8904:	blt	8984 <close@plt+0x1b4>
    8908:	ldr	r0, [r6, #4]
    890c:	bl	8bd8 <close@plt+0x408>
    8910:	cmp	r0, #0
    8914:	blt	8984 <close@plt+0x1b4>
    8918:	ldr	r0, [r4, #16]
    891c:	bl	8bd8 <close@plt+0x408>
    8920:	cmp	r0, #0
    8924:	blt	8984 <close@plt+0x1b4>
    8928:	ldr	r0, [r4, #20]
    892c:	bl	8bd8 <close@plt+0x408>
    8930:	cmp	r0, #0
    8934:	blt	8984 <close@plt+0x1b4>
    8938:	ldr	r0, [r4, #24]
    893c:	bl	8bd8 <close@plt+0x408>
    8940:	cmp	r0, #0
    8944:	blt	8984 <close@plt+0x1b4>
    8948:	ldr	r0, [r4, #28]
    894c:	add	r6, r4, #28
    8950:	bl	8bd8 <close@plt+0x408>
    8954:	cmp	r0, #0
    8958:	blt	8984 <close@plt+0x1b4>
    895c:	ldr	r0, [r4, #32]
    8960:	add	r4, r4, #32
    8964:	bl	8bd8 <close@plt+0x408>
    8968:	cmp	r0, #0
    896c:	blt	8984 <close@plt+0x1b4>
    8970:	add	r5, r5, #8
    8974:	cmp	r5, r7
    8978:	bne	88e4 <close@plt+0x114>
    897c:	mov	r0, #0
    8980:	pop	{r3, r4, r5, r6, r7, pc}
    8984:	mov	r0, #1
    8988:	bl	8770 <exit@plt>
    898c:	movw	r3, #8296	; 0x2068
    8990:	movt	r3, #1
    8994:	movw	r0, #39460	; 0x9a24
    8998:	mov	r1, #1
    899c:	ldr	r3, [r3]
    89a0:	movt	r0, #0
    89a4:	mov	r2, #22
    89a8:	bl	8734 <fwrite@plt>
    89ac:	mov	r0, #1
    89b0:	bl	8770 <exit@plt>
    89b4:	mov	fp, #0
    89b8:	mov	lr, #0
    89bc:	pop	{r1}		; (ldr r1, [sp], #4)
    89c0:	mov	r2, sp
    89c4:	push	{r2}		; (str r2, [sp, #-4]!)
    89c8:	push	{r0}		; (str r0, [sp, #-4]!)
    89cc:	ldr	ip, [pc, #16]	; 89e4 <close@plt+0x214>
    89d0:	push	{ip}		; (str ip, [sp, #-4]!)
    89d4:	ldr	r0, [pc, #12]	; 89e8 <close@plt+0x218>
    89d8:	ldr	r3, [pc, #12]	; 89ec <close@plt+0x21c>
    89dc:	bl	874c <__libc_start_main@plt>
    89e0:	bl	87c4 <abort@plt>
    89e4:	andeq	r9, r0, ip, asr r8
    89e8:	andeq	r8, r0, r0, ror #15
    89ec:	strdeq	r9, [r0], -r8
    89f0:	ldr	r3, [pc, #20]	; 8a0c <close@plt+0x23c>
    89f4:	ldr	r2, [pc, #20]	; 8a10 <close@plt+0x240>
    89f8:	add	r3, pc, r3
    89fc:	ldr	r2, [r3, r2]
    8a00:	cmp	r2, #0
    8a04:	bxeq	lr
    8a08:	b	8758 <__gmon_start__@plt>
    8a0c:	andeq	r9, r0, r0, lsl #12
    8a10:	andeq	r0, r0, r4, asr r0
    8a14:	push	{r3, lr}
    8a18:	movw	r0, #8284	; 0x205c
    8a1c:	ldr	r3, [pc, #36]	; 8a48 <close@plt+0x278>
    8a20:	movt	r0, #1
    8a24:	rsb	r3, r0, r3
    8a28:	cmp	r3, #6
    8a2c:	popls	{r3, pc}
    8a30:	movw	r3, #0
    8a34:	movt	r3, #0
    8a38:	cmp	r3, #0
    8a3c:	popeq	{r3, pc}
    8a40:	blx	r3
    8a44:	pop	{r3, pc}
    8a48:	andeq	r2, r1, pc, asr r0
    8a4c:	push	{r3, lr}
    8a50:	movw	r0, #8284	; 0x205c
    8a54:	movw	r3, #8284	; 0x205c
    8a58:	movt	r0, #1
    8a5c:	movt	r3, #1
    8a60:	rsb	r3, r0, r3
    8a64:	asr	r3, r3, #2
    8a68:	add	r3, r3, r3, lsr #31
    8a6c:	asrs	r1, r3, #1
    8a70:	popeq	{r3, pc}
    8a74:	movw	r2, #0
    8a78:	movt	r2, #0
    8a7c:	cmp	r2, #0
    8a80:	popeq	{r3, pc}
    8a84:	blx	r2
    8a88:	pop	{r3, pc}
    8a8c:	push	{r4, lr}
    8a90:	movw	r4, #8308	; 0x2074
    8a94:	movt	r4, #1
    8a98:	ldrb	r3, [r4]
    8a9c:	cmp	r3, #0
    8aa0:	popne	{r4, pc}
    8aa4:	bl	8a14 <close@plt+0x244>
    8aa8:	mov	r3, #1
    8aac:	strb	r3, [r4]
    8ab0:	pop	{r4, pc}
    8ab4:	movw	r0, #7940	; 0x1f04
    8ab8:	movt	r0, #1
    8abc:	push	{r3, lr}
    8ac0:	ldr	r3, [r0]
    8ac4:	cmp	r3, #0
    8ac8:	beq	8ae0 <close@plt+0x310>
    8acc:	movw	r3, #0
    8ad0:	movt	r3, #0
    8ad4:	cmp	r3, #0
    8ad8:	beq	8ae0 <close@plt+0x310>
    8adc:	blx	r3
    8ae0:	pop	{r3, lr}
    8ae4:	b	8a4c <close@plt+0x27c>
    8ae8:	ldrb	r3, [r0, #1]
    8aec:	and	r1, r3, #1
    8af0:	ubfx	ip, r3, #4, #2
    8af4:	lsr	r2, r3, #6
    8af8:	add	r1, r1, #1
    8afc:	add	ip, ip, #1
    8b00:	cmp	r2, #2
    8b04:	lsl	r1, r1, #2
    8b08:	lsl	ip, ip, #2
    8b0c:	beq	8ba8 <close@plt+0x3d8>
    8b10:	cmp	r2, #3
    8b14:	beq	8b88 <close@plt+0x3b8>
    8b18:	vmov.f64	d7, #48	; 0x41800000  16.0
    8b1c:	cmp	r2, #1
    8b20:	vldr	d6, [pc, #152]	; 8bc0 <close@plt+0x3f0>
    8b24:	vmoveq.f64	d7, d6
    8b28:	ubfx	r3, r3, #2, #2
    8b2c:	ldrb	r0, [r0, #2]
    8b30:	cmp	r3, #2
    8b34:	beq	8b9c <close@plt+0x3cc>
    8b38:	cmp	r3, #3
    8b3c:	beq	8bb0 <close@plt+0x3e0>
    8b40:	cmp	r3, #1
    8b44:	asrne	r3, r1, #1
    8b48:	muleq	r0, r0, ip
    8b4c:	moveq	r3, r1
    8b50:	mulne	r0, r0, ip
    8b54:	lsleq	r0, r0, #1
    8b58:	add	r2, r0, #7
    8b5c:	mul	r1, ip, r1
    8b60:	add	ip, r3, r2, asr #3
    8b64:	add	r3, ip, #4
    8b68:	lsl	r0, r3, #3
    8b6c:	vmov	s13, r0
    8b70:	vmov	s0, r1
    8b74:	vcvt.f64.s32	d5, s13
    8b78:	vmul.f64	d1, d5, d7
    8b7c:	vcvt.f64.s32	d2, s0
    8b80:	vdiv.f64	d0, d1, d2
    8b84:	bx	lr
    8b88:	ubfx	r3, r3, #2, #2
    8b8c:	vldr	d7, [pc, #52]	; 8bc8 <close@plt+0x3f8>
    8b90:	cmp	r3, #2
    8b94:	ldrb	r0, [r0, #2]
    8b98:	bne	8b38 <close@plt+0x368>
    8b9c:	mov	r3, r1
    8ba0:	mul	r0, r0, ip
    8ba4:	b	8b58 <close@plt+0x388>
    8ba8:	vldr	d7, [pc, #32]	; 8bd0 <close@plt+0x400>
    8bac:	b	8b28 <close@plt+0x358>
    8bb0:	mov	r3, r1
    8bb4:	mla	r0, r0, ip, r1
    8bb8:	b	8b58 <close@plt+0x388>
    8bbc:	nop	{0}
    8bc0:	andeq	r0, r0, r0
    8bc4:	submi	r0, r0, r0
    8bc8:	andeq	r0, r0, r0
    8bcc:	submi	r0, r8, r0
    8bd0:	stclgt	12, cr12, [ip], {205}	; 0xcd
    8bd4:	submi	r0, r6, ip, asr #25
    8bd8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8bdc:	vpush	{d8}
    8be0:	movw	r9, #8288	; 0x2060
    8be4:	movt	r9, #1
    8be8:	ldrb	r2, [r0]
    8bec:	sub	sp, sp, #372	; 0x174
    8bf0:	mov	r4, r0
    8bf4:	ldr	r3, [r9]
    8bf8:	cmp	r2, #45	; 0x2d
    8bfc:	str	r9, [sp, #28]
    8c00:	str	r3, [sp, #364]	; 0x16c
    8c04:	bne	96a0 <close@plt+0xed0>
    8c08:	ldrb	r0, [r0, #1]
    8c0c:	cmp	r0, #0
    8c10:	bne	96a0 <close@plt+0xed0>
    8c14:	movw	r1, #8304	; 0x2070
    8c18:	movt	r1, #1
    8c1c:	ldr	r0, [r1]
    8c20:	bl	87ac <fileno@plt>
    8c24:	mov	r4, r0
    8c28:	mov	r5, #4
    8c2c:	mov	r6, #0
    8c30:	add	ip, sp, #40	; 0x28
    8c34:	mov	r0, r4
    8c38:	add	r1, ip, r6
    8c3c:	mov	r2, r5
    8c40:	bl	8704 <read@plt>
    8c44:	cmp	r0, #0
    8c48:	ble	97c8 <close@plt+0xff8>
    8c4c:	subs	r5, r5, r0
    8c50:	add	r6, r6, r0
    8c54:	bne	8c30 <close@plt+0x460>
    8c58:	cmp	r6, #4
    8c5c:	bne	97c8 <close@plt+0xff8>
    8c60:	ldrb	r7, [sp, #40]	; 0x28
    8c64:	cmp	r7, #156	; 0x9c
    8c68:	bne	97c8 <close@plt+0xff8>
    8c6c:	ldrb	r8, [sp, #41]	; 0x29
    8c70:	and	sl, r8, #1
    8c74:	ubfx	fp, r8, #4, #2
    8c78:	ubfx	r6, r8, #2, #2
    8c7c:	add	lr, sl, #1
    8c80:	add	r3, fp, #1
    8c84:	cmp	r6, #2
    8c88:	lsl	r0, lr, #2
    8c8c:	lsr	r9, r8, #6
    8c90:	lsl	r1, r3, #2
    8c94:	ubfx	r5, r8, #1, #1
    8c98:	str	r0, [sp, #20]
    8c9c:	str	r9, [sp, #32]
    8ca0:	str	r1, [sp, #24]
    8ca4:	str	r5, [sp, #36]	; 0x24
    8ca8:	beq	96e4 <close@plt+0xf14>
    8cac:	cmp	r6, #3
    8cb0:	ldrb	r8, [sp, #42]	; 0x2a
    8cb4:	beq	97b8 <close@plt+0xfe8>
    8cb8:	cmp	r6, #1
    8cbc:	asrne	r0, r0, #1
    8cc0:	ldreq	ip, [sp, #24]
    8cc4:	mulne	r6, r8, r1
    8cc8:	ldreq	r0, [sp, #20]
    8ccc:	muleq	r6, r8, ip
    8cd0:	lsleq	r6, r6, #1
    8cd4:	add	sl, r6, #7
    8cd8:	add	r7, sp, #44	; 0x2c
    8cdc:	add	r6, sp, #172	; 0xac
    8ce0:	add	r2, sp, #48	; 0x30
    8ce4:	add	r1, sp, #176	; 0xb0
    8ce8:	add	r5, r0, sl, asr #3
    8cec:	mov	r3, #0
    8cf0:	add	fp, sp, #168	; 0xa8
    8cf4:	str	r8, [sp, #44]	; 0x2c
    8cf8:	add	lr, r5, #4
    8cfc:	str	fp, [sp, #12]
    8d00:	str	lr, [sp, #172]	; 0xac
    8d04:	str	r3, [r7, #4]
    8d08:	str	r3, [r6, #4]
    8d0c:	mov	r9, r2
    8d10:	ldr	lr, [sp, #12]
    8d14:	str	r3, [r9, #4]!
    8d18:	add	ip, r2, #24
    8d1c:	str	r3, [r9, #4]!
    8d20:	add	sl, r2, #28
    8d24:	str	r3, [r9, #4]
    8d28:	add	r8, r2, #32
    8d2c:	str	r3, [r2, #16]
    8d30:	add	fp, r2, #36	; 0x24
    8d34:	str	r3, [r2, #20]
    8d38:	add	r2, r2, #40	; 0x28
    8d3c:	str	r3, [r2, #-16]
    8d40:	cmp	r2, lr
    8d44:	mov	r0, r1
    8d48:	str	r3, [ip, #4]
    8d4c:	str	r3, [r0, #4]!
    8d50:	add	r1, r1, #40	; 0x28
    8d54:	str	r3, [r0, #4]!
    8d58:	str	r3, [sl, #4]
    8d5c:	str	r3, [r0, #4]
    8d60:	str	r3, [r8, #4]
    8d64:	str	r3, [r1, #-24]	; 0xffffffe8
    8d68:	str	r3, [r1, #-20]	; 0xffffffec
    8d6c:	str	r3, [r1, #-16]
    8d70:	str	r3, [r1, #-12]
    8d74:	str	r3, [r1, #-8]
    8d78:	str	r3, [r1, #-4]
    8d7c:	str	r3, [r1]
    8d80:	str	r3, [fp, #4]
    8d84:	bne	8d0c <close@plt+0x53c>
    8d88:	mov	r1, #0
    8d8c:	mov	r0, r4
    8d90:	mov	r2, r1
    8d94:	bl	8710 <lseek@plt>
    8d98:	cmp	r0, #0
    8d9c:	blt	9754 <close@plt+0xf84>
    8da0:	mov	r8, #0
    8da4:	vldr	d8, [pc, #180]	; 8e60 <close@plt+0x690>
    8da8:	movw	ip, #8296	; 0x2068
    8dac:	movt	ip, #1
    8db0:	str	ip, [sp, #16]
    8db4:	mov	r9, #4
    8db8:	mov	sl, #0
    8dbc:	add	fp, sp, #40	; 0x28
    8dc0:	mov	r0, r4
    8dc4:	add	r1, fp, sl
    8dc8:	mov	r2, r9
    8dcc:	bl	8704 <read@plt>
    8dd0:	cmp	r0, #0
    8dd4:	ble	9230 <close@plt+0xa60>
    8dd8:	subs	r9, r9, r0
    8ddc:	add	sl, sl, r0
    8de0:	bne	8dbc <close@plt+0x5ec>
    8de4:	cmp	sl, #3
    8de8:	bls	974c <close@plt+0xf7c>
    8dec:	ldrb	r0, [sp, #40]	; 0x28
    8df0:	cmp	r0, #156	; 0x9c
    8df4:	bne	9724 <close@plt+0xf54>
    8df8:	ldrb	lr, [sp, #41]	; 0x29
    8dfc:	ldrb	ip, [sp, #42]	; 0x2a
    8e00:	and	r2, lr, #1
    8e04:	ubfx	r1, lr, #4, #2
    8e08:	ubfx	r3, lr, #2, #2
    8e0c:	add	r5, r2, #1
    8e10:	add	fp, r1, #1
    8e14:	cmp	r3, #2
    8e18:	lsl	r9, r5, #2
    8e1c:	lsl	sl, fp, #2
    8e20:	beq	9680 <close@plt+0xeb0>
    8e24:	cmp	r3, #3
    8e28:	beq	9678 <close@plt+0xea8>
    8e2c:	cmp	r3, #1
    8e30:	asrne	r9, r9, #1
    8e34:	muleq	sl, ip, sl
    8e38:	mulne	sl, ip, sl
    8e3c:	lsleq	sl, sl, #1
    8e40:	add	r0, sl, #7
    8e44:	mov	r1, #0
    8e48:	mvn	r3, #0
    8e4c:	mov	fp, r1
    8e50:	add	sl, r9, r0, asr #3
    8e54:	mov	r2, r3
    8e58:	add	lr, sl, #4
    8e5c:	b	8f28 <close@plt+0x758>
	...
    8e68:	cmn	r3, #1
    8e6c:	beq	8f54 <close@plt+0x784>
    8e70:	cmn	r2, #1
    8e74:	add	fp, fp, #1
    8e78:	add	r1, r1, #4
    8e7c:	beq	8f80 <close@plt+0x7b0>
    8e80:	cmn	r3, #1
    8e84:	beq	8fa4 <close@plt+0x7d4>
    8e88:	cmn	r2, #1
    8e8c:	add	r5, fp, #1
    8e90:	add	r9, r1, #4
    8e94:	beq	8fd0 <close@plt+0x800>
    8e98:	cmn	r3, #1
    8e9c:	beq	8ff4 <close@plt+0x824>
    8ea0:	cmn	r2, #1
    8ea4:	add	r0, fp, #2
    8ea8:	add	r5, r1, #8
    8eac:	beq	9020 <close@plt+0x850>
    8eb0:	cmn	r3, #1
    8eb4:	beq	9044 <close@plt+0x874>
    8eb8:	cmn	r2, #1
    8ebc:	add	r0, fp, #3
    8ec0:	add	r9, r1, #12
    8ec4:	beq	9070 <close@plt+0x8a0>
    8ec8:	cmn	r3, #1
    8ecc:	beq	9094 <close@plt+0x8c4>
    8ed0:	cmn	r2, #1
    8ed4:	add	r5, fp, #4
    8ed8:	add	r0, r1, #16
    8edc:	beq	90c0 <close@plt+0x8f0>
    8ee0:	cmn	r3, #1
    8ee4:	beq	90e4 <close@plt+0x914>
    8ee8:	cmn	r2, #1
    8eec:	add	r5, fp, #5
    8ef0:	add	r9, r1, #20
    8ef4:	beq	9110 <close@plt+0x940>
    8ef8:	cmn	r3, #1
    8efc:	beq	9134 <close@plt+0x964>
    8f00:	cmn	r2, #1
    8f04:	add	r0, fp, #6
    8f08:	add	r5, r1, #24
    8f0c:	beq	9160 <close@plt+0x990>
    8f10:	cmn	r3, #1
    8f14:	beq	9184 <close@plt+0x9b4>
    8f18:	add	fp, fp, #7
    8f1c:	add	r1, r1, #28
    8f20:	cmp	fp, #32
    8f24:	beq	91b0 <close@plt+0x9e0>
    8f28:	cmn	r2, #1
    8f2c:	bne	8e68 <close@plt+0x698>
    8f30:	ldr	r2, [r7, r1]
    8f34:	cmp	r2, #0
    8f38:	moveq	r2, fp
    8f3c:	beq	8e68 <close@plt+0x698>
    8f40:	cmp	r2, ip
    8f44:	mvnne	r2, #0
    8f48:	moveq	r2, fp
    8f4c:	cmn	r3, #1
    8f50:	bne	8e70 <close@plt+0x6a0>
    8f54:	ldr	r3, [r6, r1]
    8f58:	cmp	r3, #0
    8f5c:	moveq	r3, fp
    8f60:	beq	8e70 <close@plt+0x6a0>
    8f64:	cmp	lr, r3
    8f68:	add	r1, r1, #4
    8f6c:	mvnne	r3, #0
    8f70:	moveq	r3, fp
    8f74:	cmn	r2, #1
    8f78:	add	fp, fp, #1
    8f7c:	bne	8e80 <close@plt+0x6b0>
    8f80:	ldr	r2, [r7, r1]
    8f84:	cmp	r2, #0
    8f88:	moveq	r2, fp
    8f8c:	beq	8e80 <close@plt+0x6b0>
    8f90:	cmp	r2, ip
    8f94:	mvnne	r2, #0
    8f98:	moveq	r2, fp
    8f9c:	cmn	r3, #1
    8fa0:	bne	8e88 <close@plt+0x6b8>
    8fa4:	ldr	r3, [r6, r1]
    8fa8:	cmp	r3, #0
    8fac:	moveq	r3, fp
    8fb0:	beq	8e88 <close@plt+0x6b8>
    8fb4:	cmp	lr, r3
    8fb8:	add	r5, fp, #1
    8fbc:	add	r9, r1, #4
    8fc0:	mvnne	r3, #0
    8fc4:	moveq	r3, fp
    8fc8:	cmn	r2, #1
    8fcc:	bne	8e98 <close@plt+0x6c8>
    8fd0:	ldr	r2, [r7, r9]
    8fd4:	cmp	r2, #0
    8fd8:	moveq	r2, r5
    8fdc:	beq	8e98 <close@plt+0x6c8>
    8fe0:	cmp	r2, ip
    8fe4:	mvnne	r2, #0
    8fe8:	moveq	r2, r5
    8fec:	cmn	r3, #1
    8ff0:	bne	8ea0 <close@plt+0x6d0>
    8ff4:	ldr	r3, [r6, r9]
    8ff8:	cmp	r3, #0
    8ffc:	moveq	r3, r5
    9000:	beq	8ea0 <close@plt+0x6d0>
    9004:	cmp	lr, r3
    9008:	add	r0, fp, #2
    900c:	mvnne	r3, #0
    9010:	moveq	r3, r5
    9014:	cmn	r2, #1
    9018:	add	r5, r1, #8
    901c:	bne	8eb0 <close@plt+0x6e0>
    9020:	ldr	r2, [r7, r5]
    9024:	cmp	r2, #0
    9028:	moveq	r2, r0
    902c:	beq	8eb0 <close@plt+0x6e0>
    9030:	cmp	r2, ip
    9034:	mvnne	r2, #0
    9038:	moveq	r2, r0
    903c:	cmn	r3, #1
    9040:	bne	8eb8 <close@plt+0x6e8>
    9044:	ldr	r3, [r6, r5]
    9048:	cmp	r3, #0
    904c:	moveq	r3, r0
    9050:	beq	8eb8 <close@plt+0x6e8>
    9054:	cmp	lr, r3
    9058:	add	r9, r1, #12
    905c:	mvnne	r3, #0
    9060:	moveq	r3, r0
    9064:	cmn	r2, #1
    9068:	add	r0, fp, #3
    906c:	bne	8ec8 <close@plt+0x6f8>
    9070:	ldr	r2, [r7, r9]
    9074:	cmp	r2, #0
    9078:	moveq	r2, r0
    907c:	beq	8ec8 <close@plt+0x6f8>
    9080:	cmp	r2, ip
    9084:	mvnne	r2, #0
    9088:	moveq	r2, r0
    908c:	cmn	r3, #1
    9090:	bne	8ed0 <close@plt+0x700>
    9094:	ldr	r3, [r6, r9]
    9098:	cmp	r3, #0
    909c:	moveq	r3, r0
    90a0:	beq	8ed0 <close@plt+0x700>
    90a4:	cmp	lr, r3
    90a8:	add	r5, fp, #4
    90ac:	mvnne	r3, #0
    90b0:	moveq	r3, r0
    90b4:	cmn	r2, #1
    90b8:	add	r0, r1, #16
    90bc:	bne	8ee0 <close@plt+0x710>
    90c0:	ldr	r2, [r7, r0]
    90c4:	cmp	r2, #0
    90c8:	moveq	r2, r5
    90cc:	beq	8ee0 <close@plt+0x710>
    90d0:	cmp	r2, ip
    90d4:	mvnne	r2, #0
    90d8:	moveq	r2, r5
    90dc:	cmn	r3, #1
    90e0:	bne	8ee8 <close@plt+0x718>
    90e4:	ldr	r3, [r6, r0]
    90e8:	cmp	r3, #0
    90ec:	moveq	r3, r5
    90f0:	beq	8ee8 <close@plt+0x718>
    90f4:	cmp	lr, r3
    90f8:	add	r9, r1, #20
    90fc:	mvnne	r3, #0
    9100:	moveq	r3, r5
    9104:	cmn	r2, #1
    9108:	add	r5, fp, #5
    910c:	bne	8ef8 <close@plt+0x728>
    9110:	ldr	r2, [r7, r9]
    9114:	cmp	r2, #0
    9118:	moveq	r2, r5
    911c:	beq	8ef8 <close@plt+0x728>
    9120:	cmp	r2, ip
    9124:	mvnne	r2, #0
    9128:	moveq	r2, r5
    912c:	cmn	r3, #1
    9130:	bne	8f00 <close@plt+0x730>
    9134:	ldr	r3, [r6, r9]
    9138:	cmp	r3, #0
    913c:	moveq	r3, r5
    9140:	beq	8f00 <close@plt+0x730>
    9144:	cmp	lr, r3
    9148:	add	r0, fp, #6
    914c:	mvnne	r3, #0
    9150:	moveq	r3, r5
    9154:	cmn	r2, #1
    9158:	add	r5, r1, #24
    915c:	bne	8f10 <close@plt+0x740>
    9160:	ldr	r2, [r7, r5]
    9164:	cmp	r2, #0
    9168:	moveq	r2, r0
    916c:	beq	8f10 <close@plt+0x740>
    9170:	cmp	r2, ip
    9174:	mvnne	r2, #0
    9178:	moveq	r2, r0
    917c:	cmn	r3, #1
    9180:	bne	8f18 <close@plt+0x748>
    9184:	ldr	r3, [r6, r5]
    9188:	cmp	r3, #0
    918c:	moveq	r3, r0
    9190:	beq	8f18 <close@plt+0x748>
    9194:	cmp	lr, r3
    9198:	add	fp, fp, #7
    919c:	add	r1, r1, #28
    91a0:	mvnne	r3, #0
    91a4:	moveq	r3, r0
    91a8:	cmp	fp, #32
    91ac:	bne	8f28 <close@plt+0x758>
    91b0:	cmn	r2, #1
    91b4:	addne	fp, sp, #368	; 0x170
    91b8:	addne	r2, fp, r2, lsl #2
    91bc:	strne	ip, [r2, #-324]	; 0xfffffebc
    91c0:	cmn	r3, #1
    91c4:	addne	r1, sp, #368	; 0x170
    91c8:	addne	r3, r1, r3, lsl #2
    91cc:	strne	lr, [r3, #-196]	; 0xffffff3c
    91d0:	cmp	sl, #64	; 0x40
    91d4:	movcc	r9, sl
    91d8:	movcs	r9, #64	; 0x40
    91dc:	mov	fp, #0
    91e0:	mov	r5, r9
    91e4:	add	ip, sp, #300	; 0x12c
    91e8:	mov	r0, r4
    91ec:	add	r1, ip, fp
    91f0:	mov	r2, r5
    91f4:	bl	8704 <read@plt>
    91f8:	cmp	r0, #0
    91fc:	ble	9640 <close@plt+0xe70>
    9200:	subs	r5, r5, r0
    9204:	add	fp, fp, r0
    9208:	bne	91e4 <close@plt+0xa14>
    920c:	cmp	r9, fp
    9210:	bne	9640 <close@plt+0xe70>
    9214:	subs	sl, sl, r9
    9218:	bne	91d0 <close@plt+0xa00>
    921c:	add	r0, sp, #40	; 0x28
    9220:	add	r8, r8, #1
    9224:	bl	8ae8 <close@plt+0x318>
    9228:	vadd.f64	d8, d8, d0
    922c:	b	8db4 <close@plt+0x5e4>
    9230:	bne	96fc <close@plt+0xf2c>
    9234:	ldr	r2, [sp, #20]
    9238:	movw	r1, #39256	; 0x9958
    923c:	mov	r0, #1
    9240:	movt	r1, #0
    9244:	bl	87a0 <__printf_chk@plt>
    9248:	ldr	r2, [sp, #24]
    924c:	movw	r1, #39272	; 0x9968
    9250:	mov	r0, #1
    9254:	movt	r1, #0
    9258:	movw	r5, #39024	; 0x9870
    925c:	bl	87a0 <__printf_chk@plt>
    9260:	ldr	r3, [sp, #32]
    9264:	movt	r5, #0
    9268:	movw	r1, #39292	; 0x997c
    926c:	mov	r0, #1
    9270:	movt	r1, #0
    9274:	ldr	r2, [r5, r3, lsl #2]
    9278:	bl	87a0 <__printf_chk@plt>
    927c:	ldrb	fp, [sp, #41]	; 0x29
    9280:	movw	r1, #39316	; 0x9994
    9284:	mov	r0, #1
    9288:	and	sl, fp, #12
    928c:	movt	r1, #0
    9290:	add	r9, r5, sl
    9294:	ldr	r2, [r9, #16]
    9298:	bl	87a0 <__printf_chk@plt>
    929c:	ldr	ip, [sp, #36]	; 0x24
    92a0:	movw	r0, #39056	; 0x9890
    92a4:	movt	r0, #0
    92a8:	cmp	ip, #0
    92ac:	movw	r2, #39060	; 0x9894
    92b0:	movw	r1, #39336	; 0x99a8
    92b4:	movt	r2, #0
    92b8:	movt	r1, #0
    92bc:	movne	r2, r0
    92c0:	mov	r0, #1
    92c4:	bl	87a0 <__printf_chk@plt>
    92c8:	ldr	r2, [sp, #44]	; 0x2c
    92cc:	movw	r1, #39360	; 0x99c0
    92d0:	mov	r0, #1
    92d4:	movt	r1, #0
    92d8:	bl	87a0 <__printf_chk@plt>
    92dc:	ldr	r2, [r7, #4]!
    92e0:	cmp	r2, #0
    92e4:	bgt	9688 <close@plt+0xeb8>
    92e8:	mov	r5, r7
    92ec:	ldr	r2, [r5, #4]!
    92f0:	cmp	r2, #0
    92f4:	ble	9308 <close@plt+0xb38>
    92f8:	movw	r1, #39376	; 0x99d0
    92fc:	mov	r0, #1
    9300:	movt	r1, #0
    9304:	bl	87a0 <__printf_chk@plt>
    9308:	mov	r7, r5
    930c:	ldr	r2, [r7, #4]!
    9310:	cmp	r2, #0
    9314:	ble	9328 <close@plt+0xb58>
    9318:	movw	r1, #39376	; 0x99d0
    931c:	mov	r0, #1
    9320:	movt	r1, #0
    9324:	bl	87a0 <__printf_chk@plt>
    9328:	ldr	r2, [r7, #4]
    932c:	add	fp, r5, #8
    9330:	cmp	r2, #0
    9334:	ble	9348 <close@plt+0xb78>
    9338:	movw	r1, #39376	; 0x99d0
    933c:	mov	r0, #1
    9340:	movt	r1, #0
    9344:	bl	87a0 <__printf_chk@plt>
    9348:	ldr	r2, [fp, #4]
    934c:	add	sl, r5, #12
    9350:	cmp	r2, #0
    9354:	ble	9368 <close@plt+0xb98>
    9358:	movw	r1, #39376	; 0x99d0
    935c:	mov	r0, #1
    9360:	movt	r1, #0
    9364:	bl	87a0 <__printf_chk@plt>
    9368:	ldr	r2, [sl, #4]
    936c:	add	r9, r5, #16
    9370:	cmp	r2, #0
    9374:	ble	9388 <close@plt+0xbb8>
    9378:	movw	r1, #39376	; 0x99d0
    937c:	mov	r0, #1
    9380:	movt	r1, #0
    9384:	bl	87a0 <__printf_chk@plt>
    9388:	ldr	r2, [r9, #4]
    938c:	add	r7, r5, #20
    9390:	cmp	r2, #0
    9394:	ble	93a8 <close@plt+0xbd8>
    9398:	movw	r1, #39376	; 0x99d0
    939c:	mov	r0, #1
    93a0:	movt	r1, #0
    93a4:	bl	87a0 <__printf_chk@plt>
    93a8:	ldr	r2, [r7, #4]
    93ac:	add	fp, r5, #24
    93b0:	cmp	r2, #0
    93b4:	ble	93c8 <close@plt+0xbf8>
    93b8:	movw	r1, #39376	; 0x99d0
    93bc:	mov	r0, #1
    93c0:	movt	r1, #0
    93c4:	bl	87a0 <__printf_chk@plt>
    93c8:	ldr	r2, [fp, #4]
    93cc:	add	sl, r5, #28
    93d0:	cmp	r2, #0
    93d4:	ble	93e8 <close@plt+0xc18>
    93d8:	movw	r1, #39376	; 0x99d0
    93dc:	mov	r0, #1
    93e0:	movt	r1, #0
    93e4:	bl	87a0 <__printf_chk@plt>
    93e8:	ldr	r2, [sl, #4]
    93ec:	add	r9, r5, #32
    93f0:	cmp	r2, #0
    93f4:	ble	9408 <close@plt+0xc38>
    93f8:	movw	r1, #39376	; 0x99d0
    93fc:	mov	r0, #1
    9400:	movt	r1, #0
    9404:	bl	87a0 <__printf_chk@plt>
    9408:	ldr	r2, [r9, #4]
    940c:	add	r5, r5, #36	; 0x24
    9410:	cmp	r2, #0
    9414:	ble	9428 <close@plt+0xc58>
    9418:	movw	r1, #39376	; 0x99d0
    941c:	mov	r0, #1
    9420:	movt	r1, #0
    9424:	bl	87a0 <__printf_chk@plt>
    9428:	ldr	r1, [sp, #12]
    942c:	cmp	r5, r1
    9430:	bne	92ec <close@plt+0xb1c>
    9434:	mov	r0, #10
    9438:	mov	r5, r6
    943c:	bl	8788 <putchar@plt>
    9440:	mov	r2, r8
    9444:	movw	r1, #39384	; 0x99d8
    9448:	mov	r0, #1
    944c:	movt	r1, #0
    9450:	add	r6, r6, #124	; 0x7c
    9454:	bl	87a0 <__printf_chk@plt>
    9458:	ldr	r2, [sp, #172]	; 0xac
    945c:	movw	r1, #39408	; 0x99f0
    9460:	mov	r0, #1
    9464:	movt	r1, #0
    9468:	bl	87a0 <__printf_chk@plt>
    946c:	ldr	r2, [r5, #4]!
    9470:	cmp	r2, #0
    9474:	ble	9488 <close@plt+0xcb8>
    9478:	movw	r1, #39376	; 0x99d0
    947c:	mov	r0, #1
    9480:	movt	r1, #0
    9484:	bl	87a0 <__printf_chk@plt>
    9488:	ldr	r2, [r5, #4]!
    948c:	cmp	r2, #0
    9490:	ble	94a4 <close@plt+0xcd4>
    9494:	movw	r1, #39376	; 0x99d0
    9498:	mov	r0, #1
    949c:	movt	r1, #0
    94a0:	bl	87a0 <__printf_chk@plt>
    94a4:	mov	r7, r5
    94a8:	ldr	r2, [r7, #4]!
    94ac:	cmp	r2, #0
    94b0:	ble	94c4 <close@plt+0xcf4>
    94b4:	movw	r1, #39376	; 0x99d0
    94b8:	mov	r0, #1
    94bc:	movt	r1, #0
    94c0:	bl	87a0 <__printf_chk@plt>
    94c4:	ldr	r2, [r7, #4]
    94c8:	add	fp, r5, #8
    94cc:	cmp	r2, #0
    94d0:	ble	94e4 <close@plt+0xd14>
    94d4:	movw	r1, #39376	; 0x99d0
    94d8:	mov	r0, #1
    94dc:	movt	r1, #0
    94e0:	bl	87a0 <__printf_chk@plt>
    94e4:	ldr	r2, [fp, #4]
    94e8:	add	sl, r5, #12
    94ec:	cmp	r2, #0
    94f0:	ble	9504 <close@plt+0xd34>
    94f4:	movw	r1, #39376	; 0x99d0
    94f8:	mov	r0, #1
    94fc:	movt	r1, #0
    9500:	bl	87a0 <__printf_chk@plt>
    9504:	ldr	r2, [sl, #4]
    9508:	add	r9, r5, #16
    950c:	cmp	r2, #0
    9510:	ble	9524 <close@plt+0xd54>
    9514:	movw	r1, #39376	; 0x99d0
    9518:	mov	r0, #1
    951c:	movt	r1, #0
    9520:	bl	87a0 <__printf_chk@plt>
    9524:	ldr	r2, [r9, #4]
    9528:	add	r7, r5, #20
    952c:	cmp	r2, #0
    9530:	ble	9544 <close@plt+0xd74>
    9534:	movw	r1, #39376	; 0x99d0
    9538:	mov	r0, #1
    953c:	movt	r1, #0
    9540:	bl	87a0 <__printf_chk@plt>
    9544:	ldr	r2, [r7, #4]
    9548:	add	fp, r5, #24
    954c:	cmp	r2, #0
    9550:	ble	9564 <close@plt+0xd94>
    9554:	movw	r1, #39376	; 0x99d0
    9558:	mov	r0, #1
    955c:	movt	r1, #0
    9560:	bl	87a0 <__printf_chk@plt>
    9564:	ldr	r2, [fp, #4]
    9568:	add	sl, r5, #28
    956c:	cmp	r2, #0
    9570:	ble	9584 <close@plt+0xdb4>
    9574:	movw	r1, #39376	; 0x99d0
    9578:	mov	r0, #1
    957c:	movt	r1, #0
    9580:	bl	87a0 <__printf_chk@plt>
    9584:	ldr	r2, [sl, #4]
    9588:	add	r9, r5, #32
    958c:	cmp	r2, #0
    9590:	ble	95a4 <close@plt+0xdd4>
    9594:	movw	r1, #39376	; 0x99d0
    9598:	mov	r0, #1
    959c:	movt	r1, #0
    95a0:	bl	87a0 <__printf_chk@plt>
    95a4:	ldr	r2, [r9, #4]
    95a8:	add	r5, r5, #36	; 0x24
    95ac:	cmp	r2, #0
    95b0:	ble	95c4 <close@plt+0xdf4>
    95b4:	movw	r1, #39376	; 0x99d0
    95b8:	mov	r0, #1
    95bc:	movt	r1, #0
    95c0:	bl	87a0 <__printf_chk@plt>
    95c4:	cmp	r5, r6
    95c8:	bne	9488 <close@plt+0xcb8>
    95cc:	movw	r0, #39428	; 0x9a04
    95d0:	movt	r0, #0
    95d4:	bl	8740 <puts@plt>
    95d8:	cmp	r8, #0
    95dc:	beq	9600 <close@plt+0xe30>
    95e0:	vmov	s12, r8
    95e4:	movw	r1, #39436	; 0x9a0c
    95e8:	mov	r0, #1
    95ec:	movt	r1, #0
    95f0:	vcvt.f64.s32	d7, s12
    95f4:	vdiv.f64	d0, d8, d7
    95f8:	vmov	r2, r3, d0
    95fc:	bl	87a0 <__printf_chk@plt>
    9600:	ldr	r8, [sp, #16]
    9604:	ldr	r0, [r8]
    9608:	bl	87ac <fileno@plt>
    960c:	cmp	r4, r0
    9610:	bgt	96f0 <close@plt+0xf20>
    9614:	mov	r0, #10
    9618:	bl	8788 <putchar@plt>
    961c:	mov	r0, #0
    9620:	ldr	r2, [sp, #28]
    9624:	ldr	lr, [sp, #364]	; 0x16c
    9628:	ldr	r3, [r2]
    962c:	cmp	lr, r3
    9630:	bne	97f0 <close@plt+0x1020>
    9634:	add	sp, sp, #372	; 0x174
    9638:	vpop	{d8}
    963c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9640:	bl	877c <__errno_location@plt>
    9644:	ldr	sl, [sp, #16]
    9648:	mov	r1, #1
    964c:	movw	r2, #39216	; 0x9930
    9650:	movt	r2, #0
    9654:	add	r8, r8, #1
    9658:	ldr	r9, [sl]
    965c:	ldr	r3, [r0]
    9660:	mov	r0, r9
    9664:	bl	87b8 <__fprintf_chk@plt>
    9668:	add	r0, sp, #40	; 0x28
    966c:	bl	8ae8 <close@plt+0x318>
    9670:	vadd.f64	d8, d8, d0
    9674:	b	8db4 <close@plt+0x5e4>
    9678:	mla	sl, ip, sl, r9
    967c:	b	8e40 <close@plt+0x670>
    9680:	mul	sl, ip, sl
    9684:	b	8e40 <close@plt+0x670>
    9688:	movw	r1, #39376	; 0x99d0
    968c:	mov	r0, #1
    9690:	movt	r1, #0
    9694:	mov	r5, r7
    9698:	bl	87a0 <__printf_chk@plt>
    969c:	b	92ec <close@plt+0xb1c>
    96a0:	mov	r0, r4
    96a4:	bl	8794 <__xpg_basename@plt>
    96a8:	movw	r1, #39072	; 0x98a0
    96ac:	movt	r1, #0
    96b0:	mov	r2, r0
    96b4:	mov	r0, #1
    96b8:	bl	87a0 <__printf_chk@plt>
    96bc:	mov	r0, r4
    96c0:	mov	r1, #0
    96c4:	bl	8764 <open@plt>
    96c8:	subs	r4, r0, #0
    96cc:	bge	8c28 <close@plt+0x458>
    96d0:	movw	r0, #39088	; 0x98b0
    96d4:	movt	r0, #0
    96d8:	bl	8728 <perror@plt>
    96dc:	mvn	r0, #0
    96e0:	b	9620 <close@plt+0xe50>
    96e4:	ldrb	r8, [sp, #42]	; 0x2a
    96e8:	mul	r6, r8, r1
    96ec:	b	8cd4 <close@plt+0x504>
    96f0:	mov	r0, r4
    96f4:	bl	87d0 <close@plt>
    96f8:	b	9614 <close@plt+0xe44>
    96fc:	bl	877c <__errno_location@plt>
    9700:	ldr	r2, [sp, #16]
    9704:	mov	r1, #1
    9708:	ldr	ip, [r2]
    970c:	movw	r2, #39128	; 0x98d8
    9710:	movt	r2, #0
    9714:	ldr	r3, [r0]
    9718:	mov	r0, ip
    971c:	bl	87b8 <__fprintf_chk@plt>
    9720:	b	9234 <close@plt+0xa64>
    9724:	mov	lr, r0
    9728:	ldr	r0, [sp, #16]
    972c:	mov	r3, sl
    9730:	movw	r2, #39168	; 0x9900
    9734:	mov	r1, #1
    9738:	movt	r2, #0
    973c:	ldr	r0, [r0]
    9740:	str	lr, [sp]
    9744:	bl	87b8 <__fprintf_chk@plt>
    9748:	b	9234 <close@plt+0xa64>
    974c:	ldrb	lr, [sp, #40]	; 0x28
    9750:	b	9728 <close@plt+0xf58>
    9754:	add	r0, sp, #40	; 0x28
    9758:	bl	8ae8 <close@plt+0x318>
    975c:	vmov.f64	d8, d0
    9760:	cmp	r5, #64	; 0x40
    9764:	movcc	sl, r5
    9768:	movcs	sl, #64	; 0x40
    976c:	mov	r9, #0
    9770:	add	r3, sp, #300	; 0x12c
    9774:	mov	r0, r4
    9778:	add	r1, r3, r9
    977c:	mov	r2, sl
    9780:	bl	8704 <read@plt>
    9784:	cmp	r0, #0
    9788:	ble	97ac <close@plt+0xfdc>
    978c:	subs	sl, sl, r0
    9790:	add	r9, r9, r0
    9794:	bne	9770 <close@plt+0xfa0>
    9798:	mov	r0, r9
    979c:	subs	r5, r5, r0
    97a0:	bne	9760 <close@plt+0xf90>
    97a4:	mov	r8, #1
    97a8:	b	8da8 <close@plt+0x5d8>
    97ac:	beq	979c <close@plt+0xfcc>
    97b0:	mov	r8, #1
    97b4:	b	8da8 <close@plt+0x5d8>
    97b8:	ldr	r0, [sp, #20]
    97bc:	ldr	r2, [sp, #24]
    97c0:	mla	r6, r8, r2, r0
    97c4:	b	8cd4 <close@plt+0x504>
    97c8:	movw	r4, #8296	; 0x2068
    97cc:	movt	r4, #1
    97d0:	movw	r0, #39104	; 0x98c0
    97d4:	mov	r1, #1
    97d8:	ldr	r3, [r4]
    97dc:	movt	r0, #0
    97e0:	mov	r2, #21
    97e4:	bl	8734 <fwrite@plt>
    97e8:	mvn	r0, #0
    97ec:	b	9620 <close@plt+0xe50>
    97f0:	bl	871c <__stack_chk_fail@plt>
    97f4:	nop	{0}
    97f8:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
    97fc:	mov	r7, r0
    9800:	ldr	r6, [pc, #76]	; 9854 <close@plt+0x1084>
    9804:	mov	r8, r1
    9808:	ldr	r5, [pc, #72]	; 9858 <close@plt+0x1088>
    980c:	mov	r9, r2
    9810:	add	r6, pc, r6
    9814:	bl	86e4 <read@plt-0x20>
    9818:	add	r5, pc, r5
    981c:	rsb	r6, r5, r6
    9820:	asrs	r6, r6, #2
    9824:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
    9828:	sub	r5, r5, #4
    982c:	mov	r4, #0
    9830:	add	r4, r4, #1
    9834:	ldr	r3, [r5, #4]!
    9838:	mov	r0, r7
    983c:	mov	r1, r8
    9840:	mov	r2, r9
    9844:	blx	r3
    9848:	cmp	r4, r6
    984c:	bne	9830 <close@plt+0x1060>
    9850:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
    9854:	andeq	r8, r0, r8, ror #13
    9858:	ldrdeq	r8, [r0], -ip
    985c:	bx	lr

Disassembly of section .fini:

00009860 <.fini>:
    9860:	push	{r3, lr}
    9864:	pop	{r3, pc}
