%MSG-i configureMessageFacility:  Early 26-Mar-2019 11:38:14 CDT pre-events configureMessageFacility.cc:286
Message Facility Application CorePropertySupervisorBase configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/CorePropertySupervisorBase" pattern:"CorePropertySupervisorBase-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i _TCPConnect:  DAQ 26-Mar-2019 11:38:14 CDT Booted TCPConnect.cc:334
Resolving host 192.168.157.6, on port 30000
%MSG
%MSG-i _TCPConnect:  DAQ 26-Mar-2019 11:38:14 CDT Booted TCPConnect.cc:241
Resolving ip mu2edaq05.fnal.gov
%MSG
%MSG-i configureMessageFacility:  DAQ 26-Mar-2019 11:38:15 CDT Booted configureMessageFacility.cc:286
Message Facility Application RunControlStateMachine configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/RunControlStateMachine" pattern:"RunControlStateMachine-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i configureMessageFacility:  DAQ 26-Mar-2019 11:38:15 CDT Booted configureMessageFacility.cc:286
Message Facility Application CoreSupervisorBase configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/CoreSupervisorBase" pattern:"CoreSupervisorBase-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i configureMessageFacility:  Early 26-Mar-2019 11:39:12 CDT pre-events configureMessageFacility.cc:286
Message Facility Application ROCCoreVInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/ROCCoreVInterface" pattern:"ROCCoreVInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCCoreVInterface:  Early 26-Mar-2019 11:39:12 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [28]	ROCCoreVInterface instantiated with link: 0 and EventWindowDelayOffset = 0
%MSG
%MSG-i configureMessageFacility:  Early 26-Mar-2019 11:39:12 CDT pre-events configureMessageFacility.cc:286
Message Facility Application ROCPolarFireCoreInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/ROCPolarFireCoreInterface" pattern:"ROCPolarFireCoreInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCPolarFireCoreInterface:  Early 26-Mar-2019 11:39:12 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCPolarFireCoreInterface_interface.cc [19]	ROCPolarFireCoreInterface instantiated with link: 0 and EventWindowDelayOffset = 0
%MSG
%MSG-i DTCFrontEndInterface:  Early 26-Mar-2019 11:39:12 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [130]	DTCFrontEndInterface instantiated with name: DTC0 dtc_location_in_chain_ = 0 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  Early 26-Mar-2019 11:39:12 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [837]	Step 0: DTC0 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  Early 26-Mar-2019 11:39:15 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [843]	............. firmware version 19022016
%MSG
%MSG-i DTCFrontEndInterface:  Early 26-Mar-2019 11:39:19 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [892]	Step 1: DTC0 do NOT reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  Early 26-Mar-2019 11:39:19 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [911]	Step 2: DTC0 do NOT configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  Early 26-Mar-2019 11:39:25 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [975]	Step 4: DTC0 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  Early 26-Mar-2019 11:39:37 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [985]	Step 5: DTC0 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  Early 26-Mar-2019 11:39:37 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1004]	Step 5: DTC0 configure ROCs
%MSG
%MSG-i FE-ROCPolarFireCoreInterface:  Early 26-Mar-2019 11:39:37 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCPolarFireCoreInterface_interface.cc [113]	......... setup to synchronize ROC clock with 40 MHz clock edge
%MSG
%MSG-i FE-ROCPolarFireCoreInterface:  Early 26-Mar-2019 11:39:37 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCPolarFireCoreInterface_interface.cc [121]	......... Set delay = 0, readback = 0... 
%MSG
%MSG-i FE-ROCPolarFireCoreInterface:  Early 26-Mar-2019 11:39:37 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCPolarFireCoreInterface_interface.cc [148]	......... reset DTC link loss counter ... 
%MSG
%MSG-i DTCFrontEndInterface:  Early 26-Mar-2019 11:39:42 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1013]	Step 6: DTC0 configured
%MSG
%MSG-i DTCFrontEndInterface:  Early 26-Mar-2019 11:39:42 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1018]	DTC0 links OK 0xc3
%MSG
%MSG-i DTCFrontEndInterface:  Early 26-Mar-2019 11:40:23 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1136]	.... ROC0-DTC link lost 65535 times
%MSG
%MSG-i configureMessageFacility:  Early 26-Mar-2019 11:57:08 CDT pre-events configureMessageFacility.cc:286
Message Facility Application ROCCoreVInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/ROCCoreVInterface" pattern:"ROCCoreVInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCCoreVInterface:  Early 26-Mar-2019 11:57:08 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [28]	ROCCoreVInterface instantiated with link: 0 and EventWindowDelayOffset = 0
%MSG
%MSG-i configureMessageFacility:  Early 26-Mar-2019 11:57:08 CDT pre-events configureMessageFacility.cc:286
Message Facility Application ROCPolarFireCoreInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/ROCPolarFireCoreInterface" pattern:"ROCPolarFireCoreInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCPolarFireCoreInterface:  Early 26-Mar-2019 11:57:08 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCPolarFireCoreInterface_interface.cc [19]	ROCPolarFireCoreInterface instantiated with link: 0 and EventWindowDelayOffset = 0
%MSG
%MSG-i DTCFrontEndInterface:  Early 26-Mar-2019 11:57:08 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [130]	DTCFrontEndInterface instantiated with name: DTC0 dtc_location_in_chain_ = 0 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  Early 26-Mar-2019 11:57:08 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [837]	Step 0: DTC0 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  Early 26-Mar-2019 11:57:11 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [843]	............. firmware version 19022016
%MSG
%MSG-i DTCFrontEndInterface:  Early 26-Mar-2019 11:57:15 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [892]	Step 1: DTC0 do NOT reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  Early 26-Mar-2019 11:57:15 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [911]	Step 2: DTC0 do NOT configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  Early 26-Mar-2019 11:57:21 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [975]	Step 4: DTC0 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  Early 26-Mar-2019 11:57:34 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [985]	Step 5: DTC0 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  Early 26-Mar-2019 11:57:34 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1004]	Step 5: DTC0 configure ROCs
%MSG
%MSG-i FE-ROCPolarFireCoreInterface:  Early 26-Mar-2019 11:57:34 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCPolarFireCoreInterface_interface.cc [113]	......... setup to synchronize ROC clock with 40 MHz clock edge
%MSG
%MSG-i FE-ROCPolarFireCoreInterface:  Early 26-Mar-2019 11:57:34 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCPolarFireCoreInterface_interface.cc [121]	......... Set delay = 0, readback = 0... 
%MSG
%MSG-i FE-ROCPolarFireCoreInterface:  Early 26-Mar-2019 11:57:34 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCPolarFireCoreInterface_interface.cc [148]	......... reset DTC link loss counter ... 
%MSG
%MSG-i DTCFrontEndInterface:  Early 26-Mar-2019 11:57:39 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1013]	Step 6: DTC0 configured
%MSG
%MSG-i DTCFrontEndInterface:  Early 26-Mar-2019 11:57:39 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1018]	DTC0 links OK 0xc3
%MSG
%MSG-d FE-ROCPolarFireCoreInterface-DTC0_ROC0_PolarFire-DTC0_ROC0_PolarFire:   Early 26-Mar-2019 11:59:14 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [114]	Starting the high rate check... 
%MSG
%MSG-d FE-ROCPolarFireCoreInterface-DTC0_ROC0_PolarFire-DTC0_ROC0_PolarFire:   Early 26-Mar-2019 11:59:14 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [126]	Thread launched...
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 26-Mar-2019 11:59:14 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [135]	DTC0_ROC0_PolarFireStarting the high rate check... 
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 26-Mar-2019 11:59:14 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [151]	DTC0_ROC0_PolarFire0	 of 2	x 96 :	 read register 6
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 26-Mar-2019 11:59:14 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [151]	DTC0_ROC0_PolarFire0	 of 2	x 66 :	 read register 7
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 26-Mar-2019 11:59:15 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [164]	:FE-ROCCoreVInterface:otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [160]	DTC0_ROC0_PolarFire0	x 66 :	 read register 7. Mismatch on read 65535 vs 0. Read failed on read number 120

%MSG
%MSG-d FE-ROCCoreVInterface:  Early 26-Mar-2019 11:59:15 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [177]	:FE-ROCCoreVInterface:otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [176]	DTC0_ROC0_PolarFireError caught. Check printouts!

%MSG
%MSG-d FE-ROCPolarFireCoreInterface-DTC0_ROC0_PolarFire-DTC0_ROC0_PolarFire:   Early 26-Mar-2019 11:59:37 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [114]	Starting the high rate check... 
%MSG
%MSG-d FE-ROCPolarFireCoreInterface-DTC0_ROC0_PolarFire-DTC0_ROC0_PolarFire:   Early 26-Mar-2019 11:59:37 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [126]	Thread launched...
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 26-Mar-2019 11:59:37 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [135]	DTC0_ROC0_PolarFireStarting the high rate check... 
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 26-Mar-2019 11:59:37 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [151]	DTC0_ROC0_PolarFire0	 of 50	x 42 :	 read register 6
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 26-Mar-2019 11:59:37 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [164]	:FE-ROCCoreVInterface:otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [160]	DTC0_ROC0_PolarFire0	x 42 :	 read register 6. Mismatch on read 65535 vs 4860. Read failed on read number 1

%MSG
%MSG-d FE-ROCCoreVInterface:  Early 26-Mar-2019 11:59:37 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [177]	:FE-ROCCoreVInterface:otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [176]	DTC0_ROC0_PolarFireError caught. Check printouts!

%MSG
